Fitter report for Arcade-MCR3Scroll
Fri Dec 24 13:31:38 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 13:31:37 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Arcade-MCR3Scroll                               ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 13,877 / 41,910 ( 33 % )                        ;
; Total registers                 ; 15126                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,021,763 / 5,662,720 ( 18 % )                  ;
; Total RAM Blocks                ; 140 / 553 ( 25 % )                              ;
; Total DSP Blocks                ; 39 / 112 ( 35 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.2%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                    ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; Add1~14                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; Add23~50                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; Equal33~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~0                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~0_OTERM310                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~0_RTM0312                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~0_RTM0312                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~1                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~1_OTERM326                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~1_RTM0328                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~1_RTM0328                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~2                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~2_OTERM322                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~2_RTM0324                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~2_RTM0324                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~4                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~4_OTERM318                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~4_RTM0320                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor4~4_RTM0320                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~0                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~0_OTERM306                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~0_RTM0308                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~0_RTM0308                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~1                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~1_OTERM352                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~1_RTM0354                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~1_RTM0354                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~2                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~2_OTERM314                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~2_RTM0316                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~2_RTM0316                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~3                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~3_OTERM342                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~3_RTM0344                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~3_RTM0344                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~4                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~4_OTERM338                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~4_RTM0340                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~4_RTM0340                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~5                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~5_OTERM334                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~5_RTM0336                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~5_RTM0336                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~6                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~6_OTERM330                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~6_RTM0332                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~6_RTM0332                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~7                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~7_OTERM348                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~7_RTM0350                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; WideNor5~7_RTM0350                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; always7~0                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; always7~1                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[0]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[1]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[2]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[3]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[4]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[5]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[6]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[7]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[8]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[9]~SCLR_LUT                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[10]~SCLR_LUT                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[11]~SCLR_LUT                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~1                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~2                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~3                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~4                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~5                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~6                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~7                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~8                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~9                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~10                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~11                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx~12                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[1]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[1]_NEW64_RTM066                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[1]_OTERM65                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[3]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[3]_NEW67_RTM069                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[3]_OTERM68                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[4]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[4]_OTERM346                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[5]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[5]_NEW70_RTM072                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[5]_OTERM71                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[6]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[6]_NEW73_RTM075                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[6]_OTERM74                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[7]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[7]_NEW76_RTM078                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[7]_OTERM77                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[8]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[8]_NEW79_RTM081                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[8]_OTERM80                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[9]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[9]_NEW82_RTM084                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[9]_OTERM83                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[10]                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[10]_NEW88_RTM090                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[10]_OTERM89                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[11]                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[11]_NEW85_RTM087                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[11]_OTERM86                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary~0                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add16~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add17~38                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add75~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add77~14                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add160~49                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add161~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Add163~14                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan27~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan27~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan27~3_RESYN117_BDD118                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan27~5                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~9                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~10                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~10_RESYN119_BDD120                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~10_RESYN121_BDD122                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan28~10_RESYN123_BDD124                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|LessThan43~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~18                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~19                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~20                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~20_RESYN151_BDD152                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~21                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~22                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~23                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~23_RESYN153_BDD154                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~24                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~25                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~26                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~26_RESYN155_BDD156                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~27                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~28                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~29                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~29_RESYN157_BDD158                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~30                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~31                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~32                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~32_RESYN159_BDD160                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~33                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~34                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~35                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~35_RESYN161_BDD162                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~36                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~37                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~38                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~38_RESYN163_BDD164                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~39                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~40                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~41                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|hpix_v~41_RESYN165_BDD166                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hacc[1]~22                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vacc~10                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dir2[8]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[0]_OTERM114                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[0]_OTERM116                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[1]_OTERM112                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[2]_OTERM110                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[3]_OTERM108                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[4]_OTERM106                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[5]_OTERM104                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[6]_OTERM102                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[7]_OTERM100                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[8]_OTERM98                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[9]_OTERM96                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[10]_OTERM94                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_vacpt[11]_OTERM92                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|off_v~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; cnt[0]~8                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ddr_svc:ddr_svc|state~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|Add7~26                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|always4~0                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|always4~0_OTERM61                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|always4~0_RTM063                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|always4~0_RTM063                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|always4~1                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add2~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~25                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~26                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal4~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal5~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~0                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~1                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~2                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~3                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~4                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~4_RTM058                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~5                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~6                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~7                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~8                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~9                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~10                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~11                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~12                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~13                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~14                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~15                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~16                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~17                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~18                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~21                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~22                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~23                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~24                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~25                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~26                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~27                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~28                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~29                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~30                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|comb~31                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add2~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add8~62                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector211~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]~10                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]~11                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[19]~5                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[21]~6                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add6~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add15~1                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add15~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add16~30                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add17~34                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add18~46                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add19~38                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Add20~34                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|Mux58~1                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add1~62                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add2~62                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add3~30                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add4~62                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add5~30                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add7~61                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add7~62                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add8~61                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add8~62                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add9~46                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add10~62                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add11~62                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add13~62                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Add15~61                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A~44                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Equal29~0                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC~36                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC~46                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC~48                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP~22                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|Add3~2                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|Add5~2                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~0                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~1                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|Q_t~3                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu|Q_t~21                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_MCode:mcode|Mux58~7                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_MCode:mcode|Mux64~2                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_MCode:mcode|Mux264~1                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ~41                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ~68                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ~69                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ~70                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_data_in[15]~3                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_sel~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_sel~0_OTERM55                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0_OTERM57                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0_RTM059                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0_RTM059                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|pla_lined:pla_lined|Mux19~15                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|pla_lined:pla_lined|Mux19~18                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[1]~4                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[2]~5                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[3]~7                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[4]~8                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[5]~6                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[6]~0                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[7]~1                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[8]~12                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[9]~2                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[10]~3                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[11]~13                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[12]~10                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[13]~9                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|rom_addr[14]~11                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|comb~0                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cpu_di[1]~97                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift~11                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift~12                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift~13                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC~20                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC~21                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add1~30                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add2~30                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add3~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add4~26                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add5~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add7~21                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add7~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add8~21                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add8~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add9~42                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add10~30                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add11~30                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add13~50                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Add15~49                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|A~25                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IncDecZ~0                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|PC~30                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|PC~31                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|PC~32                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|PC~44                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|SP~19                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu|Add3~30                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu|Add5~26                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~16                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~17                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu|Q_t~3                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_MCode:mcode|Mux216~2                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ~41                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ~42                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ~43                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|Add3~38                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|Add4~46                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|Add5~38                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|Add9~54                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan1~5                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan2~6                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan3~5                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan4~8                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Add3~38                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Add4~38                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Add5~38                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Add9~62                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan1~5                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan2~5                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan3~5                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan4~7                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_addr[2]~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_addr[2]~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift~8                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift~10                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|Add0~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|Add1~30                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in~10                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|prescale_in[5]~6                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|prescale_in[5]~7                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|prescale_in~14                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|Add0~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|Add1~2                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in~10                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[0]~6                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[0]~7                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in~5                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|Add0~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|Add1~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in~10                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|prescale_in~11                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|Add0~22                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|Add1~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in~10                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|prescale_in[7]~7                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|prescale_in[7]~8                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|prescale_in~12                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|rom_download                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|Add7~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr~1                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~0_RTM062                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~1                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~3                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~4                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~9                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~11                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~12                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~13                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~14                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~15                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~19                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~20                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~21                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~22                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal1~23                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal2~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~1                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~4                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~7                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~8                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~9                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|Equal4~10                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[0]~17                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[13]~34                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[14]~16                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[14]~18                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[26]~153                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[27]~35                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[28]~19                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[39]~166                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[40]~154                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[41]~36                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[42]~21                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[42]~22                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[52]~140                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[53]~167                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[54]~155                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[55]~37                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[56]~23                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[65]~48                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[66]~141                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[67]~168                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[68]~156                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[69]~38                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[70]~20                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[70]~24                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[78]~63                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[79]~49                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[80]~142                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[81]~169                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[82]~157                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[83]~39                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[84]~27                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[91]~78                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[92]~64                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[93]~50                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[94]~143                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[95]~170                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[96]~158                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[97]~40                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[98]~26                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[98]~28                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[104]~94                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[105]~79                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[106]~65                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[107]~51                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[108]~144                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[109]~171                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[110]~159                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[111]~41                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[112]~29                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[117]~110                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[118]~95                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[119]~80                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[120]~66                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[121]~52                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[122]~145                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[123]~172                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[124]~160                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[125]~42                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[126]~25                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[126]~30                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_0_result_int[0]~5                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_1_result_int[0]~9                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_2_result_int[0]~13                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~5                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~5_RTM0343                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~9                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~13                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~17                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~21                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~25                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~29                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~37                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~41                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_3~45                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~9_RTM0353                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~5                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~5_RTM0349                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~9_RTM0315                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~5                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~5_RTM0307                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~29                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~9_RTM0331                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~29                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_22~33                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~5                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~5_RTM0335                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~29                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~33                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_23~37                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~9_RTM0339                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~33                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~37                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_24~41                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[0]                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[25]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[50]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[75]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[100]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[125]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[150]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[175]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[200]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[225]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[0]~22                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[13]~34                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[14]~21                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[14]~23                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[26]~153                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[27]~35                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[28]~24                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[39]~166                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[40]~154                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[41]~36                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[42]~20                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[42]~25                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[52]~140                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[53]~167                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[54]~155                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[55]~37                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[56]~26                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[65]~64                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[66]~141                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[67]~168                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[68]~156                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[69]~38                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[70]~19                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[70]~27                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_0_result_int[0]~5                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_1_result_int[0]~9                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|add_sub_2_result_int[0]~13                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~9_RTM0327                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_18~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~5                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~5_RTM0323                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_19~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~9_RTM0319                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~17                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_20~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~5                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~5_RTM0311                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~9                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~13                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~21                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~25                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_21~29                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[0]                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[25]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[50]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[75]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[100]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[125]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM53                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM51                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~9                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM49                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM47                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM45                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM43                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM41                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM39                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM37                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM35                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM33                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM31                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM29                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM27                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM25                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM23                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM21                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM19                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM17                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM15                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM13                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM11                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG6_RTM08                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM7                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM09                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM09                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add19~17                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add20~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add22~26                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal10~12                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal10~13_RESYN147_BDD148                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal10~13_RESYN149_BDD150                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN125_BDD126                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~3_RESYN127_BDD128                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN129_BDD130                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~6                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~7                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~8                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~10                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~10_RESYN135_BDD136                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|Equal15~10_RESYN137_BDD138                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|ShiftRight0~0                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|always3~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|always3~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|always3~7                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN139_BDD140                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN141_BDD142                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~9                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~15                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~35                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~36                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~37                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~37_RESYN143_BDD144                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]~1_RESYN131_BDD132                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]~2                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]~2_RESYN133_BDD134                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixsz~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixsz~0_RESYN145_BDD146                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|v_cnt~4                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Add17~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Add19~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Add20~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Add22~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Add24~34                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|Equal12~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|h_osd_start~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|osd_vcnt~12                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|v_cnt~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~7                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~128                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~131                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~133                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~135                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~316                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~317                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~318                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~339                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~340                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~341                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~342                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~364                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~365                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~377                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~427                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~22               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~3 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~38                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~6                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~3                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~26                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~26                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~26                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[0]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[0]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[0]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[0]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[1]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[1]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[1]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[1]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[2]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[2]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[2]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[2]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[3]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[3]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[3]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[3]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[4]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[4]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[4]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[4]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[5]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[5]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[5]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[5]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[6]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[6]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[6]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[6]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[7]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[7]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[7]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[7]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[8]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[8]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[8]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[8]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[9]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[9]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[9]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; arx[9]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[10]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[10]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[10]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; arx[10]~SCLR_LUT                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; arx[11]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult0~8                                                                                                                                             ; AX               ;                       ;
; arx[11]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; arx[11]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; arx[11]~SCLR_LUT                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                 ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a0                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a1                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a2                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a3                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a4                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a5                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a6                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a7                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a8                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a9                                                                   ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a10                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a11                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a12                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a13                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a14                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a15                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a16                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a17                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a18                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a19                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a20                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a21                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a22                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a23                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a24                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a25                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a26                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a27                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a28                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a29                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a30                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a31                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a32                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a33                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a34                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ram_block1a35                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                        ; AX               ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[0]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[1]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[2]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[3]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[4]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[5]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[6]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[7]                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[0]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a0~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[1]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a1~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[2]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a2~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[3]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a3~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[4]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a4~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[5]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a5~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[6]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a6~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|hps_io:hps_io|fp_dout[7]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ram_block1a7~PORTBDATAOUT0                             ; PORTBDATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mult0~8                                                                                   ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[1]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[2]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[3]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[4]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[5]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[6]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[7]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[8]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[9]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[10]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[11]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[12]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[13]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[14]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[15]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[16]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[17]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_1[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mult1~8                                                                                   ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[1]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[2]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[3]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[4]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[5]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[6]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[7]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[8]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[9]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[10]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[11]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[12]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[13]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[14]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[15]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[16]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[17]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|snd_2[0]                                                                                  ; RESULTA          ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[0]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a0                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[1]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a1                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[2]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a2                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[3]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a3                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[4]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a4                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[5]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a5                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[8]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a0                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[9]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a1                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[10]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a2                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[11]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a3                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[12]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a4                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1_do_r[13]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a5                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[0]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a0                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[1]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a1                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[2]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a2                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[3]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a3                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[4]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a4                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[5]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a5                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[8]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a0                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[9]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a1                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[10]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a2                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[11]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a3                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[12]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a4                                 ; PORTADATAOUT     ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[13]                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ram_block1a5                                 ; PORTADATAOUT     ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[0]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[1]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[2]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[3]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[4]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[5]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[6]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[7]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[8]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[9]                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[9]~_Duplicate_1                                                                                                         ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[9]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[10]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[10]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[10]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[11]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[11]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_A[12]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_A[12]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[0]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_BA[0]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[0]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[1]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_BA[1]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_BA[1]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                  ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                 ; OE               ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[8]~reg0                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[8]~reg0_Duplicate_1                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[8]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[8]~reg0_Duplicate_1                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[9]~reg0                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[9]~reg0_Duplicate_1                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[9]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[9]~reg0_Duplicate_1                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[10]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[10]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[10]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[10]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[11]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[11]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[11]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[11]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[12]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[12]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[12]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[12]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[13]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[13]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[13]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[13]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[14]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[14]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[14]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[14]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[15]~reg0                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|SDRAM_DQ[15]~reg0_Duplicate_1                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[15]~reg0                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                  ; I                ;                       ;
; emu:emu|sdram:sdram|SDRAM_DQ[15]~reg0_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[0]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                    ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[1]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[2]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                   ; I                ;                       ;
; emu:emu|sdram:sdram|sd_din[0]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[1]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[2]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[3]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[4]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[5]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[6]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[7]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[8]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[9]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                   ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[10]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                  ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[11]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                  ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[12]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                  ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[13]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                  ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[14]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                  ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[15]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                  ; O                ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                 ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                   ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                   ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                            ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                   ; I                ;                       ;
; ary[0]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[0]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[0]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[0]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[1]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[1]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[1]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[2]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[2]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[2]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[2]~SCLR_LUT                                                                                                                                                                                     ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                     ;                  ;                       ;
; ary[3]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[3]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[3]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[4]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[4]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[4]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[5]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[5]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[5]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[6]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[6]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[6]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[7]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[7]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[7]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[8]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[8]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[8]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[9]                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[9]                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[9]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; ary[10]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[10]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[10]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; ary[11]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Mult1~8                                                                                                                                             ; AX               ;                       ;
; ary[11]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ary[11]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[0]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[1]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[2]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[3]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[4]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[5]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[6]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[7]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[8]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[9]~_Duplicate_1                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[10]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                           ; AX               ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vacpt[11]~_Duplicate_1                                                                                                                ; Q                ;                       ;
; HSET[5]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[5]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; LFB_BASE[3]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; LFB_BASE[10]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[10]~DUPLICATE                                                                                                                              ;                  ;                       ;
; LFB_BASE[20]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[20]~DUPLICATE                                                                                                                              ;                  ;                       ;
; VSET[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; VSET[7]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; VSET[8]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[8]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; acx_att[0]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; acx_att[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; alsa:alsa|acc[17]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[18]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[21]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[27]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[27]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[29]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[29]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|acc[31]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[31]~DUPLICATE                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_len[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_len[12]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[12]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_len[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[13]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_len[18]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[18]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_wptr[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_wptr[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_wptr[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[14]~DUPLICATE                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[1]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; alsa:alsa|data2[3]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; alsa:alsa|data2[11]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[32]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[32]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[36]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[36]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[54]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[54]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[55]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[55]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[56]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[56]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|spicnt[0]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; arx[5]~_Duplicate_1                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; arx[5]~_Duplicate_1DUPLICATE                                                                                                                        ;                  ;                       ;
; ary[0]~_Duplicate_1                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ary[0]~_Duplicate_1DUPLICATE                                                                                                                        ;                  ;                       ;
; ary[6]~_Duplicate_1                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ary[6]~_Duplicate_1DUPLICATE                                                                                                                        ;                  ;                       ;
; ary[10]~_Duplicate_1                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ary[10]~_Duplicate_1DUPLICATE                                                                                                                       ;                  ;                       ;
; ascal:ascal|avl_o_vs                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_o_vs~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_acpt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_acpt[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_adrsi[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_count[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_count[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_de_delay[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_de_delay[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_de_pre                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_pre~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_eol                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_eol~DUPLICATE                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hcpt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hcpt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hmax[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hmax[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hpix.g[7]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.g[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix.r[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.r[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix.r[6]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.r[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hpix1.b[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.b[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix1.g[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix1.g[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix1.g[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1DUPLICATE                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1DUPLICATE                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1DUPLICATE                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hsize[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hsize[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_lwad[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_lwad[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[9]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_pde                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pde~DUPLICATE                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_pushend                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushend~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[12]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[15]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[18]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[20]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[21]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[23]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[23]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[26]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[28]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[28]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[32]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[32]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[33]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[33]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[35]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[35]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[36]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[36]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[37]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[37]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[39]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[39]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[40]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[40]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[41]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[41]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[42]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[42]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[44]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[44]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[49]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[49]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[54]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[54]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[55]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[55]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[56]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[56]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[58]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[58]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[72]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[72]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[74]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[74]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[75]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[75]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[79]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[79]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[85]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[85]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[87]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[87]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[91]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[91]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[92]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[92]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[94]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[94]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[95]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[95]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[96]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[96]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[97]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[97]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_shift[100]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[100]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[103]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[103]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[104]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[104]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[106]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[106]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[110]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[110]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[112]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[112]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[113]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[113]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[115]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[115]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_v_frac[11]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_v_frac[11]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vacc[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vacc[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vacc[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[10]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[11]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vdivr[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vdivr[24]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_ven                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_ven~DUPLICATE                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vmax[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vmax[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vmax[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vsize[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_wad[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_wdelay[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_acpt4[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_acpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_acpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dcptv[1][1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][8]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][10]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][10]~DUPLICATE                                                                                                                ;                  ;                       ;
; ascal:ascal|o_divcpt[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_divrun                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divrun~DUPLICATE                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dshi[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_fload[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_fload[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hacpt[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacpt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hacpt[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacpt[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hacpt[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacpt[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hacpt[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hbcpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsize[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsize[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hsp                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hsp~DUPLICATE                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_shift[136]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[136]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_state.sDISP                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sDISP~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_state.sHSYNC                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sHSYNC~DUPLICATE                                                                                                                ;                  ;                       ;
; ascal:ascal|o_state.sREAD                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sREAD~DUPLICATE                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                             ;                  ;                       ;
; ascal:ascal|o_vacpt[0]~_Duplicate_1                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vacpt[0]~_Duplicate_1DUPLICATE                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vacpt[1]~_Duplicate_1                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vacpt[1]~_Duplicate_1DUPLICATE                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vsize[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vsize[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vsize[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vsize[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_vsize[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_wr[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; ascal:ascal|poly_tdw[16]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[16]~DUPLICATE                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[1]~DUPLICATE                                                                                          ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[15]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[15]~DUPLICATE                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[16]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[16]~DUPLICATE                                                                                           ;                  ;                       ;
; audio_out:audio_out|i2s_ce                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|i2s_ce~DUPLICATE                                                                                                                ;                  ;                       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]~DUPLICATE                                                                                   ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                          ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                          ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                          ;                  ;                       ;
; cfg_custom_p1[0]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; cfg_custom_p2[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; cnt[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; cnt[3]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; coef_data[4]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[4]~DUPLICATE                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; csync:csync_hdmi|h_cnt[6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[12]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[12]~DUPLICATE                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[14]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[14]~DUPLICATE                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|prev_hs                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|prev_hs~DUPLICATE                                                                                                                  ;                  ;                       ;
; csync:csync_vga|h_cnt[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; deb_osd[6]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_osd[6]~DUPLICATE                                                                                                                                ;                  ;                       ;
; div[23]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[23]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|always4~0_OTERM61                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|always4~0_OTERM61DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|HS                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|HS~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[5]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[5]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[6]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[6]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[9]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[11]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[19]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[24]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[24]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[27]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[29]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[11]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[12]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[14]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[14]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[17]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[18]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[18]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[22]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[22]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[29]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[29]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[31]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|neg[10]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|neg[10]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[1]~DUPLICATE                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[16]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[16]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VSync_out                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VSync_out~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[3]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[4]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[9]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[9]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[15]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[15]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[20]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[20]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[3]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[3]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[17]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[17]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[0]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[0]~DUPLICATE                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[0]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[0]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[11]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[11]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[15]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[15]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[17]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[17]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[0]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[0]~DUPLICATE                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[1]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[1]~DUPLICATE                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]~DUPLICATE                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[13]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[13]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[16]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[16]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[0]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[0]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]~DUPLICATE                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[15]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[15]~DUPLICATE                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]~DUPLICATE                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]~DUPLICATE                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[2]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[2]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[4]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[4]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[5]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[5]~DUPLICATE                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[4]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[4]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[5]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[5]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[10]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[11]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[11]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[17]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[17]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[18]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[18]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[12]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[12]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[20]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[20]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[4]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[6]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[6]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[7]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[11]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[11]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[15]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[15]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[16]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[16]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[4]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[11]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[11]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[4]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[9]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[9]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[13]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[13]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[15]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[15]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[3]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[3]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[7]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[7]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[12]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[12]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[21]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[21]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[22]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[22]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[2]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[2]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[1]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[1]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[2]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[2]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[5]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[5]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[17]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[17]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev0[20]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev0[20]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[10]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]~DUPLICATE                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]~DUPLICATE                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]~DUPLICATE                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[4]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[4]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[5]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[5]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[6]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[6]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]~DUPLICATE                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[7]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[7]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[8]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[8]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[9]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[9]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|b_d[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|b_d[2]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|g_d[5]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|g_d[5]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[4]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[4]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[7]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[7]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[11]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[11]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[12]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[12]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[13]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[13]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[18]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[18]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[23]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[23]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[31]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[31]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[3]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[3]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[6]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[6]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[24]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[24]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[25]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[25]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_line[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo[3]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo[3]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[2]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[7]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[7]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[8]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[8]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[3]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[4]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[9]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[16]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[16]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[21]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[21]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[3]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[5]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[7]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[7]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[8]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[8]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[13]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[13]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[14]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[14]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[15]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[15]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[24]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[24]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_download~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_0[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_0[5]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_1[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_1[5]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_analog_0[13]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_analog_0[13]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_analog_0[15]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_analog_0[15]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|paddle_0[5]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|paddle_0[5]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|paddle_0[6]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|paddle_0[6]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|paddle_0[7]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|paddle_0[7]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|paddle_1[6]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|paddle_1[6]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|spinner_0[4]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|spinner_0[4]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|spinner_1[0]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|spinner_1[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[3]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[5]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[10]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[10]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[12]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[12]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[5]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[6]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[29]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[29]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[0]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[6]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[6]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[10]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[10]~DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1DUPLICATE                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~reg1DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|DI_Reg[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|DI_Reg[0]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|DI_Reg[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|DI_Reg[2]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[4]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[5]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[6]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[6]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[6]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[7]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[7]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|BusA[3]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|BusA[3]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[0]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[0]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[3]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[3]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[7]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[7]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[1]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[1]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[3]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[3]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[4]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[4]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[6]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[6]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IntE_FF2                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IntE_FF2~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|MCycle[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|MCycle[0]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|MCycle[2]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|MCycle[2]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[1]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[2]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[5]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[10]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Read_To_Reg_r[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Read_To_Reg_r[0]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Read_To_Reg_r[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Read_To_Reg_r[1]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[3]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[6]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[9]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[15]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][6]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][6]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][4]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][4]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[3][0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[3][0]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[7][2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[7][2]~DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[0]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[1]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[2]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|TState[2]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[0]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[3]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|XY_State[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|XY_State[1]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce1                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce1~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[0]~DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[1]~DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[3]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_ce_count[3]~DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_sel~0_OTERM55                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cpu_sel~0_OTERM55DUPLICATE                                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0_OTERM57                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|cs_rom~0_OTERM57DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BeI                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BeI~DUPLICATE                                                                ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BerrA                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BerrA~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[0]~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[2]~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[3]~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[9]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[9]~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[13]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[13]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[3]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[5]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[5]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[15]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[15]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|addrOe                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|addrOe~DUPLICATE                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|bciByte                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|bciByte~DUPLICATE                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|busPhase.S0                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|busPhase.S0~DUPLICATE                                  ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|busPhase.SIDLE                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|busPhase.SIDLE~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|rAS                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|rAS~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abd[0]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abd[0]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abd[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abd[1]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abl[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Abl[1]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbd[0]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbd[0]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbd[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbd[1]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbh[12]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbh[12]~DUPLICATE                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbl[0]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Dbl[0]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[2]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[2]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[4]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[4]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[5]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[5]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[0]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[0]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[1]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[1]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[2]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[9]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[9]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[13]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[13]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[14]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[14]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[15]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[15]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[17]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[17]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[19]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[19]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[21]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[21]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[24]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[24]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[31]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[31]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[0]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[0]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[2]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[2]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[3]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[3]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[4]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[4]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[5]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[5]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[6]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[6]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[7]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[7]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[10]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[10]~DUPLICATE                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[11]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[11]~DUPLICATE                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[12]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[12]~DUPLICATE                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[13]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[13]~DUPLICATE                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[15]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[15]~DUPLICATE                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|oper[0]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|oper[0]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|oper[2]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|oper[2]~DUPLICATE                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|pswCcr[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|pswCcr[2]~DUPLICATE                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|pswCcr[3]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|pswCcr[3]~DUPLICATE                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbd[1]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbd[1]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbd[6]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbd[6]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbh[8]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preAbh[8]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbd[11]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbd[11]~DUPLICATE                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[2]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[2]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[3]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[3]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[11]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbh[11]~DUPLICATE                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[4]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[4]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[12]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[12]~DUPLICATE                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[13]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|preDbl[13]~DUPLICATE                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[0]                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[0]~DUPLICATE                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[6]                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[6]~DUPLICATE                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[12]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[12]~DUPLICATE                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[15]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|prenLatch[15]~DUPLICATE                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu[0]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu[1]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[2]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[2]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[3]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[3]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[4]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[4]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[6]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[6]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[13]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[13]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[14]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[14]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.auCntrl[1]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.auCntrl[1]~DUPLICATE                                ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dcr2Dbd                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dcr2Dbd~DUPLICATE                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dobCtrl[0]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dobCtrl[0]~DUPLICATE                                ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dobCtrl[1]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dobCtrl[1]~DUPLICATE                                ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|ftuCtrl[1]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|ftuCtrl[1]~DUPLICATE                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|ftuCtrl[2]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|ftuCtrl[2]~DUPLICATE                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[11]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[11]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[47]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[47]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[63]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[63]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[64]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[64]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|pswI[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|pswI[0]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rBerr                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rBerr~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rFC[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rFC[1]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rFC[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rFC[2]~DUPLICATE                                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|rIllegal                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|rIllegal~DUPLICATE                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|rInterrupt                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|rInterrupt~DUPLICATE                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|irqa1                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|irqa1~DUPLICATE                                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ctrl[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ctrl[0]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ctrl[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ctrl[2]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|clock_cnt[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|clock_cnt[1]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|address_reg_b[0]                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|address_reg_b[0]~DUPLICATE                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hcnt[1]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hcnt[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hcnt[3]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hcnt[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hcnt[6]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hcnt[6]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hcnt[7]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hcnt[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hshift[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hshift[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|hshift[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|hshift[8]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC[1]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC[5]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC[5]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Auto_Wait_t1                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Auto_Wait_t1~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[0]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[2]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[2]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[7]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[7]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Halt_FF                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Halt_FF~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[0]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[2]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[4]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[4]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ISet[0]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ISet[0]~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|I[4]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|I[4]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IntE_FF2                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IntE_FF2~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[1]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[1]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[4]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[4]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[6]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[6]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6]~DUPLICATE                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7]~DUPLICATE                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[0][6]~DUPLICATE                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[2][0]~DUPLICATE                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|TState[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|TState[1]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|TState[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|TState[2]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[4]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[5]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[6]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|O_AUDIO[6]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|addr[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|addr[1]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|addr[2]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|addr[2]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|cnt_div[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|cnt_div[0]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|cnt_div[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|cnt_div[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[5]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[5]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[7]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[7]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[8]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[8]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[10]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[12]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_gen_cnt[12]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_vol[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_vol[0]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|poly17[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|poly17[0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|poly17[7]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|poly17[7]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[0][0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[0][0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[2][0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[2][0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[4][2]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[4][2]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[6][0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[6][0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[6][3]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[6][3]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[13][2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[13][2]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[14][5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[14][5]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[14][7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[14][7]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[15][0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[15][0]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[1][7]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[1][7]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[1][11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[1][11]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[2][3]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[2][3]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[2][7]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[2][7]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[3][7]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[3][7]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[3][11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[3][11]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[5]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[6]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|O_AUDIO[6]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|addr[0]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|addr[0]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|cnt_div[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|cnt_div[1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[5]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[5]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[6]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[6]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[7]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[7]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[8]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[8]~DUPLICATE                                               ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[11]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[11]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[12]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[12]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[15]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_gen_cnt[15]~DUPLICATE                                              ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_vol[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_vol[0]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_gen_cnt[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_gen_cnt[1]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_gen_cnt[2]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_gen_cnt[2]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|poly17[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|poly17[0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|poly17[2]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|poly17[2]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][1]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][1]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][2]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][2]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][3]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[0][3]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[1][0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[1][0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[2][0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[2][0]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[2][3]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[2][3]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[4][2]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[4][2]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[6][4]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[6][4]~DUPLICATE                                                    ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[15][1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[15][1]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[15][3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|reg[15][3]~DUPLICATE                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[1][6]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[1][6]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[1][11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[1][11]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][3]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][3]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][5]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][5]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][7]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][7]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][8]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][8]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[2][11]~DUPLICATE                                          ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[3][3]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[3][3]~DUPLICATE                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|clock_cnt1[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|clock_cnt1[0]~DUPLICATE                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|clock_cnt1[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|clock_cnt1[1]~DUPLICATE                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_D11[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_D11[0]~DUPLICATE                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_D11[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_D11[1]~DUPLICATE                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_E11[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_E11[1]~DUPLICATE                                                                      ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_a2[2]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_a2[2]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b1[2]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b1[2]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b2[2]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b2[2]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b2[3]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_b2[3]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c1[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c1[0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c2[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c2[0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c2[1]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|modulation_counter_c2[1]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|output_4[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|output_4[1]~DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|output_4[3]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|output_4[3]~DUPLICATE                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_addr[10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_addr[10]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_attr[4]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_attr[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[4]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[6]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_input_phase[2]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_input_phase[2]~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|sp_on_line                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|sp_on_line~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[3]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vcnt[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[5]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vcnt[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[6]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vcnt[6]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[7]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vcnt[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[9]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vcnt[9]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[4]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[5]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[7]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[8]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|vshift[9]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_in_service[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_in_service[1]~DUPLICATE                                             ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_0                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_0~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_2                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_2~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_3                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_reg_3~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|control_word[6]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|control_word[6]~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in[0]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in[3]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in[3]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[1]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[1]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[3]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[3]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[7]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[7]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[7]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[7]~DUPLICATE                                                  ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|control_word[3]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|control_word[3]~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[1]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[1]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[2]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[2]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[7]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[7]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[2]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[2]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[4]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[4]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[6]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[6]~DUPLICATE                                                     ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|restart_on_next_trigger                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|restart_on_next_trigger~DUPLICATE                                         ;                  ;                       ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_int_ack_phase[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_int_ack_phase[0]~DUPLICATE                                                                      ;                  ;                       ;
; emu:emu|mod[1]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mod[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|mod_crater                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mod_crater~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|pd_sel                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pd_sel~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[0]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[0]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[3]~reg1                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[3]~reg1DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[6]~reg1                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[6]~reg1DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[7]~reg1                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[7]~reg1DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[8]~reg1                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[8]~reg1DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[10]~reg1                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[10]~reg1DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[11]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[11]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[13]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[13]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[14]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[14]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[15]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[15]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[19]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[19]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[21]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[21]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[22]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[22]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|vcnt[1]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|vcnt[1]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|vcnt[4]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|screen_rotate:screen_rotate|vcnt[4]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|addr_last2~26                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_last2~26DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|addr_last[1][13]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_last[1][13]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|addr_last[2][6]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_last[2][6]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|sdram:sdram|addr_last[2][11]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_last[2][11]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[0][3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_latch[0][3]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[0][8]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_latch[0][8]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[1][7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_latch[1][7]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[1][8]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|addr_latch[1][8]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|refresh                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_cnt[0]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_cnt[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|sdram:sdram|refresh_cnt[7]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|refresh_cnt[7]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|sdram:sdram|reset[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|reset[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|sdram:sdram|reset[2]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|reset[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|sdram:sdram|t[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|t[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|t[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|t[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|steering_control:steering_control|gas_r[3]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|gas_r[3]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|steering_control:steering_control|gas_r[5]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|gas_r[5]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|steering_control:steering_control|gas_r[7]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|gas_r[7]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|steering_control:steering_control|gas_timer[0]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|gas_timer[0]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|steering_control:steering_control|gas_timer[2]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|gas_timer[2]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|steering_control:steering_control|steering_r[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|steering_r[3]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|steering_control:steering_control|steering_r[4]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|steering_r[4]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|steering_control:steering_control|steering_r[5]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|steering_r[5]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|steering_control:steering_control|steering_r[6]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|steering_control:steering_control|steering_r[6]~DUPLICATE                                                                                   ;                  ;                       ;
; gotd2                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; gotd2~DUPLICATE                                                                                                                                     ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; has_cmd~DUPLICATE                                                                                                                                   ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                          ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                ;                  ;                       ;
; line_cnt[3]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; line_cnt[8]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[8]~DUPLICATE                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                   ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|timeout[4]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM49                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~9_OTERM49DUPLICATE                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM41                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~25_OTERM41DUPLICATE                                                                                                               ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM31                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~45_OTERM31DUPLICATE                                                                                                               ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM29                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~49_OTERM29DUPLICATE                                                                                                               ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM27                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~53_OTERM27DUPLICATE                                                                                                               ;                  ;                       ;
; osd:hdmi_osd|bcnt[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|bcnt[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|bcnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|bcnt[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|bcnt[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[14]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[16]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[16]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[19]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[19]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[22]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[22]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|hs_out                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|hs_out~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|infoh[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoh[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|infox[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|old_strobe                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|old_strobe~DUPLICATE                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[18]~DUPLICATE                                                                                                                   ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                    ;                  ;                       ;
; osd:vga_osd|bcnt[1]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[4]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[5]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[5]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[7]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[7]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[8]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[8]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[9]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[9]~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[12]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[12]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:vga_osd|h_cnt[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[8]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:vga_osd|h_cnt[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[11]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:vga_osd|h_cnt[12]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[12]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:vga_osd|h_cnt[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[15]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:vga_osd|h_cnt[22]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[22]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:vga_osd|highres                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|highres~DUPLICATE                                                                                                                       ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:vga_osd|infoh[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[8]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:vga_osd|pixcnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; osd:vga_osd|pixcnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[17]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:vga_osd|pixcnt[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[21]~DUPLICATE                                                                                                                    ;                  ;                       ;
; osd:vga_osd|rot[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rot[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; scanlines:HDMI_scanlines|vs1                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:HDMI_scanlines|vs1~DUPLICATE                                                                                                              ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|scanline[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; state[1]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; state[1]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|cnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_h|cnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[21]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[24]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[27]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_v|cnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_v|cnt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_v|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_v|cnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; sync_fix:sync_v|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_v|cnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[21]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sync_fix:sync_v|cnt[28]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[28]~DUPLICATE                                                                                                                   ;                  ;                       ;
; sysmem_lite:sysmem|timeout[18]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[18]~DUPLICATE                                                                                                            ;                  ;                       ;
; sysmem_lite:sysmem|timeout[24]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[24]~DUPLICATE                                                                                                            ;                  ;                       ;
; sysmem_lite:sysmem|timeout[30]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[30]~DUPLICATE                                                                                                            ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 38059 ) ; 0.00 % ( 0 / 38059 )       ; 0.00 % ( 0 / 38059 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 38059 ) ; 0.00 % ( 0 / 38059 )       ; 0.00 % ( 0 / 38059 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 38010 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 49 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/output_files/Arcade-MCR3Scroll.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 13,877 / 41,910       ; 33 %  ;
; ALMs needed [=A-B+C]                                        ; 13,877                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 15,957 / 41,910       ; 38 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,134                 ;       ;
;         [b] ALMs used for LUT logic                         ; 8,899                 ;       ;
;         [c] ALMs used for registers                         ; 2,924                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,186 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 106 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 97                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,032 / 4,191         ; 48 %  ;
;     -- Logic LABs                                           ; 2,032                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 21,790                ;       ;
;     -- 7 input functions                                    ; 376                   ;       ;
;     -- 6 input functions                                    ; 4,667                 ;       ;
;     -- 5 input functions                                    ; 3,920                 ;       ;
;     -- 4 input functions                                    ; 3,649                 ;       ;
;     -- <=3 input functions                                  ; 9,178                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,041                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 15,027                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 14,115 / 83,820       ; 17 %  ;
;         -- Secondary logic registers                        ; 912 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 14,115                ;       ;
;         -- Routing optimization registers                   ; 912                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 99                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 140 / 553             ; 25 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,021,763 / 5,662,720 ; 18 %  ;
; Total block memory implementation bits                      ; 1,433,600 / 5,662,720 ; 25 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 39 / 112              ; 35 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 12.1% / 12.3% / 11.3% ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.4% / 32.0% / 33.5% ;       ;
; Maximum fan-out                                             ; 4994                  ;       ;
; Highest non-global fan-out                                  ; 907                   ;       ;
; Total fan-out                                               ; 147721                ;       ;
; Average fan-out                                             ; 3.65                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 13877 / 41910 ( 33 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 13877                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 15957 / 41910 ( 38 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4134                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 8899                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2924                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2186 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 106 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 97                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2032 / 4191 ( 48 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2032                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 21790                  ; 0                              ;
;     -- 7 input functions                                    ; 376                    ; 0                              ;
;     -- 6 input functions                                    ; 4667                   ; 0                              ;
;     -- 5 input functions                                    ; 3920                   ; 0                              ;
;     -- 4 input functions                                    ; 3649                   ; 0                              ;
;     -- <=3 input functions                                  ; 9178                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3041                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 14115 / 83820 ( 17 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 912 / 83820 ( 1 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 14115                  ; 0                              ;
;         -- Routing optimization registers                   ; 912                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 139                    ; 6                              ;
; I/O registers                                               ; 95                     ; 4                              ;
; Total block memory bits                                     ; 1021763                ; 0                              ;
; Total block memory implementation bits                      ; 1433600                ; 0                              ;
; M10K block                                                  ; 140 / 553 ( 25 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 39 / 112 ( 34 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 10 / 116 ( 8 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 63 / 400 ( 15 % )      ; 2 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 15882                  ; 335                            ;
;     -- Registered Input Connections                         ; 15267                  ; 0                              ;
;     -- Output Connections                                   ; 367                    ; 15850                          ;
;     -- Registered Output Connections                        ; 147                    ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 151802                 ; 16331                          ;
;     -- Registered Connections                               ; 76713                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 64                     ; 16185                          ;
;     -- hard_block:auto_generated_inst                       ; 16185                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 338                            ;
;     -- Output Ports                                         ; 97                     ; 253                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 35                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1225                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 164                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3]       ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]                ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                         ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en              ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10 ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11 ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12 ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13 ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14 ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15 ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                           ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                           ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                           ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                               ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~6 (inverted)                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 320.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 46.875000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 125.000000 MHz             ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 32                         ;
;     -- N Counter                                                                                                                            ; 5                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 40.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 8                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 80.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 13877.0 (672.6)      ; 15956.0 (883.9)                  ; 2184.0 (217.9)                                    ; 105.0 (6.5)                      ; 0.0 (0.0)            ; 21790 (1051)        ; 15027 (1186)              ; 99 (99)       ; 1021763           ; 140   ; 39         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 276.5 (276.5)        ; 371.5 (371.5)                    ; 96.8 (96.8)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 412 (412)           ; 550 (550)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1601.2 (1596.9)      ; 2076.7 (2072.7)                  ; 487.4 (487.7)                                     ; 11.9 (11.9)                      ; 0.0 (0.0)            ; 2336 (2328)         ; 2648 (2642)               ; 0 (0)         ; 267480            ; 39    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                            ; shift_taps_tuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_tpn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_tpn1:auto_generated                                                                                                                                             ; altsyncram_tpn1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_igo1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated                                                                                                                                             ; altsyncram_igo1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;       |altsyncram:pal2_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_22i1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_22i1:auto_generated                                                                                                                                             ; altsyncram_22i1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 797.4 (75.1)         ; 889.9 (88.6)                     ; 103.3 (13.5)                                      ; 10.8 (0.0)                       ; 0.0 (0.0)            ; 1300 (138)          ; 934 (133)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 68.7 (68.7)          ; 68.7 (68.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 69.2 (69.2)          ; 69.2 (69.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 419.5 (42.2)         ; 464.5 (75.0)                     ; 55.8 (36.8)                                       ; 10.8 (4.0)                       ; 0.0 (0.0)            ; 700 (58)            ; 355 (115)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 112.7 (112.7)        ; 130.0 (130.0)                    ; 19.2 (19.2)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 133.7 (133.7)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 130.7 (130.7)        ; 129.0 (129.0)                    ; 0.0 (0.0)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 42.5 (42.5)          ; 53.0 (53.0)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 47.3 (47.3)          ; 53.7 (53.7)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 24.3 (24.3)          ; 34.8 (34.8)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 30.5 (30.5)          ; 38.0 (38.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.7 (23.7)          ; 30.6 (30.6)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 23.8 (23.8)          ; 31.1 (31.1)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 31.0 (31.0)          ; 85.5 (85.5)                      ; 57.2 (57.2)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 6791.9 (97.1)        ; 7647.3 (110.9)                   ; 908.7 (14.1)                                      ; 53.4 (0.3)                       ; 0.0 (0.0)            ; 10483 (193)         ; 6513 (102)                ; 0 (0)         ; 688544            ; 90    ; 3          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |arcade_video:arcade_video|                                                              ; 775.8 (3.5)          ; 1056.2 (9.0)                     ; 287.8 (5.5)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 1152 (7)            ; 1685 (16)                 ; 0 (0)         ; 126144            ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video                                                                                                                                                                                ; arcade_video               ; work         ;
;          |sync_fix:sync_h|                                                                     ; 37.5 (37.5)          ; 52.5 (52.5)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_h                                                                                                                                                                ; sync_fix                   ; work         ;
;          |sync_fix:sync_v|                                                                     ; 37.5 (37.5)          ; 51.0 (51.0)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_v                                                                                                                                                                ; sync_fix                   ; work         ;
;          |video_mixer:video_mixer|                                                             ; 697.3 (21.0)         ; 943.7 (29.5)                     ; 253.8 (8.5)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 1015 (31)           ; 1451 (56)                 ; 0 (0)         ; 126144            ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer                                                                                                                                                        ; video_mixer                ; work         ;
;             |gamma_corr:gamma|                                                                 ; 19.3 (19.3)          ; 34.4 (34.4)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                       ; gamma_corr                 ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_3aj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated                                                                           ; altsyncram_3aj1            ; work         ;
;             |scandoubler:sd|                                                                   ; 657.0 (123.5)        ; 879.8 (166.2)                    ; 230.3 (43.2)                                      ; 7.5 (0.5)                        ; 0.0 (0.0)            ; 974 (219)           ; 1325 (295)                ; 0 (0)         ; 120000            ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                         ; scandoubler                ; work         ;
;                |Hq2x:Hq2x|                                                                     ; 533.5 (197.0)        ; 713.5 (339.1)                    ; 187.0 (145.1)                                     ; 7.0 (3.0)                        ; 0.0 (0.0)            ; 755 (179)           ; 1030 (667)                ; 0 (0)         ; 120000            ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                               ; Hq2x                       ; work         ;
;                   |Blend:blender|                                                              ; 271.6 (239.6)        ; 309.6 (277.4)                    ; 41.9 (41.7)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 437 (363)           ; 363 (363)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                 ; Blend                      ; work         ;
;                      |DiffCheck:diff_checker|                                                  ; 32.0 (32.0)          ; 32.2 (32.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck0|                                                       ; 34.3 (34.3)          ; 34.5 (34.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck1|                                                       ; 29.3 (29.3)          ; 29.3 (29.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                          ; DiffCheck                  ; work         ;
;                   |hq2x_buf:hq2x_out|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96000             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                             ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96000             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                        ; altsyncram                 ; work         ;
;                         |altsyncram_2cn1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96000             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_2cn1:auto_generated                                                         ; altsyncram_2cn1            ; work         ;
;                   |hq2x_in:hq2x_in|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 24000             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                               ; hq2x_in                    ; work         ;
;                      |hq2x_buf:buf0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_86n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated                                             ; altsyncram_86n1            ; work         ;
;                      |hq2x_buf:buf1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_86n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12000             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated                                             ; altsyncram_86n1            ; work         ;
;       |dpram:sndrom|                                                                           ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:sndrom                                                                                                                                                                                             ; dpram                      ; work         ;
;          |altsyncram:ram_rtl_0|                                                                ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:sndrom|altsyncram:ram_rtl_0                                                                                                                                                                        ; altsyncram                 ; work         ;
;             |altsyncram_eti1:auto_generated|                                                   ; 3.8 (0.3)            ; 4.0 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated                                                                                                                                         ; altsyncram_eti1            ; work         ;
;                |decode_5la:decode2|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated|decode_5la:decode2                                                                                                                      ; decode_5la                 ; work         ;
;                |mux_lfb:mux3|                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated|mux_lfb:mux3                                                                                                                            ; mux_lfb                    ; work         ;
;       |hps_io:hps_io|                                                                          ; 401.7 (184.2)        ; 520.4 (256.5)                    ; 120.6 (74.3)                                      ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 628 (285)           ; 820 (336)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                               ; 217.5 (217.5)        ; 263.8 (263.8)                    ; 46.3 (46.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 343 (343)           ; 484 (484)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |mcr3scroll:mcr3scroll|                                                                  ; 5123.0 (321.1)       ; 5476.4 (342.0)                   ; 393.8 (21.0)                                      ; 40.4 (0.1)                       ; 0.0 (0.0)            ; 7886 (560)          ; 3435 (249)                ; 0 (0)         ; 431328            ; 59    ; 2          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll                                                                                                                                                                                    ; mcr3scroll                 ; work         ;
;          |T80s:cpu|                                                                            ; 1049.0 (9.5)         ; 1087.5 (10.9)                    ; 49.0 (1.4)                                        ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1590 (15)           ; 394 (14)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|T80s:cpu                                                                                                                                                                           ; T80s                       ; work         ;
;             |T80:u0|                                                                           ; 1039.5 (486.8)       ; 1076.6 (499.6)                   ; 47.6 (22.6)                                       ; 10.5 (9.8)                       ; 0.0 (0.0)            ; 1575 (746)          ; 380 (245)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0                                                                                                                                                                    ; T80                        ; work         ;
;                |T80_ALU:alu|                                                                   ; 93.2 (93.2)          ; 97.3 (97.3)                      ; 4.3 (4.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 154 (154)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_ALU:alu                                                                                                                                                        ; T80_ALU                    ; work         ;
;                |T80_MCode:mcode|                                                               ; 322.9 (322.9)        ; 336.2 (336.2)                    ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 509 (509)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_MCode:mcode                                                                                                                                                    ; T80_MCode                  ; work         ;
;                |T80_Reg:Regs|                                                                  ; 136.6 (136.6)        ; 143.6 (143.6)                    ; 7.4 (7.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 166 (166)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs                                                                                                                                                       ; T80_Reg                    ; work         ;
;          |cheap_squeak_deluxe:csd|                                                             ; 2031.8 (28.8)        ; 2168.6 (34.7)                    ; 152.1 (6.4)                                       ; 15.3 (0.5)                       ; 0.0 (0.0)            ; 2982 (55)           ; 1562 (31)                 ; 0 (0)         ; 72352             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd                                                                                                                                                            ; cheap_squeak_deluxe        ; work         ;
;             |fx68k:fx68k_inst|                                                                 ; 1978.6 (135.1)       ; 2103.5 (155.4)                   ; 139.3 (20.8)                                      ; 14.4 (0.6)                       ; 0.0 (0.0)            ; 2888 (168)          ; 1480 (226)                ; 0 (0)         ; 39584             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst                                                                                                                                           ; fx68k                      ; work         ;
;                |busControl:busControl|                                                         ; 16.9 (16.9)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl                                                                                                                     ; busControl                 ; work         ;
;                |excUnit:excUnit|                                                               ; 1324.1 (1088.9)      ; 1409.8 (1163.9)                  ; 99.2 (86.8)                                       ; 13.6 (11.7)                      ; 0.0 (0.0)            ; 1934 (1547)         ; 1157 (1007)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit                                                                                                                           ; excUnit                    ; work         ;
;                   |dataIo:dataIo|                                                              ; 24.5 (24.5)          ; 27.2 (27.2)                      ; 3.4 (3.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 12 (12)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo                                                                                                             ; dataIo                     ; work         ;
;                   |fx68kAlu:alu|                                                               ; 198.7 (140.6)        ; 205.1 (148.5)                    ; 7.4 (8.7)                                         ; 1.1 (0.8)                        ; 0.0 (0.0)            ; 343 (223)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu                                                                                                              ; fx68kAlu                   ; work         ;
;                      |aluCorf:aluCorf|                                                         ; 14.8 (14.8)          ; 15.1 (15.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf                                                                                              ; aluCorf                    ; work         ;
;                      |aluGetOp:aluGetOp|                                                       ; 11.0 (11.0)          ; 11.8 (11.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp                                                                                            ; aluGetOp                   ; work         ;
;                      |aluShifter:shifter|                                                      ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter                                                                                           ; aluShifter                 ; work         ;
;                      |ccrTable:ccrTable|                                                       ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable                                                                                            ; ccrTable                   ; work         ;
;                      |rowDecoder:rowDecoder|                                                   ; 18.7 (18.7)          ; 18.6 (18.6)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder                                                                                        ; rowDecoder                 ; work         ;
;                   |onehotEncoder4:dcrDecoder|                                                  ; 4.0 (4.0)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|onehotEncoder4:dcrDecoder                                                                                                 ; onehotEncoder4             ; work         ;
;                   |pren:rmPren|                                                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|pren:rmPren                                                                                                               ; pren                       ; work         ;
;                |irdDecode:irdDecode|                                                           ; 12.8 (11.8)          ; 13.8 (12.5)                      ; 1.1 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|irdDecode:irdDecode                                                                                                                       ; irdDecode                  ; work         ;
;                   |onehotEncoder4:irdLines|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|irdDecode:irdDecode|onehotEncoder4:irdLines                                                                                               ; onehotEncoder4             ; work         ;
;                |microToNanoAddr:microToNanoAddr|                                               ; 6.5 (6.5)            ; 7.2 (7.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microToNanoAddr:microToNanoAddr                                                                                                           ; microToNanoAddr            ; work         ;
;                |nDecoder3:nDecoder|                                                            ; 26.9 (26.9)          ; 31.5 (31.5)                      ; 4.7 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 44 (44)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder                                                                                                                        ; nDecoder3                  ; work         ;
;                |nanoRom:nanoRom|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoRom:nanoRom                                                                                                                           ; nanoRom                    ; work         ;
;                   |altsyncram:nRam_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                                                                                     ; altsyncram                 ; work         ;
;                      |altsyncram_i4e1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_i4e1:auto_generated                                                                      ; altsyncram_i4e1            ; work         ;
;                |sequencer:sequencer|                                                           ; 39.4 (39.4)          ; 42.2 (42.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer                                                                                                                       ; sequencer                  ; work         ;
;                |uRom:uRom|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uRom:uRom                                                                                                                                 ; uRom                       ; work         ;
;                   |altsyncram:uRam_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uRom:uRom|altsyncram:uRam_rtl_0                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_4od1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_4od1:auto_generated                                                                            ; altsyncram_4od1            ; work         ;
;                |uaddrDecode:uaddrDecode|                                                       ; 416.5 (6.3)          ; 426.8 (6.3)                      ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 596 (8)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uaddrDecode:uaddrDecode                                                                                                                   ; uaddrDecode                ; work         ;
;                   |onehotEncoder4:irLineDecod|                                                 ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod                                                                                        ; onehotEncoder4             ; work         ;
;                   |pla_lined:pla_lined|                                                        ; 408.0 (408.0)        ; 418.0 (418.0)                    ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 582 (582)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|pla_lined:pla_lined                                                                                               ; pla_lined                  ; work         ;
;             |gen_ram:l_wram|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:l_wram                                                                                                                                             ; gen_ram                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:l_wram|altsyncram:ram_rtl_0                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_ana1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:l_wram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated                                                                                         ; altsyncram_ana1            ; work         ;
;             |gen_ram:u_wram|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:u_wram                                                                                                                                             ; gen_ram                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:u_wram|altsyncram:ram_rtl_0                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_ana1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:u_wram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated                                                                                         ; altsyncram_ana1            ; work         ;
;             |pia6821:pia6821|                                                                  ; 24.4 (24.4)          ; 30.4 (30.4)                      ; 6.4 (6.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 39 (39)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821                                                                                                                                            ; pia6821                    ; work         ;
;          |dpram:bg_graphics_1|                                                                 ; 4.5 (0.0)            ; 5.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1                                                                                                                                                                ; dpram                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 4.5 (0.0)            ; 5.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_cgj1:auto_generated|                                                ; 4.5 (0.3)            ; 5.3 (0.5)                        ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated                                                                                                            ; altsyncram_cgj1            ; work         ;
;                   |decode_5la:decode2|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2                                                                                         ; decode_5la                 ; work         ;
;                   |mux_lfb:mux3|                                                               ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|mux_lfb:mux3                                                                                               ; mux_lfb                    ; work         ;
;          |dpram:bg_graphics_2|                                                                 ; 5.0 (0.0)            ; 5.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2                                                                                                                                                                ; dpram                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 5.0 (0.0)            ; 5.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_cgj1:auto_generated|                                                ; 5.0 (0.3)            ; 5.7 (0.7)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (2)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated                                                                                                            ; altsyncram_cgj1            ; work         ;
;                   |decode_5la:decode2|                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2                                                                                         ; decode_5la                 ; work         ;
;                   |mux_lfb:mux3|                                                               ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|mux_lfb:mux3                                                                                               ; mux_lfb                    ; work         ;
;          |dpram:ch_graphics|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:ch_graphics                                                                                                                                                                  ; dpram                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:ch_graphics|altsyncram:ram_rtl_0                                                                                                                                             ; altsyncram                 ; work         ;
;                |altsyncram_2dj1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:ch_graphics|altsyncram:ram_rtl_0|altsyncram_2dj1:auto_generated                                                                                                              ; altsyncram_2dj1            ; work         ;
;          |dpram:palette|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:palette                                                                                                                                                                      ; dpram                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:palette|altsyncram:ram_rtl_0                                                                                                                                                 ; altsyncram                 ; work         ;
;                |altsyncram_qgi1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:palette|altsyncram:ram_rtl_0|altsyncram_qgi1:auto_generated                                                                                                                  ; altsyncram_qgi1            ; work         ;
;          |dpram:wram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:wram                                                                                                                                                                         ; dpram                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0                                                                                                                                                    ; altsyncram                 ; work         ;
;                |altsyncram_ajt1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated                                                                                                                     ; altsyncram_ajt1            ; work         ;
;          |gen_ram:char_ram|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:char_ram                                                                                                                                                                   ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:char_ram|altsyncram:ram_rtl_0                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_2na1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:char_ram|altsyncram:ram_rtl_0|altsyncram_2na1:auto_generated                                                                                                               ; altsyncram_2na1            ; work         ;
;          |gen_ram:sprite_ram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprite_ram                                                                                                                                                                 ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprite_ram|altsyncram:ram_rtl_0                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_bka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprite_ram|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated                                                                                                             ; altsyncram_bka1            ; work         ;
;          |gen_ram:sprites_ram_cache|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprites_ram_cache                                                                                                                                                          ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprites_ram_cache|altsyncram:ram_rtl_0                                                                                                                                     ; altsyncram                 ; work         ;
;                |altsyncram_bka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprites_ram_cache|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated                                                                                                      ; altsyncram_bka1            ; work         ;
;          |gen_ram:sprlinebuf1a|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a                                                                                                                                                               ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_dka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated                                                                                                           ; altsyncram_dka1            ; work         ;
;          |gen_ram:sprlinebuf1b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b                                                                                                                                                               ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_dka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated                                                                                                           ; altsyncram_dka1            ; work         ;
;          |gen_ram:sprlinebuf2a|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a                                                                                                                                                               ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_dka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated                                                                                                           ; altsyncram_dka1            ; work         ;
;          |gen_ram:sprlinebuf2b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b                                                                                                                                                               ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_dka1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated                                                                                                           ; altsyncram_dka1            ; work         ;
;          |gen_ram:video_ram|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:video_ram                                                                                                                                                                  ; gen_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:video_ram|altsyncram:ram_rtl_0                                                                                                                                             ; altsyncram                 ; work         ;
;                |altsyncram_ana1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|gen_ram:video_ram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated                                                                                                              ; altsyncram_ana1            ; work         ;
;          |mcr_sound_board:sound_board|                                                         ; 1566.1 (152.8)       ; 1701.3 (183.6)                   ; 149.7 (31.2)                                      ; 14.5 (0.4)                       ; 0.0 (0.0)            ; 2459 (257)          ; 1040 (154)                ; 0 (0)         ; 8192              ; 1     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board                                                                                                                                                        ; mcr_sound_board            ; work         ;
;             |T80s:cpu|                                                                         ; 1067.5 (10.4)        ; 1111.7 (11.2)                    ; 57.8 (0.9)                                        ; 13.6 (0.1)                       ; 0.0 (0.0)            ; 1612 (15)           ; 373 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu                                                                                                                                               ; T80s                       ; work         ;
;                |T80:u0|                                                                        ; 1057.1 (487.9)       ; 1100.5 (510.8)                   ; 56.9 (33.6)                                       ; 13.6 (10.8)                      ; 0.0 (0.0)            ; 1597 (758)          ; 362 (230)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0                                                                                                                                        ; T80                        ; work         ;
;                   |T80_ALU:alu|                                                                ; 93.1 (93.1)          ; 96.0 (96.0)                      ; 4.0 (4.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 153 (153)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_ALU:alu                                                                                                                            ; T80_ALU                    ; work         ;
;                   |T80_MCode:mcode|                                                            ; 339.3 (339.3)        ; 348.8 (348.8)                    ; 9.8 (9.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 524 (524)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_MCode:mcode                                                                                                                        ; T80_MCode                  ; work         ;
;                   |T80_Reg:Regs|                                                               ; 136.7 (136.7)        ; 144.8 (144.8)                    ; 9.5 (9.5)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 162 (162)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs                                                                                                                           ; T80_Reg                    ; work         ;
;             |YM2149:ay_3_8910_1|                                                               ; 174.1 (174.1)        ; 203.4 (203.4)                    ; 29.8 (29.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 302 (302)           ; 251 (251)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1                                                                                                                                     ; YM2149                     ; work         ;
;             |YM2149:ay_3_8910_2|                                                               ; 167.7 (167.7)        ; 198.7 (198.7)                    ; 31.0 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (281)           ; 255 (255)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2                                                                                                                                     ; YM2149                     ; work         ;
;             |gen_ram:wram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|gen_ram:wram                                                                                                                                           ; gen_ram                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|gen_ram:wram|altsyncram:ram_rtl_0                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_2na1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|gen_ram:wram|altsyncram:ram_rtl_0|altsyncram_2na1:auto_generated                                                                                       ; altsyncram_2na1            ; work         ;
;             |midssio_82s123:midssio|                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|midssio_82s123:midssio                                                                                                                                 ; midssio_82s123             ; work         ;
;          |z80ctc_top:z80ctc|                                                                   ; 145.5 (6.2)          ; 166.0 (7.3)                      ; 20.5 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 275 (13)            ; 187 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc                                                                                                                                                                  ; z80ctc_top                 ; work         ;
;             |ctc_controler:ctc_controler|                                                      ; 12.9 (12.9)          ; 13.7 (13.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler                                                                                                                                      ; ctc_controler              ; work         ;
;             |ctc_counter:ctc_counter_0|                                                        ; 30.1 (30.1)          ; 36.5 (36.5)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0                                                                                                                                        ; ctc_counter                ; work         ;
;             |ctc_counter:ctc_counter_1|                                                        ; 31.9 (31.9)          ; 37.8 (37.8)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1                                                                                                                                        ; ctc_counter                ; work         ;
;             |ctc_counter:ctc_counter_2|                                                        ; 32.6 (32.6)          ; 36.8 (36.8)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2                                                                                                                                        ; ctc_counter                ; work         ;
;             |ctc_counter:ctc_counter_3|                                                        ; 31.8 (31.8)          ; 33.8 (33.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3                                                                                                                                        ; ctc_counter                ; work         ;
;       |pll:pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |screen_rotate:screen_rotate|                                                            ; 69.9 (69.9)          ; 97.5 (97.5)                      ; 28.5 (28.5)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 126 (126)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|screen_rotate:screen_rotate                                                                                                                                                                              ; screen_rotate              ; work         ;
;       |sdram:sdram|                                                                            ; 285.1 (285.1)        ; 343.4 (343.4)                    ; 60.6 (60.6)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 427 (427)           ; 263 (263)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram                                                                                                                                                                                              ; sdram                      ; work         ;
;          |altddio_out:sdramclk_ddr|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram|altddio_out:sdramclk_ddr                                                                                                                                                                     ; altddio_out                ; work         ;
;             |ddio_out_b2j:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                         ; ddio_out_b2j               ; work         ;
;       |spinner:spinner|                                                                        ; 6.4 (6.4)            ; 6.5 (6.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|spinner:spinner                                                                                                                                                                                          ; spinner                    ; work         ;
;       |steering_control:steering_control|                                                      ; 29.0 (29.0)          ; 32.0 (32.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|steering_control:steering_control                                                                                                                                                                        ; steering_control           ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 151.2 (95.1)         ; 153.0 (96.7)                     ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (127)           ; 77 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 56.2 (56.2)          ; 56.3 (56.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |lpm_divide:Div0|                                                                           ; 275.5 (0.0)          ; 273.1 (0.0)                      ; 0.1 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_2dm:auto_generated|                                                          ; 275.5 (0.0)          ; 273.1 (0.0)                      ; 0.1 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                                                                                                                                    ; lpm_divide_2dm             ; work         ;
;          |sign_div_unsign_8nh:divider|                                                         ; 275.5 (0.0)          ; 273.1 (0.0)                      ; 0.1 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                        ; sign_div_unsign_8nh        ; work         ;
;             |alt_u_div_m2f:divider|                                                            ; 275.5 (275.5)        ; 273.1 (273.1)                    ; 0.1 (0.1)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 562 (562)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                  ; alt_u_div_m2f              ; work         ;
;    |lpm_divide:Div1|                                                                           ; 273.3 (0.0)          ; 274.3 (0.0)                      ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_2dm:auto_generated|                                                          ; 273.3 (0.0)          ; 274.3 (0.0)                      ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_2dm:auto_generated                                                                                                                                                                    ; lpm_divide_2dm             ; work         ;
;          |sign_div_unsign_8nh:divider|                                                         ; 273.3 (0.0)          ; 274.3 (0.0)                      ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                        ; sign_div_unsign_8nh        ; work         ;
;             |alt_u_div_m2f:divider|                                                            ; 273.3 (273.3)        ; 274.3 (274.3)                    ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 562 (562)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                  ; alt_u_div_m2f              ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 91.0 (28.6)          ; 93.0 (29.4)                      ; 2.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (55)            ; 105 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 62.4 (62.4)          ; 63.6 (63.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 543.5 (540.0)        ; 576.1 (572.1)                    ; 34.1 (33.6)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 913 (906)           ; 592 (588)                 ; 0 (0)         ; 32843             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                       ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                            ; shift_taps_vuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                                ; altsyncram_kr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 503.8 (500.8)        ; 564.2 (561.2)                    ; 60.3 (60.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 866 (860)           ; 656 (651)                 ; 0 (0)         ; 32800             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout3_rtl_0|                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                             ; shift_taps_ftu             ; work         ;
;             |altsyncram_no91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4                                                                                                                 ; altsyncram_no91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1                                                                                                                              ; cntr_phf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1004.3 (0.0)         ; 1083.5 (0.0)                     ; 87.7 (0.0)                                        ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 1487 (0)            ; 633 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1004.3 (0.0)         ; 1083.5 (0.0)                     ; 87.7 (0.0)                                        ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 1487 (0)            ; 633 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1004.3 (884.8)       ; 1083.5 (955.2)                   ; 87.7 (78.8)                                       ; 8.5 (8.5)                        ; 0.0 (0.0)            ; 1487 (1267)         ; 633 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 61.3 (61.3)          ; 66.9 (66.9)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 39.2 (36.2)          ; 39.6 (36.7)                      ; 0.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (71)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 8.0 (8.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 523.8 (523.8)        ; 569.8 (569.8)                    ; 49.8 (49.8)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 794 (794)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 32.5 (29.5)          ; 38.8 (35.8)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 16 (12)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                 ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 32.0 (32.0)          ; 56.2 (56.2)                      ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |sync_fix:sync_h|                                                                           ; 39.1 (39.1)          ; 52.5 (52.5)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 38.3 (38.3)          ; 53.5 (53.5)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 21.5 (21.0)          ; 21.5 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (43)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 125.7 (125.7)        ; 126.7 (126.7)                    ; 2.5 (2.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 233 (233)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[0]            ; 0                 ; 0       ;
; SDRAM_DQ[1]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[1]            ; 0                 ; 0       ;
; SDRAM_DQ[2]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[2]            ; 0                 ; 0       ;
; SDRAM_DQ[3]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[3]            ; 0                 ; 0       ;
; SDRAM_DQ[4]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[4]            ; 0                 ; 0       ;
; SDRAM_DQ[5]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[5]            ; 0                 ; 0       ;
; SDRAM_DQ[6]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[6]            ; 0                 ; 0       ;
; SDRAM_DQ[7]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[7]            ; 0                 ; 0       ;
; SDRAM_DQ[8]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[8]            ; 0                 ; 0       ;
; SDRAM_DQ[9]                                     ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[9]            ; 0                 ; 0       ;
; SDRAM_DQ[10]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[10]           ; 0                 ; 0       ;
; SDRAM_DQ[11]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[11]           ; 0                 ; 0       ;
; SDRAM_DQ[12]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[12]           ; 0                 ; 0       ;
; SDRAM_DQ[13]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[13]           ; 0                 ; 0       ;
; SDRAM_DQ[14]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[14]           ; 0                 ; 0       ;
; SDRAM_DQ[15]                                    ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[15]           ; 0                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDCD_SPDIF                                      ;                   ;         ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~1 ; 1                 ; 0       ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3     ; 1                 ; 0       ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~19                                  ; 0                 ; 0       ;
;      - VGA_R~6                                  ; 0                 ; 0       ;
;      - LED_USER~1                               ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
; FPGA_CLK2_50                                    ;                   ;         ;
; FPGA_CLK3_50                                    ;                   ;         ;
; FPGA_CLK1_50                                    ;                   ;         ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 1                 ; 0       ;
;      - AUDIO_R~1                                ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 1                 ; 0       ;
; VGA_EN                                          ;                   ;         ;
;      - SD_SPI_CS~1                              ; 1                 ; 0       ;
;      - VGA_R~6                                  ; 1                 ; 0       ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 1                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 1                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~44                                  ; 0                 ; 0       ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X22_Y52_N9                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X36_Y55_N41                               ; 50      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1224    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 163     ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~0                                                                                                                                                                                                ; LABCELL_X24_Y48_N18                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~2                                                                                                                                                                                             ; LABCELL_X24_Y48_N12                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[11]~2                                                                                                                                                                                               ; LABCELL_X24_Y49_N27                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N39                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~2                                                                                                                                                                                                 ; LABCELL_X24_Y48_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; LABCELL_X37_Y53_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; LABCELL_X42_Y53_N6                           ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X22_Y52_N38                               ; 76      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FMT[0]~0                                                                                                                                                                                            ; LABCELL_X22_Y52_N24                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; MLABCELL_X25_Y40_N33                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~1                                                                                                                                                                                         ; LABCELL_X23_Y44_N18                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[11]~0                                                                                                                                                                                          ; LABCELL_X22_Y52_N48                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[11]~0                                                                                                                                                                                          ; LABCELL_X22_Y52_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[11]~0                                                                                                                                                                                          ; LABCELL_X22_Y52_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[11]~0                                                                                                                                                                                          ; LABCELL_X22_Y52_N3                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~1                                                                                                                                                                                          ; LABCELL_X22_Y52_N57                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X70_Y23_N30                          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~12                                                                                                                                                                                            ; LABCELL_X19_Y53_N54                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~14                                                                                                                                                                                            ; LABCELL_X23_Y56_N42                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; LABCELL_X36_Y27_N48                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~1                                                                                                                                                                                                ; LABCELL_X24_Y48_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[11]~2                                                                                                                                                                                               ; MLABCELL_X28_Y49_N57                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~6                                                                                                                                                                                                 ; MLABCELL_X65_Y3_N33                          ; 20      ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N30                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[11]~3                                                                                                                                                                                                ; LABCELL_X24_Y48_N39                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~2                                                                                                                                                                                              ; LABCELL_X24_Y49_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X70_Y23_N48                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[0]~16                                                                                                                                                                                               ; MLABCELL_X25_Y41_N3                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[12]~15                                                                                                                                                                                              ; MLABCELL_X28_Y41_N18                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[19]~3                                                                                                                                                                                               ; MLABCELL_X25_Y40_N15                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[24]~0                                                                                                                                                                                               ; MLABCELL_X28_Y40_N3                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[39]~5                                                                                                                                                                                               ; MLABCELL_X25_Y40_N30                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[2]~2                                                                                                                                                                                            ; MLABCELL_X25_Y40_N27                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[27]~0                                                                                                                                                                                          ; LABCELL_X19_Y10_N42                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X19_Y10_N32                               ; 48      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~30                                                                                                                                                                                     ; MLABCELL_X47_Y36_N27                         ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X40_Y48_N54                          ; 34      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X50_Y35_N0                           ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; LABCELL_X43_Y41_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[6]~1                                                                                                                                                                                   ; LABCELL_X46_Y42_N48                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[6]~2                                                                                                                                                                                   ; LABCELL_X46_Y42_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[17]~1                                                                                                                                                                                     ; LABCELL_X45_Y41_N36                          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[17]~2                                                                                                                                                                                     ; LABCELL_X45_Y41_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_l[0]~1                                                                                                                                                                                    ; LABCELL_X45_Y42_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~1                                                                                                                                                                                     ; LABCELL_X45_Y41_N42                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[28]~1                                                                                                                                                                                ; LABCELL_X45_Y42_N33                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[32]~0                                                                                                                                                                                ; LABCELL_X45_Y42_N45                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X45_Y42_N8                                ; 57      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~0                                                                                                                                                                                              ; LABCELL_X19_Y9_N33                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~1                                                                                                                                                                                              ; LABCELL_X19_Y10_N39                          ; 37      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; LABCELL_X36_Y45_N45                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always14~0                                                                                                                                                                                              ; LABCELL_X35_Y52_N39                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X35_Y42_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; LABCELL_X35_Y42_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always7~1                                                                                                                                                                                               ; LABCELL_X17_Y57_N9                           ; 48      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; LABCELL_X23_Y13_N39                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; LABCELL_X19_Y54_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                              ; LABCELL_X16_Y52_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                              ; LABCELL_X19_Y54_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X18_Y52_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; LABCELL_X24_Y61_N39                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; MLABCELL_X21_Y55_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X33_Y49_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; MLABCELL_X21_Y41_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; LABCELL_X31_Y47_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; LABCELL_X19_Y47_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; MLABCELL_X28_Y64_N57                         ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; MLABCELL_X25_Y47_N9                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; MLABCELL_X25_Y47_N51                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; MLABCELL_X25_Y47_N57                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; LABCELL_X24_Y47_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                   ; LABCELL_X29_Y65_N6                           ; 49      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; LABCELL_X29_Y56_N42                          ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X35_Y66_N54                          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~1                                                                                                                                                                                      ; MLABCELL_X34_Y66_N42                         ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~2                                                                                                                                                                                      ; LABCELL_X31_Y63_N39                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~10                                                                                                                                                                               ; MLABCELL_X28_Y50_N48                         ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~10                                                                                                                                                                               ; LABCELL_X31_Y50_N42                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                ; LABCELL_X29_Y53_N0                           ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Mux419~0                                                                                                                                                                                    ; LABCELL_X36_Y58_N27                          ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X45_Y59_N57                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X40_Y57_N47                               ; 63      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                          ; LABCELL_X40_Y57_N45                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X45_Y59_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X40_Y57_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X43_Y61_N17                               ; 185     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X45_Y59_N32                               ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X40_Y57_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X46_Y63_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X40_Y57_N32                               ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; LABCELL_X40_Y62_N36                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                               ; MLABCELL_X39_Y64_N33                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_bil~0                                                                                                                                                                                     ; LABCELL_X31_Y64_N6                           ; 382     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X42_Y64_N21                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; MLABCELL_X39_Y64_N27                         ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; MLABCELL_X39_Y64_N30                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X28_Y62_N26                               ; 58      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                ; LABCELL_X30_Y63_N12                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[5]~0                                                                                                                                                                               ; MLABCELL_X21_Y67_N12                         ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[3]~0                                                                                                                                                                               ; MLABCELL_X21_Y63_N42                         ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[6]~0                                                                                                                                                                               ; LABCELL_X33_Y65_N15                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; LABCELL_X22_Y64_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                ; MLABCELL_X21_Y64_N36                         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X39_Y64_N47                               ; 19      ; Sync. clear, Write enable               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X31_Y64_N16                               ; 23      ; Read enable                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[5]~0                                                                                                                                                                                ; LABCELL_X19_Y65_N15                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[3]~0                                                                                                                                                                                ; LABCELL_X19_Y63_N39                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[2]~0                                                                                                                                                                                ; LABCELL_X31_Y65_N15                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X39_Y64_N17                               ; 81      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X31_Y61_N41                               ; 181     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; LABCELL_X42_Y64_N18                          ; 180     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; LABCELL_X29_Y65_N3                           ; 27      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X23_Y65_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X31_Y64_N33                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; MLABCELL_X39_Y64_N36                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X35_Y65_N20                               ; 42      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; MLABCELL_X34_Y66_N33                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; MLABCELL_X39_Y64_N12                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                  ; LABCELL_X40_Y66_N12                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[18]~0                                                                                                                                                                               ; LABCELL_X40_Y62_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X40_Y62_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X40_Y62_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X40_Y66_N17                               ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; LABCELL_X40_Y63_N3                           ; 38      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[0]~0                                                                                                                                                                                 ; LABCELL_X22_Y60_N42                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[3]~1                                                                                                                                                                                 ; MLABCELL_X28_Y59_N15                         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[3]~12                                                                                                                                                                                ; LABCELL_X31_Y57_N54                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                 ; LABCELL_X31_Y57_N0                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X23_Y60_N29                               ; 64      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X23_Y60_N26                               ; 34      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X23_Y60_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X28_Y59_N26                               ; 49      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y53_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y59_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~1                                                                                                                                                                           ; LABCELL_X24_Y59_N39                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; MLABCELL_X25_Y62_N54                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X30_Y58_N59                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; LABCELL_X36_Y56_N21                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; LABCELL_X36_Y56_N48                          ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; LABCELL_X33_Y55_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X33_Y55_N15                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~1                                                                                                                                                                             ; LABCELL_X27_Y62_N51                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last2~1                                                                                                                                                                                   ; LABCELL_X23_Y60_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; LABCELL_X33_Y55_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X24_Y43_N53                               ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                ; LABCELL_X24_Y60_N36                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                ; LABCELL_X24_Y60_N39                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[2]~9                                                                                                                                                                                ; LABCELL_X27_Y60_N39                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; MLABCELL_X25_Y58_N12                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; LABCELL_X24_Y59_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X27_Y55_N38                               ; 409     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[124]~5                                                                                                                                                                              ; MLABCELL_X39_Y60_N0                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[8]~1                                                                                                                                                                                ; LABCELL_X36_Y57_N42                          ; 162     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y37_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X20_Y39_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y43_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; MLABCELL_X28_Y55_N39                         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X29_Y50_N51                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                ; MLABCELL_X28_Y55_N51                         ; 26      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                ; LABCELL_X30_Y51_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X28_Y58_N26                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X31_Y53_N53                               ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]~DUPLICATE                                                                                                                                                                           ; FF_X31_Y53_N52                               ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X31_Y53_N55                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X31_Y53_N58                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X31_Y53_N49                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X24_Y47_N4                                ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X24_Y47_N1                                ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 131     ; Clock                                   ; yes    ; Regional Clock       ; RCLK78           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 85      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; LABCELL_X37_Y37_N9                           ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; LABCELL_X36_Y40_N18                          ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~8                                                                                                                                                                            ; MLABCELL_X34_Y41_N24                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X31_Y40_N8                                ; 141     ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                      ; LABCELL_X29_Y37_N15                          ; 136     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0]~0                                                                                                                                                    ; LABCELL_X29_Y37_N3                           ; 168     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; LABCELL_X42_Y38_N54                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; LABCELL_X29_Y42_N54                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; LABCELL_X42_Y37_N27                          ; 12      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                             ; LABCELL_X29_Y37_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X42_Y36_N44                               ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                             ; LABCELL_X42_Y36_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; MLABCELL_X39_Y41_N33                         ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0~0                                                                                                                                                  ; MLABCELL_X39_Y42_N3                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; LABCELL_X42_Y42_N33                          ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; LABCELL_X29_Y37_N12                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; LABCELL_X42_Y36_N48                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[6]~0                                                                                                                                                                ; LABCELL_X42_Y39_N9                           ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[6]~1                                                                                                                                                                ; LABCELL_X42_Y39_N48                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                  ; LABCELL_X42_Y39_N42                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X42_Y39_N20                               ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X42_Y37_N14                               ; 337     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X35_Y38_N30                          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X37_Y38_N59                               ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; MLABCELL_X39_Y38_N36                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X35_Y38_N2                                ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg[2]~0                                                                                                                                                                                                ; LABCELL_X27_Y38_N24                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                               ; LABCELL_X23_Y43_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[1]~0                                                                                                                                                                                                ; MLABCELL_X25_Y40_N48                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_addr[0]~0                                                                                                                                                                                          ; LABCELL_X24_Y44_N54                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~0                                                                                                                                                                                                  ; LABCELL_X30_Y60_N39                          ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                 ; LABCELL_X18_Y46_N45                          ; 112     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~43                                                                                                                                                                                                 ; LABCELL_X37_Y27_N27                          ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~44                                                                                                                                                                                                 ; LABCELL_X19_Y10_N27                          ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~45                                                                                                                                                                                                 ; LABCELL_X45_Y40_N57                          ; 358     ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~50                                                                                                                                                                                                 ; LABCELL_X31_Y61_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; MLABCELL_X25_Y29_N30                         ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[1]~0                                                                                                                                                                            ; MLABCELL_X25_Y29_N57                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[3]~0                                                                                                                                                                          ; MLABCELL_X25_Y29_N36                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X46_Y45_N24                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[2]~0                                                                                                                                                                             ; LABCELL_X46_Y45_N30                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                           ; LABCELL_X46_Y45_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~0                                                                                                                                                                                ; MLABCELL_X47_Y54_N36                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~1                                                                                                                                                                                ; MLABCELL_X47_Y54_N42                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; MLABCELL_X47_Y54_N48                         ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~1                                                                                                                                                                                    ; LABCELL_X46_Y54_N21                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X46_Y54_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_q[0][0]~0                                                                                                                                                                           ; LABCELL_X46_Y54_N57                          ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_q[1][0]~1                                                                                                                                                                           ; LABCELL_X45_Y54_N24                          ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X42_Y55_N56                               ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X46_Y54_N20                               ; 16      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~7                                                                                                                                                                                      ; LABCELL_X45_Y30_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~8                                                                                                                                                                                      ; LABCELL_X45_Y30_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always0~0                                                                                                                                                                                       ; LABCELL_X45_Y21_N42                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always1~0                                                                                                                                                                                       ; LABCELL_X45_Y21_N9                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always4~1                                                                                                                                                                                       ; LABCELL_X45_Y21_N39                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|CE                                                                                                                                                                    ; FF_X29_Y44_N53                               ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|VBL~0                                                                                                                                                                 ; LABCELL_X40_Y31_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|always0~0                                                                                                                                                             ; LABCELL_X12_Y33_N48                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~0                                                                                                                                             ; LABCELL_X10_Y33_N6                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~1                                                                                                                                             ; LABCELL_X10_Y33_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~2                                                                                                                                             ; LABCELL_X10_Y33_N0                           ; 43      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~0                                                                                                                                             ; LABCELL_X10_Y33_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~1                                                                                                                                             ; LABCELL_X10_Y33_N21                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~2                                                                                                                                             ; LABCELL_X11_Y33_N42                          ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_DE                                                                                                                                        ; FF_X35_Y62_N35                               ; 85      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|ce_pix_out~2                                                                                                                                  ; LABCELL_X37_Y44_N51                          ; 93      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                   ; LABCELL_X37_Y69_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                   ; LABCELL_X37_Y69_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal8~15                                                                                                                      ; LABCELL_X23_Y68_N54                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]~0                                                                                               ; LABCELL_X12_Y75_N48                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]~3                                                                                               ; LABCELL_X12_Y75_N9                           ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                           ; MLABCELL_X15_Y73_N57                         ; 168     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Decoder0~0                                                                                                           ; LABCELL_X22_Y71_N36                          ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                           ; MLABCELL_X21_Y70_N9                          ; 77      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                            ; LABCELL_X22_Y70_N30                          ; 267     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                               ; FF_X22_Y70_N14                               ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                               ; LABCELL_X22_Y70_N45                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                               ; LABCELL_X22_Y70_N42                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]~1                                                                                                            ; LABCELL_X23_Y71_N54                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                    ; LABCELL_X22_Y70_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                     ; MLABCELL_X34_Y68_N27                         ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                              ; FF_X22_Y70_N38                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~2                                                                                                          ; LABCELL_X33_Y69_N42                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~0                                                                                                           ; LABCELL_X23_Y71_N30                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~3                                                                                                          ; LABCELL_X16_Y71_N54                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[24]~1                                                                                                         ; LABCELL_X31_Y72_N48                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~2                                                                                                         ; LABCELL_X17_Y72_N15                          ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                         ; LABCELL_X31_Y72_N33                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                      ; MLABCELL_X21_Y73_N57                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                             ; FF_X23_Y72_N52                               ; 10      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                           ; LABCELL_X23_Y71_N33                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                      ; LABCELL_X27_Y66_N21                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                      ; LABCELL_X24_Y66_N12                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~3                                                                                                                      ; LABCELL_X27_Y66_N57                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always2~1                                                                                                                      ; LABCELL_X31_Y66_N24                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                      ; LABCELL_X24_Y66_N15                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                      ; LABCELL_X27_Y66_N51                          ; 75      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                      ; LABCELL_X27_Y66_N18                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                         ; FF_X27_Y66_N56                               ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                         ; FF_X25_Y66_N26                               ; 518     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                         ; FF_X30_Y66_N38                               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                         ; LABCELL_X29_Y67_N21                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~1                                                                                                                ; MLABCELL_X28_Y66_N0                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[6]~1                                                                                                                   ; LABCELL_X29_Y66_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[0]~1                                                                                                               ; LABCELL_X31_Y66_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                    ; LABCELL_X27_Y66_N9                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                          ; LABCELL_X27_Y66_N30                          ; 43      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated|decode_5la:decode2|eq_node[0]                                                                                                  ; LABCELL_X42_Y19_N39                          ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated|decode_5la:decode2|eq_node[1]                                                                                                  ; LABCELL_X42_Y19_N36                          ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder1~2                                                                                                                                                                        ; LABCELL_X43_Y33_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder1~3                                                                                                                                                                        ; LABCELL_X43_Y33_N3                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder1~4                                                                                                                                                                        ; LABCELL_X43_Y33_N6                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder1~5                                                                                                                                                                        ; LABCELL_X43_Y33_N21                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder2~1                                                                                                                                                                        ; MLABCELL_X39_Y35_N54                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder2~2                                                                                                                                                                        ; MLABCELL_X39_Y35_N27                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal60~0                                                                                                                                                                         ; LABCELL_X42_Y22_N0                           ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[4]~3                                                                                                                                                                     ; LABCELL_X29_Y46_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~2                                                                                                                                                                          ; LABCELL_X29_Y46_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[10]~4                                                                                                                                                              ; LABCELL_X42_Y21_N12                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[10]~6                                                                                                                                                              ; LABCELL_X42_Y22_N42                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[16]~0                                                                                                                                                              ; LABCELL_X42_Y20_N48                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[21]~3                                                                                                                                                              ; LABCELL_X42_Y22_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~0                                                                                                                                                                ; LABCELL_X40_Y22_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]~1                                                                                                                                                                ; LABCELL_X42_Y22_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fp_dout[7]~0                                                                                                                                                                      ; LABCELL_X43_Y22_N12                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X39_Y53_N14                               ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X29_Y46_N30                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X35_Y54_N14                               ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr~0                                                                                                                                                                        ; LABCELL_X29_Y46_N33                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[1]~19                                                                                                                                                                     ; LABCELL_X29_Y45_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[2]~13                                                                                                                                                                     ; LABCELL_X29_Y46_N54                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]~11                                                                                                                                                                 ; LABCELL_X40_Y22_N27                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[19]~3                                                                                                                                                                  ; LABCELL_X45_Y20_N33                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[21]~6                                                                                                                                                                  ; LABCELL_X40_Y22_N24                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]~8                                                                                                                                                                   ; LABCELL_X42_Y21_N18                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[5]~0                                                                                                                                                                   ; LABCELL_X42_Y22_N48                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~0                                                                                                                                                                  ; LABCELL_X42_Y22_N21                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~2                                                                                                                                                                   ; LABCELL_X37_Y42_N54                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[16]~3                                                                                                                                                                  ; LABCELL_X37_Y42_N21                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; LABCELL_X37_Y42_N15                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[16]~1                                                                                                                                                                  ; LABCELL_X37_Y42_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[0]~0                                                                                                                                                                       ; LABCELL_X29_Y46_N12                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[12]~0                                                                                                                                                               ; LABCELL_X29_Y46_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.stick_idx[0]~3                                                                                                                                                          ; LABCELL_X29_Y47_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X35_Y45_N54                          ; 89      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X35_Y45_N51                          ; 72      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X35_Y45_N33                          ; 109     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X35_Y45_N57                          ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; MLABCELL_X34_Y45_N51                         ; 73      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[15]~8                                                                                                                                                  ; LABCELL_X36_Y47_N3                           ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[7]~6                                                                                                                                                   ; LABCELL_X33_Y45_N6                           ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~1                                                                                                                                                   ; LABCELL_X35_Y45_N9                           ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~0                                                                                                                                                   ; LABCELL_X35_Y45_N30                          ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X36_Y46_N18                          ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[3]~0                                                                                                                                                   ; MLABCELL_X39_Y47_N54                         ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X35_Y46_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal1~0                                                                                                                                                                  ; LABCELL_X43_Y22_N39                          ; 161     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal33~0                                                                                                                                                                 ; LABCELL_X43_Y28_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal33~1                                                                                                                                                                 ; LABCELL_X43_Y28_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal33~2                                                                                                                                                                 ; LABCELL_X43_Y28_N48                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal33~3                                                                                                                                                                 ; LABCELL_X43_Y28_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal33~4                                                                                                                                                                 ; LABCELL_X43_Y28_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Equal3~1                                                                                                                                                                  ; LABCELL_X43_Y26_N21                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|Mux58~0                                                                                                                                                                   ; LABCELL_X50_Y22_N6                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|DI_Reg[0]~0                                                                                                                                                      ; LABCELL_X53_Y27_N48                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ACC[7]~9                                                                                                                                                  ; LABCELL_X57_Y27_N30                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[12]~23                                                                                                                                                  ; LABCELL_X53_Y29_N57                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|A[15]~9                                                                                                                                                   ; LABCELL_X56_Y29_N24                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Alternate~0                                                                                                                                               ; MLABCELL_X65_Y29_N54                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Ap[7]~0                                                                                                                                                   ; LABCELL_X61_Y27_N57                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|BusA[6]~3                                                                                                                                                 ; LABCELL_X60_Y26_N24                          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|BusA[6]~4                                                                                                                                                 ; LABCELL_X60_Y26_N45                          ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|BusB[7]~10                                                                                                                                                ; LABCELL_X60_Y26_N48                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|DO[7]~3                                                                                                                                                   ; LABCELL_X56_Y28_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|F[5]~63                                                                                                                                                   ; LABCELL_X57_Y28_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IR[7]~2                                                                                                                                                   ; LABCELL_X53_Y29_N30                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IR[7]~3                                                                                                                                                   ; LABCELL_X53_Y29_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|ISet[1]~1                                                                                                                                                 ; LABCELL_X61_Y29_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IStatus[1]~0                                                                                                                                              ; LABCELL_X53_Y30_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I[7]~0                                                                                                                                                    ; LABCELL_X56_Y29_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|I_RXDD~0                                                                                                                                                  ; LABCELL_X56_Y28_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|IntCycle~1                                                                                                                                                ; LABCELL_X60_Y29_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|MCycle[2]~2                                                                                                                                               ; LABCELL_X57_Y29_N42                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|PC[15]~13                                                                                                                                                 ; LABCELL_X56_Y29_N54                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|Pre_XY_F_M[2]~1                                                                                                                                           ; LABCELL_X60_Y29_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|R[6]~1                                                                                                                                                    ; LABCELL_X55_Y27_N27                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|R~0                                                                                                                                                       ; LABCELL_X55_Y29_N36                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[15]~11                                                                                                                                                 ; LABCELL_X60_Y27_N9                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|SP[7]~5                                                                                                                                                   ; LABCELL_X60_Y27_N27                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[0][0]~7                                                                                                                                ; LABCELL_X68_Y25_N51                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[1][0]~9                                                                                                                                ; LABCELL_X68_Y25_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[2][0]~6                                                                                                                                ; LABCELL_X68_Y25_N45                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[3][0]~8                                                                                                                                ; LABCELL_X68_Y25_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0]~1                                                                                                                                ; LABCELL_X68_Y25_N21                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0]~3                                                                                                                                ; LABCELL_X68_Y25_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0]~4                                                                                                                                ; LABCELL_X68_Y25_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0]~5                                                                                                                                ; LABCELL_X68_Y25_N24                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[0][0]~7                                                                                                                                ; LABCELL_X67_Y25_N51                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[1][0]~9                                                                                                                                ; LABCELL_X68_Y25_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[2][0]~6                                                                                                                                ; LABCELL_X67_Y25_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[3][0]~8                                                                                                                                ; LABCELL_X68_Y25_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[4][0]~1                                                                                                                                ; LABCELL_X67_Y25_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[5][0]~3                                                                                                                                ; LABCELL_X68_Y25_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[6][0]~4                                                                                                                                ; LABCELL_X68_Y25_N36                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[7][0]~5                                                                                                                                ; LABCELL_X68_Y25_N39                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[10]~5                                                                                                                                                  ; LABCELL_X57_Y29_N36                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[15]~44                                                                                                                                                 ; LABCELL_X57_Y29_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ[7]~22                                                                                                                                                  ; LABCELL_X56_Y29_N21                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|T80s:cpu|T80:u0|WZ~41                                                                                                                                                     ; LABCELL_X56_Y30_N24                          ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|bg_code[7]                                                                                                                                                                ; FF_X50_Y27_N4                                ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|bg_code[7]~1                                                                                                                                                              ; LABCELL_X48_Y24_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|bg_ram_we                                                                                                                                                                 ; LABCELL_X50_Y27_N30                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|ch_code[5]~0                                                                                                                                                              ; LABCELL_X42_Y26_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|ch_color[1]~0                                                                                                                                                             ; LABCELL_X45_Y24_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|ch_ram_we                                                                                                                                                                 ; LABCELL_X50_Y27_N0                           ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|comb~0                                                                                                                                            ; LABCELL_X51_Y15_N18                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|comb~1                                                                                                                                            ; LABCELL_X51_Y15_N21                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BeiDelay~0                                                                                                                       ; LABCELL_X56_Y18_N15                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|BerrA~1                                                                                                                          ; LABCELL_X56_Y17_N3                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ir[0]~0                                                                                                                          ; LABCELL_X64_Y18_N12                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[12]                                                                                                                          ; FF_X63_Y17_N41                               ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|Ird[14]                                                                                                                          ; FF_X62_Y17_N11                               ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|always10~0                                                                                                                       ; LABCELL_X64_Y18_N15                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|always10~1                                                                                                                       ; LABCELL_X62_Y15_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|bciByte~0                                                                                                  ; LABCELL_X56_Y17_N51                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|busControl:busControl|rLDS~2                                                                                                     ; LABCELL_X55_Y17_N30                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|enT1                                                                                                                             ; LABCELL_X56_Y17_N30                          ; 133     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|enT2                                                                                                                             ; LABCELL_X57_Y18_N51                          ; 105     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|enT3~0                                                                                                                           ; LABCELL_X57_Y18_N3                           ; 86      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|enT4                                                                                                                             ; LABCELL_X57_Y18_N45                          ; 92      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Ath[0]~0                                                                                                         ; LABCELL_X64_Y14_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|Atl[0]~0                                                                                                         ; LABCELL_X63_Y14_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|PcH[11]~1                                                                                                        ; LABCELL_X67_Y14_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|PcL[1]~1                                                                                                         ; LABCELL_X62_Y13_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|alub[15]~0                                                                                                       ; LABCELL_X57_Y14_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|always9~1                                                                                                        ; LABCELL_X60_Y16_N21                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|aob[20]~2                                                                                                        ; LABCELL_X64_Y13_N33                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|auReg[14]~0                                                                                                      ; LABCELL_X63_Y14_N33                          ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|always0~0                                                                                          ; LABCELL_X56_Y15_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|always1~0                                                                                          ; LABCELL_X51_Y10_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|byteMux                                                                                            ; FF_X61_Y17_N5                                ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|dbin[0]~2                                                                                          ; LABCELL_X55_Y15_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|dbin[8]~1                                                                                          ; LABCELL_X56_Y15_N15                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|dbin~0                                                                                             ; LABCELL_X55_Y15_N3                           ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|dob~0                                                                                              ; LABCELL_X57_Y15_N30                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo|xToIrc~1                                                                                           ; LABCELL_X56_Y15_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dbl2Pcl~0                                                                                                        ; LABCELL_X66_Y14_N15                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|dcrOutput[0]~0                                                                                                   ; LABCELL_X57_Y13_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|Equal1~0                                                                                            ; MLABCELL_X52_Y12_N54                         ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|alue[1]~2                                                                                           ; LABCELL_X53_Y12_N18                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|ccrCore[0]~0                                                                                        ; LABCELL_X53_Y14_N0                           ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[0][0]~7                                                                                                  ; LABCELL_X70_Y8_N45                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[10][0]~17                                                                                                ; LABCELL_X70_Y8_N18                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[11][0]~33                                                                                                ; LABCELL_X70_Y9_N3                            ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[12][14]~19                                                                                               ; LABCELL_X70_Y9_N48                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[13][15]~35                                                                                               ; LABCELL_X70_Y9_N18                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[14][15]~21                                                                                               ; MLABCELL_X72_Y11_N42                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[15][15]~37                                                                                               ; LABCELL_X71_Y12_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[16][15]~3                                                                                                ; LABCELL_X70_Y9_N9                            ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[17][15]~5                                                                                                ; LABCELL_X74_Y12_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[1][0]~23                                                                                                 ; LABCELL_X70_Y8_N21                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[2][0]~9                                                                                                  ; LABCELL_X70_Y9_N54                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[3][0]~25                                                                                                 ; LABCELL_X70_Y9_N33                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[4][0]~11                                                                                                 ; LABCELL_X70_Y8_N27                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[5][0]~27                                                                                                 ; LABCELL_X70_Y9_N57                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[6][0]~13                                                                                                 ; LABCELL_X70_Y8_N48                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[7][0]~29                                                                                                 ; MLABCELL_X72_Y9_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[8][0]~15                                                                                                 ; LABCELL_X70_Y8_N57                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H[9][0]~31                                                                                                 ; LABCELL_X70_Y9_N45                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~10                                                                                                       ; LABCELL_X70_Y8_N24                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~12                                                                                                       ; LABCELL_X70_Y8_N33                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~14                                                                                                       ; LABCELL_X70_Y8_N54                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~16                                                                                                       ; LABCELL_X70_Y8_N39                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~18                                                                                                       ; LABCELL_X64_Y9_N24                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~2                                                                                                        ; LABCELL_X70_Y9_N36                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~20                                                                                                       ; LABCELL_X64_Y9_N6                            ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~22                                                                                                       ; LABCELL_X70_Y9_N12                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~24                                                                                                       ; LABCELL_X70_Y9_N15                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~26                                                                                                       ; LABCELL_X70_Y9_N27                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~28                                                                                                       ; LABCELL_X70_Y9_N42                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~30                                                                                                       ; LABCELL_X70_Y9_N30                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~32                                                                                                       ; LABCELL_X64_Y9_N15                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~34                                                                                                       ; LABCELL_X70_Y9_N24                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~36                                                                                                       ; LABCELL_X71_Y12_N12                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~4                                                                                                        ; LABCELL_X73_Y12_N15                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~6                                                                                                        ; LABCELL_X70_Y8_N42                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68H~8                                                                                                        ; LABCELL_X70_Y9_N51                           ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[0][0]~218                                                                                                ; LABCELL_X67_Y7_N24                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[0][8]~24                                                                                                 ; MLABCELL_X65_Y8_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[10][0]~239                                                                                               ; LABCELL_X70_Y8_N3                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[10][8]~76                                                                                                ; MLABCELL_X65_Y8_N39                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[11][0]~244                                                                                               ; MLABCELL_X65_Y9_N39                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[11][8]~87                                                                                                ; MLABCELL_X65_Y8_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[12][0]~230                                                                                               ; LABCELL_X68_Y7_N9                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[12][8]~53                                                                                                ; MLABCELL_X65_Y8_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[13][0]~235                                                                                               ; LABCELL_X68_Y10_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[13][8]~64                                                                                                ; MLABCELL_X65_Y8_N42                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[14][0]~250                                                                                               ; LABCELL_X68_Y9_N39                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[14][8]~97                                                                                                ; MLABCELL_X65_Y8_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[15][0]~256                                                                                               ; LABCELL_X67_Y8_N45                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[15][8]~107                                                                                               ; MLABCELL_X65_Y8_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[16][0]~212                                                                                               ; MLABCELL_X65_Y11_N12                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[16][8]~14                                                                                                ; MLABCELL_X65_Y8_N24                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[17][0]~215                                                                                               ; LABCELL_X64_Y11_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[17][8]~19                                                                                                ; MLABCELL_X65_Y8_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[1][0]~222                                                                                                ; MLABCELL_X65_Y7_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[1][8]~37                                                                                                 ; MLABCELL_X65_Y8_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[2][0]~237                                                                                                ; LABCELL_X68_Y10_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[2][8]~70                                                                                                 ; MLABCELL_X65_Y8_N48                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[3][0]~241                                                                                                ; LABCELL_X67_Y8_N15                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[3][8]~82                                                                                                 ; LABCELL_X64_Y8_N9                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[4][0]~227                                                                                                ; LABCELL_X70_Y8_N12                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[4][8]~48                                                                                                 ; MLABCELL_X65_Y8_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[5][0]~233                                                                                                ; LABCELL_X70_Y8_N36                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[5][8]~58                                                                                                 ; MLABCELL_X65_Y8_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[6][0]~247                                                                                                ; LABCELL_X70_Y8_N51                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[6][8]~92                                                                                                 ; MLABCELL_X65_Y8_N51                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[7][0]~253                                                                                                ; LABCELL_X68_Y9_N57                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[7][8]~102                                                                                                ; MLABCELL_X65_Y8_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[8][0]~220                                                                                                ; MLABCELL_X65_Y7_N42                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[8][8]~31                                                                                                 ; LABCELL_X64_Y8_N6                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[9][0]~225                                                                                                ; MLABCELL_X65_Y9_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|excUnit:excUnit|regs68L[9][8]~42                                                                                                 ; MLABCELL_X65_Y8_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu[8]~5                                                                                                                         ; LABCELL_X62_Y16_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|ftu~0                                                                                                                            ; LABCELL_X57_Y17_N21                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|iIpl[2]~0                                                                                                                        ; LABCELL_X56_Y18_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|inl~0                                                                                                                            ; LABCELL_X55_Y18_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microAddr[6]~0                                                                                                                   ; LABCELL_X66_Y18_N27                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|microLatch[2]~0                                                                                                                  ; LABCELL_X66_Y17_N15                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.abh2Ath                                                                                                 ; FF_X64_Y14_N5                                ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dbd2Alub                                                                                                ; FF_X57_Y14_N56                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nDecoder3:nDecoder|Nanod.dbl2Atl                                                                                                 ; FF_X61_Y15_N2                                ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[55]                                                                                                                    ; FF_X56_Y14_N47                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[59]~0                                                                                                                  ; MLABCELL_X59_Y17_N27                         ; 73      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoLatch[59]~1                                                                                                                  ; LABCELL_X57_Y18_N12                          ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|pswI[1]~1                                                                                                                        ; LABCELL_X60_Y16_N15                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|pswS~2                                                                                                                           ; LABCELL_X60_Y16_N33                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rAddrErr~1                                                                                                                       ; LABCELL_X57_Y17_N48                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rBerr~0                                                                                                                          ; LABCELL_X55_Y19_N54                          ; 264     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|rFC[1]~1                                                                                                                         ; MLABCELL_X59_Y16_N12                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|always4~0                                                                                                    ; LABCELL_X64_Y18_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|sequencer:sequencer|always4~1                                                                                                    ; LABCELL_X64_Y18_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ctrl[0]~0                                                                                                                   ; LABCELL_X48_Y15_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_data[0]~0                                                                                                                   ; MLABCELL_X47_Y15_N36                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|porta_ddr[0]~0                                                                                                                    ; LABCELL_X48_Y15_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|portb_ctrl[2]~0                                                                                                                   ; LABCELL_X48_Y15_N24                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|portb_data[0]~0                                                                                                                   ; MLABCELL_X47_Y15_N54                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|pia6821:pia6821|portb_ddr[0]~0                                                                                                                    ; MLABCELL_X47_Y15_N21                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|romd1~1                                                                                                                                           ; LABCELL_X55_Y17_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|comb~0                                                                                                                                                                    ; LABCELL_X45_Y21_N12                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|dl_cg_graphics_we                                                                                                                                                         ; LABCELL_X42_Y24_N42                          ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[0]                                                                     ; LABCELL_X42_Y24_N6                           ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[1]                                                                     ; LABCELL_X42_Y24_N51                          ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[0]                                                                     ; LABCELL_X42_Y24_N33                          ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[1]                                                                     ; LABCELL_X42_Y24_N36                          ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|hcnt[0]                                                                                                                                                                   ; FF_X43_Y26_N32                               ; 71      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|hoffset[0]~0                                                                                                                                                              ; LABCELL_X48_Y27_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal29~1                                                                                                                                     ; LABCELL_X35_Y23_N9                           ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal30~1                                                                                                                                     ; LABCELL_X36_Y23_N39                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal31~1                                                                                                                                     ; LABCELL_X37_Y25_N24                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal32~1                                                                                                                                     ; LABCELL_X31_Y28_N51                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal33~1                                                                                                                                     ; LABCELL_X35_Y26_N51                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Equal34~1                                                                                                                                     ; LABCELL_X31_Y28_N27                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux10~0                                                                                                                                       ; MLABCELL_X34_Y22_N30                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux23~0                                                                                                                                       ; MLABCELL_X34_Y22_N27                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux31~0                                                                                                                                       ; LABCELL_X33_Y20_N51                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux3~0                                                                                                                                        ; LABCELL_X33_Y22_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux40~0                                                                                                                                       ; LABCELL_X33_Y20_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux43~0                                                                                                                                       ; LABCELL_X33_Y20_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux57~0                                                                                                                                       ; LABCELL_X36_Y24_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux57~1                                                                                                                                       ; LABCELL_X36_Y24_N42                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mux57~2                                                                                                                                       ; LABCELL_X36_Y24_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|DI_Reg[0]~0                                                                                                                          ; LABCELL_X18_Y20_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ACC[7]~7                                                                                                                      ; MLABCELL_X21_Y21_N27                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|A[11]~9                                                                                                                       ; MLABCELL_X25_Y21_N54                         ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|A[13]                                                                                                                         ; FF_X27_Y21_N49                               ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|A[15]~11                                                                                                                      ; LABCELL_X22_Y17_N30                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Ap[7]~0                                                                                                                       ; LABCELL_X19_Y19_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|BTR_r~0                                                                                                                       ; LABCELL_X22_Y17_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|BTR_r~2                                                                                                                       ; LABCELL_X22_Y17_N0                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|BusA[3]~3                                                                                                                     ; LABCELL_X19_Y21_N57                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|BusA[3]~4                                                                                                                     ; LABCELL_X19_Y21_N24                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|BusB[7]~10                                                                                                                    ; LABCELL_X19_Y20_N30                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|DO[7]~3                                                                                                                       ; LABCELL_X16_Y20_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|F[5]~66                                                                                                                       ; LABCELL_X18_Y19_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[2]~2                                                                                                                       ; LABCELL_X16_Y18_N57                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IR[7]~3                                                                                                                       ; LABCELL_X17_Y18_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|ISet[1]~1                                                                                                                     ; LABCELL_X17_Y17_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IStatus[1]~0                                                                                                                  ; MLABCELL_X15_Y18_N18                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|I[7]~0                                                                                                                        ; MLABCELL_X15_Y18_N15                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|IntCycle~0                                                                                                                    ; LABCELL_X22_Y17_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|PC[15]~17                                                                                                                     ; LABCELL_X22_Y17_N54                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|Pre_XY_F_M[2]~1                                                                                                               ; LABCELL_X22_Y17_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R[6]~2                                                                                                                        ; LABCELL_X29_Y20_N57                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|R~0                                                                                                                           ; LABCELL_X18_Y18_N6                           ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|SP[15]~5                                                                                                                      ; LABCELL_X23_Y21_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|SP[7]~11                                                                                                                      ; LABCELL_X23_Y21_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[0][0]~7                                                                                                    ; LABCELL_X16_Y23_N39                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[1][0]~8                                                                                                    ; LABCELL_X16_Y23_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[2][0]~5                                                                                                    ; LABCELL_X16_Y23_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[3][0]~6                                                                                                    ; LABCELL_X16_Y23_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0]~1                                                                                                    ; LABCELL_X16_Y23_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0]~2                                                                                                    ; LABCELL_X17_Y23_N0                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0]~3                                                                                                    ; LABCELL_X16_Y23_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0]~4                                                                                                    ; LABCELL_X16_Y23_N9                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[0][0]~7                                                                                                    ; LABCELL_X17_Y22_N51                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[1][0]~8                                                                                                    ; LABCELL_X16_Y22_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[2][0]~5                                                                                                    ; LABCELL_X16_Y22_N30                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[3][0]~6                                                                                                    ; LABCELL_X17_Y22_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[4][0]~1                                                                                                    ; LABCELL_X17_Y22_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[5][0]~2                                                                                                    ; LABCELL_X16_Y22_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[6][0]~3                                                                                                    ; LABCELL_X17_Y22_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[7][0]~4                                                                                                    ; LABCELL_X16_Y22_N48                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ[15]~11                                                                                                                     ; LABCELL_X24_Y17_N42                          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ[15]~19                                                                                                                     ; LABCELL_X23_Y17_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ[7]~35                                                                                                                      ; LABCELL_X23_Y17_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|T80s:cpu|T80:u0|WZ~14                                                                                                                         ; LABCELL_X17_Y16_N6                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan1~12                                                                                                               ; MLABCELL_X34_Y25_N6                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan2~12                                                                                                               ; LABCELL_X35_Y25_N42                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan3~12                                                                                                               ; LABCELL_X30_Y22_N18                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|LessThan4~16                                                                                                               ; LABCELL_X27_Y23_N51                          ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|addr[7]~0                                                                                                                  ; LABCELL_X29_Y26_N54                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|env_vol[4]~1                                                                                                               ; LABCELL_X37_Y23_N9                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|noise_gen_cnt[4]~0                                                                                                         ; LABCELL_X33_Y21_N48                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|poly17[0]~0                                                                                                                ; MLABCELL_X28_Y24_N0                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[0][7]~1                                                                                                                ; LABCELL_X33_Y24_N21                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[10][4]~11                                                                                                              ; LABCELL_X33_Y24_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[11][7]~12                                                                                                              ; LABCELL_X30_Y23_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[12][7]~17                                                                                                              ; LABCELL_X30_Y23_N42                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[1][3]~2                                                                                                                ; LABCELL_X30_Y23_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[2][0]~3                                                                                                                ; LABCELL_X33_Y24_N39                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[3][0]~4                                                                                                                ; LABCELL_X33_Y24_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[4][0]~5                                                                                                                ; LABCELL_X30_Y24_N39                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[5][0]~6                                                                                                                ; LABCELL_X33_Y24_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[6][4]~7                                                                                                                ; LABCELL_X29_Y24_N6                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[7][7]~8                                                                                                                ; LABCELL_X33_Y24_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[8][4]~9                                                                                                                ; LABCELL_X33_Y23_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|reg[9][4]~10                                                                                                               ; LABCELL_X33_Y23_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_cnt[3][11]~0                                                                                                      ; LABCELL_X33_Y21_N27                          ; 66      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_op[1]~0                                                                                                           ; LABCELL_X31_Y21_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_op[2]~2                                                                                                           ; LABCELL_X35_Y25_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_1|tone_gen_op[3]~1                                                                                                           ; LABCELL_X31_Y21_N57                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan1~12                                                                                                               ; MLABCELL_X25_Y26_N54                         ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan2~12                                                                                                               ; LABCELL_X23_Y25_N24                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan3~12                                                                                                               ; LABCELL_X24_Y28_N24                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|LessThan4~15                                                                                                               ; LABCELL_X30_Y27_N24                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~1                                                                                                                     ; MLABCELL_X28_Y26_N27                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~10                                                                                                                    ; MLABCELL_X28_Y27_N18                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~11                                                                                                                    ; MLABCELL_X28_Y26_N21                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~12                                                                                                                    ; MLABCELL_X28_Y26_N57                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~13                                                                                                                    ; MLABCELL_X28_Y26_N54                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~14                                                                                                                    ; MLABCELL_X28_Y25_N42                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~15                                                                                                                    ; MLABCELL_X28_Y26_N15                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~16                                                                                                                    ; MLABCELL_X28_Y26_N30                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~17                                                                                                                    ; MLABCELL_X28_Y28_N39                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~2                                                                                                                     ; LABCELL_X29_Y26_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~3                                                                                                                     ; LABCELL_X29_Y26_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~4                                                                                                                     ; LABCELL_X29_Y26_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~5                                                                                                                     ; MLABCELL_X28_Y27_N0                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~6                                                                                                                     ; LABCELL_X33_Y26_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~8                                                                                                                     ; MLABCELL_X28_Y26_N3                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|Mux3~9                                                                                                                     ; MLABCELL_X28_Y26_N9                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|addr[7]~0                                                                                                                  ; MLABCELL_X28_Y25_N21                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|env_vol[4]~1                                                                                                               ; LABCELL_X31_Y26_N57                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_div~0                                                                                                                ; LABCELL_X27_Y22_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|noise_gen_cnt[4]~0                                                                                                         ; LABCELL_X27_Y22_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|poly17[0]~0                                                                                                                ; MLABCELL_X25_Y26_N24                         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_cnt[3][11]~0                                                                                                      ; LABCELL_X29_Y27_N48                          ; 70      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_op[1]~2                                                                                                           ; LABCELL_X24_Y26_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_op[2]~0                                                                                                           ; LABCELL_X22_Y25_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|YM2149:ay_3_8910_2|tone_gen_op[3]~1                                                                                                           ; LABCELL_X24_Y28_N36                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|clr_int                                                                                                                                       ; MLABCELL_X28_Y22_N21                         ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|cpu_ena~0                                                                                                                                     ; LABCELL_X36_Y25_N6                           ; 191     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_C12[6]~0                                                                                                                                  ; MLABCELL_X34_Y24_N36                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|div_D11[3]~0                                                                                                                                  ; LABCELL_X36_Y24_N33                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|iram_0_do[7]~0                                                                                                                                ; LABCELL_X36_Y24_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|output_4[7]~0                                                                                                                                 ; LABCELL_X48_Y27_N12                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|process_0~0                                                                                                                                   ; LABCELL_X36_Y25_N18                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|process_1~0                                                                                                                                   ; MLABCELL_X28_Y22_N27                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|wram_we                                                                                                                                       ; MLABCELL_X28_Y22_N0                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|palette_we                                                                                                                                                                ; LABCELL_X50_Y27_N18                          ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|process_1~2                                                                                                                                                               ; LABCELL_X45_Y26_N24                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_attr[4]~1                                                                                                                                                              ; LABCELL_X51_Y23_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1a_we~0                                                                                                                                                      ; LABCELL_X57_Y21_N21                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram1b_we~0                                                                                                                                                      ; LABCELL_X57_Y21_N6                           ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2_do_r[0]~0                                                                                                                                                  ; MLABCELL_X52_Y22_N9                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2a_we~1                                                                                                                                                      ; LABCELL_X57_Y21_N18                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_buffer_ram2b_we~1                                                                                                                                                      ; LABCELL_X57_Y21_N9                           ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_byte_cnt[1]~1                                                                                                                                                          ; LABCELL_X51_Y23_N15                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_cnt[0]~0                                                                                                                                                               ; MLABCELL_X47_Y23_N54                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_code[0]~0                                                                                                                                                              ; MLABCELL_X47_Y21_N0                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_done                                                                                                                                                                   ; FF_X51_Y23_N44                               ; 36      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_done~0                                                                                                                                                                 ; LABCELL_X51_Y23_N24                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_graphx32_do_r[30]~1                                                                                                                                                    ; MLABCELL_X47_Y21_N15                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_graphx32_do_r[30]~2                                                                                                                                                    ; MLABCELL_X47_Y21_N45                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_input_phase[5]~0                                                                                                                                                       ; MLABCELL_X47_Y23_N24                         ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_line[0]~0                                                                                                                                                              ; LABCELL_X50_Y23_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_ram_cache_we                                                                                                                                                           ; LABCELL_X50_Y27_N54                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_ram_we~0                                                                                                                                                               ; LABCELL_X45_Y25_N0                           ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|top_frame~0                                                                                                                                                               ; LABCELL_X45_Y26_N27                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|vcnt[0]~0                                                                                                                                                                 ; LABCELL_X46_Y26_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|video_ce~0                                                                                                                                                                ; LABCELL_X43_Y22_N18                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|video_vs~4                                                                                                                                                                ; LABCELL_X42_Y26_N6                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|voffset[0]~3                                                                                                                                                              ; LABCELL_X48_Y27_N45                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|voffset[8]~2                                                                                                                                                              ; LABCELL_X48_Y27_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|vshift[7]~1                                                                                                                                                               ; MLABCELL_X47_Y26_N51                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|wram_we                                                                                                                                                                   ; LABCELL_X50_Y27_N27                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_ack_r~0                                                                                                                 ; LABCELL_X48_Y29_N15                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_controler:ctc_controler|int_vector[4]~0                                                                                                             ; LABCELL_X51_Y30_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|control_word[6]~0                                                                                                             ; LABCELL_X51_Y30_N3                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_in[7]~5                                                                                                                 ; MLABCELL_X52_Y30_N0                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|count_max[7]~0                                                                                                                ; LABCELL_X51_Y30_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|prescale_in[5]~5                                                                                                              ; MLABCELL_X52_Y31_N24                         ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|prescale_in[5]~7                                                                                                              ; LABCELL_X51_Y30_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|wait_for_time_constant~0                                                                                                      ; LABCELL_X51_Y30_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|control_word[6]~0                                                                                                             ; LABCELL_X48_Y30_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_in[7]~5                                                                                                                 ; LABCELL_X48_Y30_N36                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|count_max[7]~0                                                                                                                ; LABCELL_X48_Y30_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[0]~1                                                                                                              ; LABCELL_X50_Y31_N33                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|prescale_in[0]~7                                                                                                              ; LABCELL_X48_Y30_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|wait_for_time_constant~0                                                                                                      ; LABCELL_X48_Y30_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|control_word[6]~0                                                                                                             ; LABCELL_X43_Y25_N39                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_in[7]~5                                                                                                                 ; LABCELL_X46_Y25_N39                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|count_max[7]~0                                                                                                                ; LABCELL_X43_Y25_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|prescale_in[7]~5                                                                                                              ; LABCELL_X43_Y25_N3                           ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|prescale_in[7]~7                                                                                                              ; LABCELL_X42_Y25_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|wait_for_time_constant~0                                                                                                      ; LABCELL_X43_Y25_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|control_word[6]~0                                                                                                             ; MLABCELL_X47_Y29_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_in[7]~5                                                                                                                 ; MLABCELL_X47_Y29_N30                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|count_max[7]~0                                                                                                                ; MLABCELL_X47_Y29_N21                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|prescale_in[7]~6                                                                                                              ; MLABCELL_X47_Y29_N39                         ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|prescale_in[7]~8                                                                                                              ; MLABCELL_X47_Y29_N51                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mcr3scroll:mcr3scroll|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|wait_for_time_constant~0                                                                                                      ; MLABCELL_X47_Y29_N6                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                ; FRACTIONALPLL_X89_Y1_N0                      ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 4935    ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 4683    ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset                                                                                                                                                                                           ; FF_X43_Y33_N53                               ; 907     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset_count[14]~0                                                                                                                                                                               ; LABCELL_X43_Y33_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset~2                                                                                                                                                                                         ; LABCELL_X40_Y34_N24                          ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always0~0                                                                                                                                                           ; LABCELL_X43_Y52_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always0~1                                                                                                                                                           ; LABCELL_X43_Y52_N48                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~0                                                                                                                                                           ; LABCELL_X46_Y59_N48                          ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~1                                                                                                                                                           ; MLABCELL_X39_Y54_N57                         ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~2                                                                                                                                                           ; LABCELL_X45_Y54_N42                          ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|hcnt[6]~0                                                                                                                                                           ; LABCELL_X45_Y58_N42                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|hsz[0]~0                                                                                                                                                            ; MLABCELL_X39_Y52_N51                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|next_addr[3]~0                                                                                                                                                      ; LABCELL_X46_Y58_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|next_addr[6]~2                                                                                                                                                      ; LABCELL_X45_Y58_N45                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|ram_addr[6]~0                                                                                                                                                       ; LABCELL_X45_Y62_N24                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|vcnt[0]~0                                                                                                                                                           ; MLABCELL_X39_Y54_N51                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|vsz[0]~0                                                                                                                                                            ; MLABCELL_X39_Y53_N6                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~1                                                                                                                                                                          ; MLABCELL_X52_Y21_N27                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~2                                                                                                                                                                          ; MLABCELL_X52_Y21_N15                         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~4                                                                                                                                                                          ; MLABCELL_X52_Y21_N48                         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder1~1                                                                                                                                                                          ; LABCELL_X53_Y16_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder1~2                                                                                                                                                                          ; LABCELL_X53_Y16_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_A[3]~9                                                                                                                                                                        ; LABCELL_X51_Y18_N27                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en                                                                                                                                                                      ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_1                                                                                                                                                          ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_10                                                                                                                                                         ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_11                                                                                                                                                         ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_12                                                                                                                                                         ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_13                                                                                                                                                         ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_14                                                                                                                                                         ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_15                                                                                                                                                         ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_2                                                                                                                                                          ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_3                                                                                                                                                          ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_4                                                                                                                                                          ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_5                                                                                                                                                          ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_6                                                                                                                                                          ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_7                                                                                                                                                          ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_8                                                                                                                                                          ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|SDRAM_DQ[0]~en_Duplicate_9                                                                                                                                                          ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|addr_last[3][8]~0                                                                                                                                                                   ; LABCELL_X51_Y19_N3                           ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|always1~0                                                                                                                                                                           ; LABCELL_X53_Y16_N30                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|ds[0][0]~1                                                                                                                                                                          ; MLABCELL_X52_Y19_N48                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|ds[1][0]~0                                                                                                                                                                          ; LABCELL_X53_Y19_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|port1_state~0                                                                                                                                                                       ; MLABCELL_X52_Y19_N54                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|port2_state~1                                                                                                                                                                       ; LABCELL_X48_Y16_N57                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|port2_state~2                                                                                                                                                                       ; LABCELL_X48_Y20_N57                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|refresh_cnt[0]~5                                                                                                                                                                    ; LABCELL_X43_Y18_N54                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|refresh_cnt~1                                                                                                                                                                       ; LABCELL_X43_Y18_N42                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|sp_q[15]~0                                                                                                                                                                          ; LABCELL_X46_Y18_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram:sdram|sp_q[31]~1                                                                                                                                                                          ; LABCELL_X46_Y18_N57                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sp_sel                                                                                                                                                                                          ; FF_X50_Y33_N26                               ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|spinner:spinner|spin_count[25]~0                                                                                                                                                                ; LABCELL_X48_Y33_N54                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|steering_control:steering_control|gas_timer[5]~3                                                                                                                                                ; LABCELL_X40_Y30_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|steering_control:steering_control|process_0~1                                                                                                                                                   ; LABCELL_X40_Y32_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|steering_control:steering_control|process_0~3                                                                                                                                                   ; LABCELL_X40_Y30_N18                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|steering_control:steering_control|steering_timer[0]~3                                                                                                                                           ; LABCELL_X40_Y32_N9                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[0]~0                                                                                                                                                                                              ; LABCELL_X22_Y52_N6                           ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~5                                                                                                                                                                        ; LABCELL_X36_Y29_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~0                                                                                                                                                                  ; LABCELL_X36_Y29_N6                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X17_Y1_N54                           ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X36_Y29_N48                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; comb~43        ; VCC            ;
; height~4                                                                                                                                                                                                ; LABCELL_X22_Y53_N54                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~1                                                                                                                                                                                          ; LABCELL_X24_Y44_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; line_cnt~0                                                                                                                                                                                              ; LABCELL_X35_Y52_N51                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X64_Y3_N0                            ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[2]~1                                                                                                                                                                              ; LABCELL_X56_Y3_N51                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[12]~2                                                                                                                                                                             ; LABCELL_X64_Y3_N9                            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X64_Y2_N51                           ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X61_Y3_N27                           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; LABCELL_X37_Y44_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                                 ; LABCELL_X17_Y38_N45                          ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X18_Y38_N54                          ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X19_Y40_N6                           ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X11_Y37_N12                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X11_Y37_N9                           ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; LABCELL_X16_Y38_N48                          ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; LABCELL_X12_Y38_N33                          ; 92      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[0]~2                                                                                                                                                                                  ; LABCELL_X12_Y44_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt~0                                                                                                                                                                                     ; LABCELL_X12_Y44_N42                          ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X9_Y38_N26                                ; 419     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[0]~1                                                                                                                                                                                   ; LABCELL_X12_Y44_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[20]~1                                                                                                                                                                          ; LABCELL_X16_Y38_N51                          ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X13_Y45_N5                                ; 115     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X17_Y42_N51                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X17_Y42_N39                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                 ; LABCELL_X17_Y42_N6                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X17_Y42_N48                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X12_Y44_N57                          ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[16]~20                                                                                                                                                                            ; LABCELL_X13_Y42_N33                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[0]~2                                                                                                                                                                                ; LABCELL_X10_Y37_N45                          ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~5                                                                                                                                                                                    ; LABCELL_X11_Y36_N42                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                   ; LABCELL_X17_Y42_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[20]~5                                                                                                                                                                                ; LABCELL_X12_Y38_N6                           ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; LABCELL_X12_Y49_N54                          ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; LABCELL_X10_Y50_N6                           ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; MLABCELL_X15_Y46_N24                         ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X10_Y45_N12                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X10_Y44_N45                          ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; LABCELL_X7_Y48_N48                           ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                   ; LABCELL_X7_Y48_N9                            ; 81      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~2                                                                                                                                                                                   ; LABCELL_X18_Y46_N24                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt~0                                                                                                                                                                                      ; LABCELL_X18_Y46_N15                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X8_Y44_N14                                ; 409     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[0]~1                                                                                                                                                                                    ; LABCELL_X18_Y46_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[19]~1                                                                                                                                                                           ; LABCELL_X12_Y49_N45                          ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X13_Y45_N53                               ; 94      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; MLABCELL_X15_Y46_N6                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; MLABCELL_X15_Y46_N45                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~4                                                                                                                                                                                  ; MLABCELL_X15_Y46_N21                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; MLABCELL_X15_Y46_N42                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X18_Y46_N48                          ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X33_Y48_N26                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[9]~15                                                                                                                                                                              ; LABCELL_X10_Y46_N36                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[11]~0                                                                                                                                                                                ; LABCELL_X10_Y43_N24                          ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~2                                                                                                                                                                                     ; LABCELL_X10_Y44_N48                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                    ; MLABCELL_X15_Y46_N18                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[4]~3                                                                                                                                                                                  ; LABCELL_X9_Y49_N6                            ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1545    ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~0                                              ; LABCELL_X16_Y9_N18                           ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                             ; MLABCELL_X15_Y6_N3                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~47                                             ; LABCELL_X16_Y6_N39                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X16_Y5_N9                            ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X16_Y6_N9                            ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; MLABCELL_X21_Y6_N21                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X22_Y8_N54                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X22_Y8_N0                            ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X19_Y8_N54                           ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X17_Y4_N18                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X1_Y6_N20                                 ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]~1                        ; LABCELL_X12_Y2_N27                           ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]~2                        ; LABCELL_X12_Y2_N0                            ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X22_Y3_N12                           ; 506     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X1_Y8_N15                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; LABCELL_X9_Y9_N9                             ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; LABCELL_X1_Y8_N33                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X1_Y8_N27                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X10_Y8_N15                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; LABCELL_X1_Y8_N6                             ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; LABCELL_X1_Y8_N54                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; LABCELL_X10_Y8_N18                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X9_Y9_N39                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; LABCELL_X1_Y8_N45                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; LABCELL_X1_Y8_N51                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; LABCELL_X1_Y8_N42                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; LABCELL_X9_Y9_N6                             ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; LABCELL_X1_Y8_N30                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X10_Y8_N12                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; LABCELL_X10_Y8_N21                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; LABCELL_X1_Y8_N24                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X9_Y9_N36                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X19_Y5_N30                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; LABCELL_X18_Y8_N57                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~4                                               ; LABCELL_X17_Y8_N0                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X19_Y5_N15                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X18_Y8_N27                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X18_Y8_N54                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X18_Y6_N48                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X18_Y8_N3                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; MLABCELL_X21_Y8_N45                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1901    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X30_Y60_N57                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X31_Y61_N36                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~29                                                                                                                                                                    ; LABCELL_X18_Y28_N27                          ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~35                                                                                                                                                                    ; LABCELL_X18_Y28_N39                          ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~36                                                                                                                                                                    ; LABCELL_X18_Y28_N45                          ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; MLABCELL_X25_Y14_N3                          ; 43      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; LABCELL_X31_Y16_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X31_Y16_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X17_Y31_N59                               ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; LABCELL_X31_Y60_N51                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X31_Y61_N18                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; LABCELL_X18_Y28_N36                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~1                                                                                                                                                                   ; LABCELL_X22_Y28_N48                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; MLABCELL_X21_Y11_N48                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X27_Y12_N30                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; MLABCELL_X21_Y11_N39                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X23_Y12_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; MLABCELL_X21_Y11_N12                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X27_Y12_N9                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; MLABCELL_X21_Y11_N21                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; LABCELL_X18_Y28_N21                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; LABCELL_X22_Y31_N18                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; LABCELL_X18_Y32_N15                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; LABCELL_X19_Y9_N57                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X18_Y11_N53                               ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X18_Y11_N50                               ; 20      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X18_Y28_N32                               ; 36      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; MLABCELL_X15_Y28_N12                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~2                                                                                                                                                                ; LABCELL_X19_Y28_N3                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X19_Y28_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; LABCELL_X18_Y28_N12                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X29_Y16_N33                          ; 49      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X42_Y41_N41                               ; 239     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X24_Y44_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X27_Y38_N32                               ; 238     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[1]~1                                                                                                                                                                  ; LABCELL_X30_Y43_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[0]~1                                                                                                                                                                   ; LABCELL_X36_Y62_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                     ; FF_X36_Y62_N20                               ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X22_Y52_N35                               ; 53      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X24_Y66_N57                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X24_Y66_N54                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X24_Y66_N51                          ; 48      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; MLABCELL_X28_Y70_N54                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; MLABCELL_X28_Y70_N51                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; MLABCELL_X28_Y70_N45                         ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X35_Y52_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; LABCELL_X45_Y43_N57                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 638     ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[3]~3                                                                                                                                                                                               ; MLABCELL_X39_Y45_N57                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vmin[11]~0                                                                                                                                                                                              ; LABCELL_X22_Y52_N45                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~1                                                                                                                                                                                            ; LABCELL_X24_Y44_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X35_Y41_N38                               ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                            ; LABCELL_X24_Y44_N24                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; LABCELL_X36_Y45_N57                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; width~4                                                                                                                                                                                                 ; LABCELL_X18_Y51_N39                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1224    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 163     ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 131     ; Regional Clock       ; RCLK78           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 4935    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 4683    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; comb~43        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1545    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1901    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 27      ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 638     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; emu:emu|reset                                                                                                                                                             ; 907     ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                           ; 518     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 506     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------------------------------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88     ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                               ; M10K_X26_Y56_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                 ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                               ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X41_Y66_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B           ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                               ; M10K_X26_Y65_N0, M10K_X26_Y63_N0, M10K_X14_Y63_N0, M10K_X14_Y64_N0, M10K_X14_Y65_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                               ; M10K_X38_Y59_N0, M10K_X41_Y59_N0, M10K_X41_Y60_N0, M10K_X38_Y60_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B           ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_tpn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-MCR3Scroll.ram0_ascal_ce844c68.hdl.mif   ; M10K_X26_Y46_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B           ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                               ; M10K_X26_Y49_N0, M10K_X41_Y49_N0, M10K_X41_Y52_N0, M10K_X26_Y55_N0, M10K_X38_Y52_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                               ; M10K_X26_Y51_N0, M10K_X38_Y49_N0, M10K_X41_Y50_N0, M10K_X26_Y53_N0, M10K_X41_Y53_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                               ; M10K_X26_Y50_N0, M10K_X38_Y50_N0, M10K_X41_Y51_N0, M10K_X26_Y52_N0, M10K_X38_Y53_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                               ; M10K_X26_Y48_N0, M10K_X38_Y48_N0, M10K_X38_Y51_N0, M10K_X26_Y54_N0, M10K_X38_Y54_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_igo1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-MCR3Scroll.ram1_ascal_ce844c68.hdl.mif   ; M10K_X26_Y47_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B           ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                               ; M10K_X38_Y56_N0, M10K_X38_Y55_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B           ;
; ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_22i1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; No clocks.   ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1           ; 0          ; None                                               ; M10K_X41_Y56_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                              ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                               ; M10K_X38_Y57_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_2cn1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1000         ; 96           ; 1000         ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 96000  ; 1000                        ; 96                          ; 1000                        ; 96                          ; 96000               ; 10          ; 0          ; None                                               ; M10K_X38_Y72_N0, M10K_X38_Y70_N0, M10K_X38_Y71_N0, M10K_X26_Y68_N0, M10K_X38_Y69_N0, M10K_X26_Y69_N0, M10K_X26_Y72_N0, M10K_X26_Y70_N0, M10K_X26_Y71_N0, M10K_X38_Y68_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 500          ; 24           ; 500          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 12000  ; 500                         ; 24                          ; 500                         ; 24                          ; 12000               ; 2           ; 0          ; None                                               ; M10K_X14_Y70_N0, M10K_X14_Y69_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 500          ; 24           ; 500          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 12000  ; 500                         ; 24                          ; 500                         ; 24                          ; 12000               ; 2           ; 0          ; None                                               ; M10K_X14_Y71_N0, M10K_X14_Y72_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|dpram:sndrom|altsyncram:ram_rtl_0|altsyncram_eti1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                               ; M10K_X38_Y18_N0, M10K_X38_Y17_N0, M10K_X26_Y20_N0, M10K_X26_Y19_N0, M10K_X41_Y20_N0, M10K_X41_Y22_N0, M10K_X41_Y18_N0, M10K_X41_Y19_N0, M10K_X26_Y18_N0, M10K_X26_Y17_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X38_Y21_N0, M10K_X38_Y22_N0, M10K_X26_Y21_N0, M10K_X26_Y23_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_i4e1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; Single Clock ; 336          ; 68           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 22848  ; 336                         ; 66                          ; --                          ; --                          ; 22176               ; 4           ; 0          ; db/Arcade-MCR3Scroll.ram0_nanoRom_eb8e7439.hdl.mif ; M10K_X58_Y15_N0, M10K_X58_Y16_N0, M10K_X58_Y14_N0, M10K_X58_Y17_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|fx68k:fx68k_inst|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_4od1:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; Single Clock ; 1024         ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 17408  ; 1024                        ; 17                          ; --                          ; --                          ; 17408               ; 2           ; 0          ; db/Arcade-MCR3Scroll.ram0_uRom_41e27d.hdl.mif      ; M10K_X69_Y19_N0, M10K_X69_Y18_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:l_wram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; None                                               ; M10K_X49_Y13_N0, M10K_X58_Y13_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|cheap_squeak_deluxe:csd|gen_ram:u_wram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; None                                               ; M10K_X49_Y15_N0, M10K_X49_Y14_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_1|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                               ; M10K_X58_Y29_N0, M10K_X58_Y27_N0, M10K_X38_Y31_N0, M10K_X38_Y25_N0, M10K_X58_Y25_N0, M10K_X58_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y23_N0, M10K_X49_Y30_N0, M10K_X49_Y21_N0, M10K_X38_Y29_N0, M10K_X41_Y21_N0, M10K_X38_Y32_N0, M10K_X41_Y32_N0, M10K_X49_Y31_N0, M10K_X41_Y25_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:bg_graphics_2|altsyncram:ram_rtl_0|altsyncram_cgj1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                               ; M10K_X58_Y24_N0, M10K_X49_Y17_N0, M10K_X38_Y24_N0, M10K_X41_Y24_N0, M10K_X58_Y26_N0, M10K_X49_Y20_N0, M10K_X38_Y30_N0, M10K_X49_Y22_N0, M10K_X41_Y29_N0, M10K_X49_Y18_N0, M10K_X41_Y30_N0, M10K_X49_Y19_N0, M10K_X49_Y32_N0, M10K_X41_Y17_N0, M10K_X41_Y31_N0, M10K_X41_Y23_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:ch_graphics|altsyncram:ram_rtl_0|altsyncram_2dj1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                               ; M10K_X41_Y28_N0, M10K_X41_Y26_N0, M10K_X38_Y28_N0, M10K_X38_Y26_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:palette|altsyncram:ram_rtl_0|altsyncram_qgi1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 9            ; 64           ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 576    ; 64                          ; 9                           ; 64                          ; 9                           ; 576                 ; 1           ; 0          ; None                                               ; M10K_X49_Y25_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                 ;
; emu:emu|mcr3scroll:mcr3scroll|dpram:wram|altsyncram:ram_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                               ; M10K_X49_Y28_N0, M10K_X49_Y29_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                               ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:char_ram|altsyncram:ram_rtl_0|altsyncram_2na1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                                               ; M10K_X49_Y26_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprite_ram|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096   ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X49_Y23_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprites_ram_cache|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096   ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X49_Y24_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 6            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1536   ; 256                         ; 6                           ; --                          ; --                          ; 1536                ; 1           ; 0          ; None                                               ; M10K_X58_Y20_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Clock 1 ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf1b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 6            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1536   ; 256                         ; 6                           ; --                          ; --                          ; 1536                ; 1           ; 0          ; None                                               ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Clock 1 ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2a|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 6            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1536   ; 256                         ; 6                           ; --                          ; --                          ; 1536                ; 1           ; 0          ; None                                               ; M10K_X58_Y22_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Clock 1 ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:sprlinebuf2b|altsyncram:ram_rtl_0|altsyncram_dka1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 6            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1536   ; 256                         ; 6                           ; --                          ; --                          ; 1536                ; 1           ; 0          ; None                                               ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Clock 1 ;
; emu:emu|mcr3scroll:mcr3scroll|gen_ram:video_ram|altsyncram:ram_rtl_0|altsyncram_ana1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; None                                               ; M10K_X49_Y27_N0, M10K_X41_Y27_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|gen_ram:wram|altsyncram:ram_rtl_0|altsyncram_2na1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Single Port      ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                                               ; M10K_X26_Y22_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 25           ; 3            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 75     ; 3                           ; 25                          ; 3                           ; 25                          ; 75                  ; 1           ; 0          ; None                                               ; M10K_X26_Y32_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                 ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                               ; M10K_X14_Y42_N0, M10K_X14_Y41_N0, M10K_X14_Y43_N0, M10K_X14_Y44_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0          ; None                                               ; M10K_X38_Y46_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                 ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                               ; M10K_X14_Y46_N0, M10K_X14_Y49_N0, M10K_X14_Y47_N0, M10K_X14_Y48_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                               ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                               ; M10K_X26_Y43_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Fitter DSP Block Usage Summary                          ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 7           ;
; Independent 18x18 plus 36                 ; 1           ;
; Sum of two 18x18                          ; 24          ;
; Independent 27x27                         ; 7           ;
; Total number of DSP blocks                ; 39          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 4           ;
; Fixed Point Unsigned Multiplier           ; 31          ;
; Fixed Point Mixed Sign Multiplier         ; 28          ;
; Fixed Point Dedicated Pre-Adder           ; 2           ;
; Fixed Point Dedicated Coefficient Storage ; 2           ;
+-------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                          ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                          ; Sum of two 18x18          ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                          ; Sum of two 18x18          ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                         ; Two Independent 18x18     ; DSP_X32_Y55_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                          ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                          ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                          ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|spinner:spinner|Mult0~8                                              ; Two Independent 18x18     ; DSP_X54_Y33_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                         ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                         ; Sum of two 18x18          ; DSP_X20_Y39_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                         ; Sum of two 18x18          ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                         ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                         ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                         ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                         ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                         ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                         ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                         ; Two Independent 18x18     ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult1~8                                                                      ; Two Independent 18x18     ; DSP_X20_Y59_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~8                                                                      ; Two Independent 18x18     ; DSP_X20_Y57_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                         ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                         ; Sum of two 18x18          ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                         ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                         ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                         ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                         ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                         ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                         ; Sum of two 18x18          ; DSP_X20_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                         ; Sum of two 18x18          ; DSP_X20_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                   ; Independent 18x18 plus 36 ; DSP_X32_Y39_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                          ; Independent 27x27         ; DSP_X32_Y41_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~152 ; Independent 27x27         ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~493 ; Independent 27x27         ; DSP_X32_Y37_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~152 ; Independent 27x27         ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~493 ; Independent 27x27         ; DSP_X20_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mult0~8            ; Two Independent 18x18     ; DSP_X32_Y22_N0 ; Unsigned            ; --                     ; no                     ; no                     ; --                     ; --                     ; --                     ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; emu:emu|mcr3scroll:mcr3scroll|mcr_sound_board:sound_board|Mult1~8            ; Two Independent 18x18     ; DSP_X32_Y20_N0 ; Unsigned            ; --                     ; no                     ; no                     ; --                     ; --                     ; --                     ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8   ; Independent 27x27         ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349 ; Independent 27x27         ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 50,729 / 289,320 ( 18 % ) ;
; C12 interconnects                           ; 668 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 13,936 / 119,108 ( 12 % ) ;
; C4 interconnects                            ; 7,556 / 56,300 ( 13 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 6,012 / 289,320 ( 2 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 283 / 852 ( 33 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 10,961 / 84,580 ( 13 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 688 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 1,184 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 18,962 / 130,992 ( 14 % ) ;
; R6 interconnects                            ; 27,633 / 266,960 ( 10 % ) ;
; Spine clocks                                ; 55 / 360 ( 15 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 65           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 80           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 124          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                 ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 787.6             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 583.5             ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                               ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 312.2             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 165.6             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 98.6              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 94.1              ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                              ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 74.1              ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 67.5              ;
; FPGA_CLK1_50                                                                                                                                    ; FPGA_CLK1_50                                                                      ; 61.8              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 28.3              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                        ;
+-----------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Register                                           ; Destination Register                                 ; Delay Added in ns ;
+-----------------------------------------------------------+------------------------------------------------------+-------------------+
; cfg_dis                                                   ; pll_hdmi_adj:pll_hdmi_adj|i_de2                      ; 3.222             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[1]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[3]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[0]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[0]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; ascal:ascal|i_vss                                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; hdmi_config:hdmi_config|done                              ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss2                          ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.124             ;
; emu:emu|port2_req                                         ; emu:emu|sdram:sdram|addr_latch[1][16]                ; 1.803             ;
; LFB_EN                                                    ; state[0]                                             ; 1.708             ;
; arc2y[10]                                                 ; WideNor5~6_OTERM330                                  ; 1.660             ;
; arc1x[4]                                                  ; WideNor4~1_OTERM326                                  ; 1.657             ;
; arc2x[4]                                                  ; WideNor4~1_OTERM326                                  ; 1.656             ;
; arc1x[5]                                                  ; WideNor4~4_OTERM318                                  ; 1.646             ;
; arc2x[5]                                                  ; WideNor4~4_OTERM318                                  ; 1.645             ;
; arc2y[8]                                                  ; WideNor5~5_OTERM334                                  ; 1.630             ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]                      ; emu:emu|sdram:sdram|addr_latch[1][16]                ; 1.597             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[8]   ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]  ; 1.591             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[12]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12] ; 1.589             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[13]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13] ; 1.589             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[14]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.589             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[10]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[10] ; 1.589             ;
; arc1y[10]                                                 ; WideNor5~6_OTERM330                                  ; 1.580             ;
; arc1y[8]                                                  ; WideNor5~5_OTERM334                                  ; 1.573             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[24]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]  ; 1.555             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[25]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]  ; 1.555             ;
; arc1y[7]                                                  ; WideNor5~6_OTERM330                                  ; 1.529             ;
; arc1x[3]                                                  ; WideNor4~1_OTERM326                                  ; 1.527             ;
; arc2x[3]                                                  ; WideNor4~1_OTERM326                                  ; 1.526             ;
; osd:vga_osd|infoh[8]                                      ; osd:vga_osd|osd_hcnt2[8]                             ; 1.525             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[11]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[11] ; 1.454             ;
; emu:emu|screen_rotate:screen_rotate|bwidth[4]             ; FB_STRIDE[6]                                         ; 1.445             ;
; arc1x[9]                                                  ; arx[9]                                               ; 1.430             ;
; osd:vga_osd|info                                          ; osd:vga_osd|osd_hcnt2[20]                            ; 1.424             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[27]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[11] ; 1.418             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[10] ; 1.418             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[29]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13] ; 1.418             ;
; arc1x[7]                                                  ; arx[7]                                               ; 1.416             ;
; arc1x[10]                                                 ; arx[10]                                              ; 1.415             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[28]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12] ; 1.415             ;
; arc2x[7]                                                  ; arx[7]                                               ; 1.415             ;
; arc2x[10]                                                 ; arx[10]                                              ; 1.414             ;
; vs_line[11]                                               ; sync_line[11]                                        ; 1.392             ;
; vs_line[5]                                                ; sync_line[7]                                         ; 1.392             ;
; vs_line[4]                                                ; sync_line[7]                                         ; 1.391             ;
; vs_line[0]                                                ; sync_line[0]                                         ; 1.391             ;
; vs_line[6]                                                ; sync_line[7]                                         ; 1.390             ;
; vs_line[2]                                                ; sync_line[3]                                         ; 1.390             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_addr[7]                  ; emu:emu|sdram:sdram|addr_last2~25                    ; 1.386             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_htime[14] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_htime[30] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[14]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[30]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; emu:emu|hps_io:hps_io|byte_cnt[1]                         ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; emu:emu|hps_io:hps_io|byte_cnt[0]                         ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.378             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[5]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[3]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[4]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[9]                       ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[10]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[12]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[11]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[10]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[7]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[6]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[13]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; ascal:ascal|i_pce                                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.368             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]   ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]  ; 1.356             ;
; pll_hdmi_adj:pll_hdmi_adj|i_de2                           ; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                  ; 1.330             ;
; ascal:ascal|i_pde                                         ; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                  ; 1.330             ;
; emu:emu|sdram:sdram|sp_q[24]                              ; emu:emu|mcr3scroll:mcr3scroll|sp_graphx32_do_r[24]   ; 1.309             ;
; emu:emu|sdram:sdram|port2_state                           ; emu:emu|sdram:sdram|addr_latch[1][16]                ; 1.304             ;
; emu:emu|hps_io:hps_io|ioctl_addr[15]                      ; emu:emu|sdram:sdram|addr_latch[1][16]                ; 1.304             ;
; arc2x[11]                                                 ; arx[11]                                              ; 1.302             ;
; emu:emu|sdram:sdram|sp_q[8]                               ; emu:emu|mcr3scroll:mcr3scroll|sp_graphx32_do_r[8]    ; 1.299             ;
; emu:emu|mcr3scroll:mcr3scroll|sp_addr[3]                  ; emu:emu|sdram:sdram|addr_last2~21                    ; 1.297             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_htime[6]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_htime[22] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[6]   ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[22]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[6]   ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[6]   ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|hps_io:hps_io|byte_cnt[2]                         ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]  ; 1.290             ;
; emu:emu|sdram:sdram|sp_q[21]                              ; emu:emu|mcr3scroll:mcr3scroll|sp_graphx32_do_r[21]   ; 1.237             ;
; arc1x[1]                                                  ; arx[1]                                               ; 1.236             ;
; emu:emu|always4~0_OTERM61                                 ; emu:emu|sdram:sdram|addr_last2~24                    ; 1.219             ;
; osd:vga_osd|h_osd_start[1]                                ; osd:vga_osd|osd_hcnt2[20]                            ; 1.206             ;
+-----------------------------------------------------------+------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Arcade-MCR3Scroll"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 8 clocks (7 global, 1 regional)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 27 fanout uses global clock CLKCTRL_G11
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 853 fanout uses global clock CLKCTRL_G9
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R78
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2809 fanout uses global clock CLKCTRL_G6
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1561 fanout uses global clock CLKCTRL_G1
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 4942 fanout uses global clock CLKCTRL_G4
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 4602 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1216 fanout uses global clock CLKCTRL_G3
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 155 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/FX68K/fx68k.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    3.125 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   25.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   12.500 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 76 registers into blocks of type Block RAM
    Extra Info (176218): Packed 860 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 79 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 292 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:04:33
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type DSP block
    Extra Info (176220): Created 24 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:07:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:10:26
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:03:32
Info (11888): Total time spent on timing analysis during the Fitter is 160.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:55
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 98
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 97
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 137
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/sys/sys_top.v Line: 97
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/output_files/Arcade-MCR3Scroll.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 7797 megabytes
    Info: Processing ended: Fri Dec 24 13:31:55 2021
    Info: Elapsed time: 00:54:18
    Info: Total CPU time (on all processors): 00:29:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Arcade-MCR3Scroll_MiSTer-master/output_files/Arcade-MCR3Scroll.fit.smsg.


