{"sha": "113c53c3b8c54baa928aaba237aded0c47097334", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTEzYzUzYzNiOGM1NGJhYTkyOGFhYmEyMzdhZGVkMGM0NzA5NzMzNA==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2017-11-06T19:26:27Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2017-11-06T19:26:27Z"}, "message": "[Arm] Cleanup IT attributes\n\nA recent change to remove the movdi_vfp_cortexa8 meant that ldrd was used in\nITs block even when arm_restrict_it was enabled.  Rather than just fixing this\nlatent issue, change the default of predicable_short_it to \"no\" so that only\n16-bit instructions need to be marked with it.  As a result there are far fewer\npatterns that need the attribute, and omitting predicable_short_it is no longer\ncausing issues.\n\n\t* config/arm/arm.md (predicable_short_it): Change default to \"no\",\n\timprove documentation, remove uses that are identical to the default.\n\t(enabled_for_depr_it): Rename to enabled_for_short_it.\n\t* gcc/config/arm/arm-fixed.md (predicable_short_it): Remove default uses.\n\t* gcc/config/arm/ldmstm.md (predicable_short_it): Likewise.\n\t* gcc/config/arm/sync.md (predicable_short_it): Likewise.\n\t* gcc/config/arm/thumb2.md (predicable_short_it): Likewise.\n\t* gcc/config/arm/vfp.md (predicable_short_it): Likewise.\n\nFrom-SVN: r254463", "tree": {"sha": "2b67487a2e25d8d650c309a1f1bca381d6e40560", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2b67487a2e25d8d650c309a1f1bca381d6e40560"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/113c53c3b8c54baa928aaba237aded0c47097334", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/113c53c3b8c54baa928aaba237aded0c47097334", "html_url": "https://github.com/Rust-GCC/gccrs/commit/113c53c3b8c54baa928aaba237aded0c47097334", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/113c53c3b8c54baa928aaba237aded0c47097334/comments", "author": null, "committer": null, "parents": [{"sha": "aeed6d61ef523e1a651ac146c020e499631e4ed2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aeed6d61ef523e1a651ac146c020e499631e4ed2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aeed6d61ef523e1a651ac146c020e499631e4ed2"}], "stats": {"total": 367, "additions": 107, "deletions": 260}, "files": [{"sha": "d9a3a67c4809b17ccc98b0a09ab7cf2808d3725a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -1,3 +1,14 @@\n+2017-11-06  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/arm/arm.md (predicable_short_it): Change default to \"no\",\n+\timprove documentation, remove uses that are identical to the default.\n+\t(enabled_for_depr_it): Rename to enabled_for_short_it.\n+\t* gcc/config/arm/arm-fixed.md (predicable_short_it): Remove default uses.\n+\t* gcc/config/arm/ldmstm.md (predicable_short_it): Likewise.\n+\t* gcc/config/arm/sync.md (predicable_short_it): Likewise.\n+\t* gcc/config/arm/thumb2.md (predicable_short_it): Likewise.\n+\t* gcc/config/arm/vfp.md (predicable_short_it): Likewise.\n+\n 2017-11-06  Michael Meissner  <meissner@linux.vnet.ibm.com>\n \n \tPR target/82748"}, {"sha": "6730a2bbad6b107c669cb003cfdb651243740553", "filename": "gcc/config/arm/arm-fixed.md", "status": "modified", "additions": 0, "deletions": 8, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Farm-fixed.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Farm-fixed.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-fixed.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -35,7 +35,6 @@\n   \"TARGET_INT_SIMD\"\n   \"sadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n (define_insn \"usadd<mode>3\"\n@@ -45,7 +44,6 @@\n   \"TARGET_INT_SIMD\"\n   \"uqadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n (define_insn \"ssadd<mode>3\"\n@@ -55,7 +53,6 @@\n   \"TARGET_INT_SIMD\"\n   \"qadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n (define_insn \"sub<mode>3\"\n@@ -75,7 +72,6 @@\n   \"TARGET_INT_SIMD\"\n   \"ssub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n (define_insn \"ussub<mode>3\"\n@@ -86,7 +82,6 @@\n   \"TARGET_INT_SIMD\"\n   \"uqsub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n (define_insn \"sssub<mode>3\"\n@@ -96,7 +91,6 @@\n   \"TARGET_INT_SIMD\"\n   \"qsub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_dsp_reg\")])\n \n ;; Fractional multiplies.\n@@ -414,7 +408,6 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"ssat%?\\\\t%0, #16, %2%S1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"type\" \"alu_shift_imm\")])\n \n@@ -424,6 +417,5 @@\n   \"TARGET_INT_SIMD\"\n   \"usat%?\\\\t%0, #16, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_imm\")]\n )"}, {"sha": "fd3aebd428a4653add534c706859f566e814ff55", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 51, "deletions": 109, "changes": 160, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -81,14 +81,17 @@\n   (const (if_then_else (symbol_ref \"TARGET_THUMB1\")\n \t\t       (const_string \"yes\") (const_string \"no\"))))\n \n-; We use this attribute to disable alternatives that can produce 32-bit\n-; instructions inside an IT-block in Thumb2 state.  ARMv8 deprecates IT blocks\n-; that contain 32-bit instructions.\n-(define_attr \"enabled_for_depr_it\" \"no,yes\" (const_string \"yes\"))\n-\n-; This attribute is used to disable a predicated alternative when we have\n-; arm_restrict_it.\n-(define_attr \"predicable_short_it\" \"no,yes\" (const_string \"yes\"))\n+; Mark an instruction as suitable for \"short IT\" blocks in Thumb-2.\n+; The arm_restrict_it flag enables the \"short IT\" feature which\n+; restricts IT blocks to a single 16-bit instruction.\n+; This attribute should only be used on 16-bit Thumb-2 instructions\n+; which may be predicated (the \"predicable\" attribute must be set).\n+(define_attr \"predicable_short_it\" \"no,yes\" (const_string \"no\"))\n+\n+; Mark an instruction as suitable for \"short IT\" blocks in Thumb-2.\n+; This attribute should only be used on instructions which may emit\n+; an IT block in their expansion which is not a short IT.\n+(define_attr \"enabled_for_short_it\" \"no,yes\" (const_string \"yes\"))\n \n ;; Operand number of an input operand that is shifted.  Zero if the\n ;; given instruction does not shift one of its input operands.\n@@ -229,7 +232,7 @@\n \t            (match_test \"arm_restrict_it\")))\n \t  (const_string \"no\")\n \n-\t  (and (eq_attr \"enabled_for_depr_it\" \"no\")\n+\t  (and (eq_attr \"enabled_for_short_it\" \"no\")\n \t       (match_test \"arm_restrict_it\"))\n \t  (const_string \"no\")\n \n@@ -1036,7 +1039,6 @@\n   \"adc%?\\\\t%0, %1, %3%S2\"\n   [(set_attr \"conds\" \"use\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set (attr \"type\") (if_then_else (match_operand 4 \"const_int_operand\" \"\")\n \t\t      (const_string \"alu_shift_imm\")\n \t\t      (const_string \"alu_shift_reg\")))]\n@@ -1136,7 +1138,6 @@\n   [(set_attr \"conds\" \"use\")\n    (set_attr \"arch\" \"*,a,t2\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"adc_reg,adc_imm,alu_shift_imm\")]\n )\n \n@@ -1666,8 +1667,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"mla%?\\\\t%0, %2, %1, %3\"\n   [(set_attr \"type\" \"mla\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*mulsi3addsi_compare0\"\n@@ -1743,8 +1743,7 @@\n   \"TARGET_32BIT && arm_arch_thumb2\"\n   \"mls%?\\\\t%0, %2, %1, %3\"\n   [(set_attr \"type\" \"mla\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"maddsidi4\"\n@@ -1780,8 +1779,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"smlal%?\\\\t%Q0, %R0, %3, %2\"\n   [(set_attr \"type\" \"smlal\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n ;; 32x32->64 widening multiply.\n@@ -1818,8 +1816,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"smull%?\\\\t%Q0, %R0, %1, %2\"\n   [(set_attr \"type\" \"smull\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"umulsidi3\"\n@@ -1850,8 +1847,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"umull%?\\\\t%Q0, %R0, %1, %2\"\n   [(set_attr \"type\" \"umull\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"umaddsidi4\"\n@@ -1887,8 +1883,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"umlal%?\\\\t%Q0, %R0, %3, %2\"\n   [(set_attr \"type\" \"umlal\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"smulsi3_highpart\"\n@@ -1932,8 +1927,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"smull%?\\\\t%3, %0, %2, %1\"\n   [(set_attr \"type\" \"smull\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"umulsi3_highpart\"\n@@ -1977,8 +1971,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"umull%?\\\\t%3, %0, %2, %1\"\n   [(set_attr \"type\" \"umull\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"mulhisi3\"\n@@ -2003,8 +1996,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smultb%?\\\\t%0, %1, %2\"\n   [(set_attr \"type\" \"smulxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*mulhisi3bt\"\n@@ -2017,8 +2009,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smulbt%?\\\\t%0, %1, %2\"\n   [(set_attr \"type\" \"smulxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*mulhisi3tt\"\n@@ -2032,8 +2023,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smultt%?\\\\t%0, %1, %2\"\n   [(set_attr \"type\" \"smulxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"maddhisi4\"\n@@ -2046,8 +2036,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlabb%?\\\\t%0, %1, %2, %3\"\n   [(set_attr \"type\" \"smlaxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n ;; Note: there is no maddhisi4ibt because this one is canonical form\n@@ -2062,8 +2051,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlatb%?\\\\t%0, %1, %2, %3\"\n   [(set_attr \"type\" \"smlaxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*maddhisi4tt\"\n@@ -2078,8 +2066,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlatt%?\\\\t%0, %1, %2, %3\"\n   [(set_attr \"type\" \"smlaxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"maddhidi4\"\n@@ -2093,8 +2080,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlalbb%?\\\\t%Q0, %R0, %1, %2\"\n   [(set_attr \"type\" \"smlalxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n ;; Note: there is no maddhidi4ibt because this one is canonical form\n (define_insn \"*maddhidi4tb\"\n@@ -2110,8 +2096,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlaltb%?\\\\t%Q0, %R0, %1, %2\"\n   [(set_attr \"type\" \"smlalxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*maddhidi4tt\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n@@ -2128,8 +2113,7 @@\n   \"TARGET_DSP_MULTIPLY\"\n   \"smlaltt%?\\\\t%Q0, %R0, %1, %2\"\n   [(set_attr \"type\" \"smlalxy\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_expand \"mulsf3\"\n   [(set (match_operand:SF          0 \"s_register_operand\" \"\")\n@@ -2518,7 +2502,6 @@\n   \"\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logics_imm\")]\n )\n \n@@ -2918,7 +2901,6 @@\n   \"bfc%?\\t%0, %2, %1\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"bfm\")]\n )\n \n@@ -2931,7 +2913,6 @@\n   \"bfi%?\\t%0, %3, %2, %1\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"bfm\")]\n )\n \n@@ -2986,7 +2967,6 @@\n   }\"\n   [(set_attr \"length\" \"4,8\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -3008,7 +2988,6 @@\n   }\"\n   [(set_attr \"length\" \"8\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -3033,7 +3012,6 @@\n   }\"\n   [(set_attr \"length\" \"8\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -3044,7 +3022,6 @@\n   \"TARGET_32BIT\"\n   \"bic%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_reg\")]\n )\n \n@@ -3078,7 +3055,6 @@\n   \"TARGET_ARM || (TARGET_THUMB2 && CONST_INT_P (operands[2]))\"\n   \"bics%?\\\\t%4, %3, %1%S0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"conds\" \"set\")\n    (set_attr \"shift\" \"1\")\n    (set (attr \"type\") (if_then_else (match_operand 2 \"const_int_operand\" \"\")\n@@ -3104,7 +3080,6 @@\n   \"TARGET_ARM || (TARGET_THUMB2 && CONST_INT_P (operands[2]))\"\n   \"bics%?\\\\t%4, %3, %1%S0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"conds\" \"set\")\n    (set_attr \"shift\" \"1\")\n    (set (attr \"type\") (if_then_else (match_operand 2 \"const_int_operand\" \"\")\n@@ -3219,7 +3194,6 @@\n    #\"\n   [(set_attr \"length\" \"4,8\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_reg,multiple\")]\n )\n \n@@ -3419,7 +3393,6 @@\n    #\"\n   [(set_attr \"length\" \"4,8\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_reg\")]\n )\n \n@@ -3563,7 +3536,6 @@\n   [(set_attr \"length\" \"8\")\n    (set_attr \"ce_count\" \"2\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -3701,7 +3673,6 @@\n   \"TARGET_32BIT\"\n   \"bic%?\\\\t%0, %1, %1, asr #31\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_shift_reg\")]\n )\n \n@@ -3712,7 +3683,6 @@\n   \"TARGET_32BIT\"\n   \"orr%?\\\\t%0, %1, %1, asr #31\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_shift_reg\")]\n )\n \n@@ -3763,7 +3733,6 @@\n   \"TARGET_32BIT\"\n   \"and%?\\\\t%0, %1, %1, asr #31\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_shift_reg\")]\n )\n \n@@ -4000,7 +3969,6 @@\n     return \"usat%?\\t%0, %1, %3\";\n }\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alus_imm\")]\n )\n \n@@ -4027,7 +3995,6 @@\n     return \"usat%?\\t%0, %1, %4%S3\";\n }\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"3\")\n    (set_attr \"type\" \"logic_shift_reg\")])\n \f\n@@ -4278,7 +4245,6 @@\n   \"TARGET_32BIT\"\n   \"mvn%?\\\\t%0, %1%S3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"arch\" \"32,a\")\n    (set_attr \"type\" \"mvn_shift,mvn_shift_reg\")])\n@@ -4554,7 +4520,6 @@\n   \"sbfx%?\\t%0, %1, %3, %2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"bfm\")]\n )\n \n@@ -4569,7 +4534,6 @@\n   \"ubfx%?\\t%0, %1, %3, %2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"bfm\")]\n )\n \n@@ -4585,7 +4549,6 @@\n    sdiv\\t%0, %1, %2\"\n   [(set_attr \"arch\" \"32,v8mb\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"sdiv\")]\n )\n \n@@ -4599,7 +4562,6 @@\n    udiv\\t%0, %1, %2\"\n   [(set_attr \"arch\" \"32,v8mb\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"udiv\")]\n )\n \n@@ -5377,8 +5339,7 @@\n   \"TARGET_INT_SIMD\"\n   \"uxtah%?\\\\t%0, %2, %1\"\n   [(set_attr \"type\" \"alu_shift_reg\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"zero_extendqisi2\"\n@@ -5448,7 +5409,6 @@\n   \"TARGET_INT_SIMD\"\n   \"uxtab%?\\\\t%0, %2, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"alu_shift_reg\")]\n )\n \n@@ -5501,7 +5461,6 @@\n   \"tst%?\\\\t%0, #255\"\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_imm\")]\n )\n \n@@ -5611,8 +5570,7 @@\n    sxth%?\\\\t%0, %1\n    ldrsh%?\\\\t%0, %1\"\n   [(set_attr \"type\" \"extend,load_byte\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_insn \"*arm_extendhisi2addsi\"\n@@ -5716,8 +5674,7 @@\n   \"TARGET_INT_SIMD\"\n   \"sxtab%?\\\\t%0, %2, %1\"\n   [(set_attr \"type\" \"alu_shift_reg\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"extendsfdf2\"\n@@ -6084,7 +6041,6 @@\n    movt\\t%0, #:upper16:%c2\"\n   [(set_attr \"arch\"  \"32,v8mb\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"type\" \"alu_sreg\")]\n )\n@@ -6964,8 +6920,7 @@\n   [(set_attr \"conds\" \"unconditional\")\n    (set_attr \"type\" \"load_4,store_4,mov_reg,multiple\")\n    (set_attr \"length\" \"4,4,4,8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")]\n+   (set_attr \"predicable\" \"yes\")]\n )\n \n (define_expand \"movsf\"\n@@ -7018,7 +6973,6 @@\n    ldr%?\\\\t%0, %1\\\\t%@ float\n    str%?\\\\t%1, %0\\\\t%@ float\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"mov_reg,load_4,store_4\")\n    (set_attr \"arm_pool_range\" \"*,4096,*\")\n    (set_attr \"thumb2_pool_range\" \"*,4094,*\")\n@@ -7436,7 +7390,7 @@\n     operands[1] = gen_lowpart (SImode, operands[1]);\n   }\n   [(set_attr \"conds\" \"set\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no,*\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no,*\")\n    (set_attr \"arch\" \"t2,t2,t2,a\")\n    (set_attr \"length\" \"6,6,10,8\")\n    (set_attr \"type\" \"multiple\")]\n@@ -8823,7 +8777,6 @@\n   \"TARGET_32BIT\"\n   \"<arith_shift_insn>%?\\\\t%0, %1, %2, lsl %b3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"2\")\n    (set_attr \"arch\" \"a,t2\")\n    (set_attr \"type\" \"alu_shift_imm\")])\n@@ -8838,7 +8791,6 @@\n   \"TARGET_32BIT && GET_CODE (operands[2]) != MULT\"\n   \"<arith_shift_insn>%?\\\\t%0, %1, %3%S2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"3\")\n    (set_attr \"arch\" \"a,t2,a\")\n    (set_attr \"type\" \"alu_shift_imm,alu_shift_imm,alu_shift_reg\")])\n@@ -9345,7 +9297,7 @@\n   }\"\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"arch\" \"t2,t2,t2,t2,t2,any,any,any,any\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no,no,no,no,no,no,no,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no,no,no,no,no,no,no,no\")\n    (set_attr \"type\" \"multiple\")\n    (set_attr_alternative \"length\"\n       [(const_int 6)\n@@ -9429,7 +9381,7 @@\n   }\"\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"arch\" \"t2,t2,t2,t2,t2,any,any,any,any\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no,no,no,no,no,no,no,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no,no,no,no,no,no,no,no\")\n    (set_attr_alternative \"length\"\n       [(const_int 6)\n        (const_int 8)\n@@ -9512,7 +9464,7 @@\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"predicable\" \"no\")\n    (set_attr \"arch\" \"t2,t2,t2,t2,t2,any,any,any,any\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no,no,no,no,no,no,no,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no,no,no,no,no,no,no,no\")\n    (set_attr_alternative \"length\"\n       [(const_int 6)\n        (const_int 8)\n@@ -9595,7 +9547,7 @@\n   \"\n   [(set_attr \"conds\" \"set\")\n    (set_attr \"arch\" \"t2,t2,t2,t2,t2,any,any,any,any\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no,no,no,no,no,no,no,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no,no,no,no,no,no,no,no\")\n    (set_attr_alternative \"length\"\n       [(const_int 6)\n        (const_int 8)\n@@ -9643,7 +9595,7 @@\n \t\t\t\t\t\t  DOM_CC_X_OR_Y),\n \t\t    CC_REGNUM);\"\n   [(set_attr \"conds\" \"clob\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"length\" \"16\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -9674,7 +9626,7 @@\n    (set (match_dup 7) (ne:SI (match_dup 0) (const_int 0)))]\n   \"\"\n   [(set_attr \"conds\" \"set\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"length\" \"16\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -9707,7 +9659,7 @@\n \t\t\t\t\t\t  DOM_CC_X_AND_Y),\n \t\t    CC_REGNUM);\"\n   [(set_attr \"conds\" \"clob\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"length\" \"16\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -9738,7 +9690,7 @@\n    (set (match_dup 7) (ne:SI (match_dup 0) (const_int 0)))]\n   \"\"\n   [(set_attr \"conds\" \"set\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"length\" \"16\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -9925,7 +9877,7 @@\n   }\n   \"\n   [(set_attr \"conds\" \"clob\")\n-   (set_attr \"enabled_for_depr_it\" \"no,yes,yes\")\n+   (set_attr \"enabled_for_short_it\" \"no,yes,yes\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -10543,7 +10495,7 @@\n   [(set_attr \"conds\" \"use\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"arch\" \"t2,32\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"type\" \"logic_shift_imm\")]\n )\n \n@@ -10589,7 +10541,7 @@\n   [(set_attr \"conds\" \"use\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"arch\" \"t2,32\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"type\" \"logic_shift_imm\")]\n )\n \n@@ -11325,7 +11277,6 @@\n   \"TARGET_32BIT && arm_arch5\"\n   \"clz%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"clz\")])\n \n (define_insn \"rbitsi2\"\n@@ -11334,7 +11285,6 @@\n   \"TARGET_32BIT && arm_arch_thumb2\"\n   \"rbit%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"clz\")])\n \n ;; Keep this as a CTZ expression until after reload and then split\n@@ -11486,7 +11436,6 @@\n    movt\\t%0, %L1\"\n  [(set_attr \"arch\" \"32,v8mb\")\n   (set_attr \"predicable\" \"yes\")\n-  (set_attr \"predicable_short_it\" \"no\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"type\" \"alu_sreg\")]\n )\n@@ -11502,7 +11451,6 @@\n   [(set_attr \"arch\" \"t1,t2,32\")\n    (set_attr \"length\" \"2,2,4\")\n    (set_attr \"predicable\" \"no,yes,yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"rev\")]\n )\n \n@@ -11750,8 +11698,7 @@\n                                   false, true))\"\n   \"ldrd%?\\t%0, %3, [%1, %2]\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb2_ldrd_base\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n@@ -11764,8 +11711,7 @@\n                                   operands[1], 0, false, true))\"\n   \"ldrd%?\\t%0, %2, [%1]\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb2_ldrd_base_neg\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n@@ -11778,8 +11724,7 @@\n                                   operands[1], -4, false, true))\"\n   \"ldrd%?\\t%0, %2, [%1, #-4]\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb2_strd\"\n   [(set (mem:SI (plus:SI (match_operand:SI 0 \"s_register_operand\" \"rk\")\n@@ -11795,8 +11740,7 @@\n                                   false, false))\"\n   \"strd%?\\t%2, %4, [%0, %1]\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb2_strd_base\"\n   [(set (mem:SI (match_operand:SI 0 \"s_register_operand\" \"rk\"))\n@@ -11809,8 +11753,7 @@\n                                   operands[0], 0, false, false))\"\n   \"strd%?\\t%1, %2, [%0]\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb2_strd_base_neg\"\n   [(set (mem:SI (plus:SI (match_operand:SI 0 \"s_register_operand\" \"rk\")\n@@ -11823,8 +11766,7 @@\n                                   operands[0], -4, false, false))\"\n   \"strd%?\\t%1, %2, [%0, #-4]\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n ;; ARMv8 CRC32 instructions.\n (define_insn \"<crc_variant>\""}, {"sha": "d7650d4f809897e4f5f638690dfa7fd7cb8e33aa", "filename": "gcc/config/arm/ldmstm.md", "status": "modified", "additions": 24, "deletions": 48, "changes": 72, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fldmstm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fldmstm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fldmstm.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -37,8 +37,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"ldm%?\\t%5, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"load_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm4_ia\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -75,8 +74,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 5\"\n   \"ldmia%?\\t%5!, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"load_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm4_ia_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -110,8 +108,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"stm%?\\t%5, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"store_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm4_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -128,8 +125,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 5\"\n   \"stmia%?\\t%5!, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"store_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_stm4_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -306,8 +302,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"ldmdb%?\\t%5, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"load_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*ldm4_db_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -328,8 +323,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 5\"\n   \"ldmdb%?\\t%5!, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"load_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm4_db\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -344,8 +338,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"stmdb%?\\t%5, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"store_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm4_db_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -362,8 +355,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 5\"\n   \"stmdb%?\\t%5!, {%1, %2, %3, %4}\"\n   [(set_attr \"type\" \"store_16\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_peephole2\n   [(set (match_operand:SI 0 \"s_register_operand\" \"\")\n@@ -485,8 +477,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"ldm%?\\t%4, {%1, %2, %3}\"\n   [(set_attr \"type\" \"load_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm3_ia\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -517,8 +508,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"ldmia%?\\t%4!, {%1, %2, %3}\"\n   [(set_attr \"type\" \"load_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm3_ia_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -547,8 +537,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"stm%?\\t%4, {%1, %2, %3}\"\n   [(set_attr \"type\" \"store_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm3_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -563,8 +552,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"stmia%?\\t%4!, {%1, %2, %3}\"\n   [(set_attr \"type\" \"store_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_stm3_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -716,8 +704,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"ldmdb%?\\t%4, {%1, %2, %3}\"\n   [(set_attr \"type\" \"load_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*ldm3_db_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -735,8 +722,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"ldmdb%?\\t%4!, {%1, %2, %3}\"\n   [(set_attr \"type\" \"load_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm3_db\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -749,8 +735,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"stmdb%?\\t%4, {%1, %2, %3}\"\n   [(set_attr \"type\" \"store_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm3_db_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -765,8 +750,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 4\"\n   \"stmdb%?\\t%4!, {%1, %2, %3}\"\n   [(set_attr \"type\" \"store_12\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_peephole2\n   [(set (match_operand:SI 0 \"s_register_operand\" \"\")\n@@ -871,8 +855,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 2\"\n   \"ldm%?\\t%3, {%1, %2}\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm2_ia\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -897,8 +880,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"ldmia%?\\t%3!, {%1, %2}\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_ldm2_ia_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -922,8 +904,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 2\"\n   \"stm%?\\t%3, {%1, %2}\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm2_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -936,8 +917,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"stmia%?\\t%3!, {%1, %2}\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*thumb_stm2_ia_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -1064,8 +1044,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 2\"\n   \"ldmdb%?\\t%3, {%1, %2}\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*ldm2_db_update\"\n   [(match_parallel 0 \"load_multiple_operation\"\n@@ -1080,8 +1059,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"ldmdb%?\\t%3!, {%1, %2}\"\n   [(set_attr \"type\" \"load_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm2_db\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -1092,8 +1070,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 2\"\n   \"stmdb%?\\t%3, {%1, %2}\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"*stm2_db_update\"\n   [(match_parallel 0 \"store_multiple_operation\"\n@@ -1106,8 +1083,7 @@\n   \"TARGET_32BIT && XVECLEN (operands[0], 0) == 3\"\n   \"stmdb%?\\t%3!, {%1, %2}\"\n   [(set_attr \"type\" \"store_8\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_peephole2\n   [(set (match_operand:SI 0 \"s_register_operand\" \"\")"}, {"sha": "37a4cb3f1c53021114843417022c8d0adb4801de", "filename": "gcc/config/arm/sync.md", "status": "modified", "additions": 12, "deletions": 24, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fsync.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fsync.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fsync.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -87,8 +87,7 @@\n       }\n   }\n   [(set_attr \"arch\" \"32,v8mb,any\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"atomic_store<mode>\"\n   [(set (match_operand:QHSI 0 \"memory_operand\" \"=Q,Q,Q\")\n@@ -115,8 +114,7 @@\n       }\n   }\n   [(set_attr \"arch\" \"32,v8mb,any\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n ;; An LDRD instruction usable by the atomic_loaddi expander on LPAE targets\n \n@@ -127,8 +125,7 @@\n \t    VUNSPEC_LDRD_ATOMIC))]\n   \"ARM_DOUBLEWORD_ALIGN && TARGET_HAVE_LPAE\"\n   \"ldrd%?\\t%0, %H0, %C1\"\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+  [(set_attr \"predicable\" \"yes\")])\n \n ;; There are three ways to expand this depending on the architecture\n ;; features available.  As for the barriers, a load needs a barrier\n@@ -461,8 +458,7 @@\n    ldrex<sync_sfx>%?\\t%0, %C1\n    ldrex<sync_sfx>\\t%0, %C1\"\n   [(set_attr \"arch\" \"32,v8mb\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_load_acquire_exclusive<mode>\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r,r\")\n@@ -475,8 +471,7 @@\n    ldaex<sync_sfx>%?\\\\t%0, %C1\n    ldaex<sync_sfx>\\\\t%0, %C1\"\n   [(set_attr \"arch\" \"32,v8mb\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_load_exclusivesi\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r,r\")\n@@ -488,8 +483,7 @@\n    ldrex%?\\t%0, %C1\n    ldrex\\t%0, %C1\"\n   [(set_attr \"arch\" \"32,v8mb\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_load_acquire_exclusivesi\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r,r\")\n@@ -501,8 +495,7 @@\n    ldaex%?\\t%0, %C1\n    ldaex\\t%0, %C1\"\n   [(set_attr \"arch\" \"32,v8mb\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_load_exclusivedi\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n@@ -511,8 +504,7 @@\n \t  VUNSPEC_LL))]\n   \"TARGET_HAVE_LDREXD\"\n   \"ldrexd%?\\t%0, %H0, %C1\"\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+  [(set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_load_acquire_exclusivedi\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n@@ -521,8 +513,7 @@\n \t  VUNSPEC_LAX))]\n   \"TARGET_HAVE_LDACQEXD && ARM_DOUBLEWORD_ALIGN\"\n   \"ldaexd%?\\t%0, %H0, %C1\"\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+  [(set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_store_exclusive<mode>\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=&r\")\n@@ -548,8 +539,7 @@\n     else\n       return \"strex<sync_sfx>%?\\t%0, %2, %C1\";\n   }\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+  [(set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_store_release_exclusivedi\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=&r\")\n@@ -564,8 +554,7 @@\n     gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);\n     return \"stlexd%?\\t%0, %2, %H2, %C1\";\n   }\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+  [(set_attr \"predicable\" \"yes\")])\n \n (define_insn \"arm_store_release_exclusive<mode>\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=&r,&r\")\n@@ -579,5 +568,4 @@\n    stlex<sync_sfx>%?\\t%0, %2, %C1\n    stlex<sync_sfx>\\t%0, %2, %C1\"\n   [(set_attr \"arch\" \"32,v8mb\")\n-   (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")])\n+   (set_attr \"predicable\" \"yes\")])"}, {"sha": "c2dcc8fddc00707673870f50474f41dd5bcbcfd4", "filename": "gcc/config/arm/thumb2.md", "status": "modified", "additions": 8, "deletions": 16, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fthumb2.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fthumb2.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fthumb2.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -34,7 +34,6 @@\n   \"TARGET_THUMB2\"\n   \"bic%?\\\\t%0, %1, %2%S4\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"2\")\n    (set_attr \"type\" \"alu_shift_imm\")]\n )\n@@ -57,7 +56,7 @@\n                    (match_dup 2)))]\n   \"\"\n   [(set_attr \"conds\" \"clob\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"length\" \"6,6,10\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -78,7 +77,7 @@\n                    (match_dup 2)))]\n   \"\"\n   [(set_attr \"conds\" \"clob\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"length\" \"6,6,10\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -100,7 +99,7 @@\n   \"\"\n   [(set_attr \"conds\" \"clob\")\n    (set_attr \"length\" \"6,6,10\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -121,7 +120,7 @@\n   \"\"\n   [(set_attr \"conds\" \"clob\")\n    (set_attr \"length\" \"6,6,10\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"type\" \"multiple\")]\n )\n \n@@ -172,8 +171,7 @@\n   [(set_attr \"conds\" \"*,clob,clob\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"predicable\" \"yes,no,no\")\n-   (set_attr \"predicable_short_it\" \"no\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"ce_count\" \"2\")\n    (set_attr \"length\" \"8,6,10\")\n    (set_attr \"type\" \"multiple\")]\n@@ -226,8 +224,7 @@\n   [(set_attr \"conds\" \"*,clob,clob\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"predicable\" \"yes,no,no\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no\")\n-   (set_attr \"predicable_short_it\" \"no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no\")\n    (set_attr \"ce_count\" \"2\")\n    (set_attr \"length\" \"8,6,10\")\n    (set_attr \"type\" \"multiple\")]\n@@ -354,7 +351,7 @@\n                          (const_int 0)))]\n   \"\"\n   [(set_attr \"conds\" \"use\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,no\")\n+   (set_attr \"enabled_for_short_it\" \"yes,no\")\n    (set_attr \"length\" \"8,10\")\n    (set_attr \"type\" \"multiple\")]\n )\n@@ -504,7 +501,7 @@\n     DONE;\n   }\n   [(set_attr \"length\" \"4,4,6,6,6,6,10,8,10,10,10,6\")\n-   (set_attr \"enabled_for_depr_it\" \"yes,yes,no,no,no,no,no,no,no,no,no,yes\")\n+   (set_attr \"enabled_for_short_it\" \"yes,yes,no,no,no,no,no,no,no,no,no,yes\")\n    (set_attr \"conds\" \"use\")\n    (set_attr_alternative \"type\"\n                          [(if_then_else (match_operand 2 \"const_int_operand\" \"\")\n@@ -1044,7 +1041,6 @@\n    ldrsb%?\\\\t%0, %1\"\n   [(set_attr \"type\" \"extend,load_byte\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"pool_range\" \"*,4094\")\n    (set_attr \"neg_pool_range\" \"*,250\")]\n )\n@@ -1058,7 +1054,6 @@\n    ldrh%?\\\\t%0, %1\"\n   [(set_attr \"type\" \"extend,load_byte\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"pool_range\" \"*,4094\")\n    (set_attr \"neg_pool_range\" \"*,250\")]\n )\n@@ -1072,7 +1067,6 @@\n    ldrb%?\\\\t%0, %1\\\\t%@ zero_extendqisi2\"\n   [(set_attr \"type\" \"extend,load_byte\")\n    (set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"pool_range\" \"*,4094\")\n    (set_attr \"neg_pool_range\" \"*,250\")]\n )\n@@ -1538,7 +1532,6 @@\n   \"TARGET_THUMB2\"\n   \"orn%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"logic_reg\")]\n )\n \n@@ -1551,7 +1544,6 @@\n   \"TARGET_THUMB2\"\n   \"orn%?\\\\t%0, %1, %2%S4\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"shift\" \"2\")\n    (set_attr \"type\" \"alu_shift_imm\")]\n )"}, {"sha": "075a938d22e40d92aa53e22f622445d4acc14a05", "filename": "gcc/config/arm/vfp.md", "status": "modified", "additions": 1, "deletions": 55, "changes": 56, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fvfp.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/113c53c3b8c54baa928aaba237aded0c47097334/gcc%2Fconfig%2Farm%2Fvfp.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fvfp.md?ref=113c53c3b8c54baa928aaba237aded0c47097334", "patch": "@@ -612,7 +612,6 @@\n     }\n   \"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\"\n      \"f_mcr,f_mrc,fconsts,f_loads,f_stores,load_4,store_4,fmov,mov_reg\")\n    (set_attr \"pool_range\" \"*,*,*,1018,*,4090,*,*,*\")\n@@ -824,7 +823,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vabs%?.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffariths\")]\n )\n \n@@ -834,7 +832,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vabs%?.f64\\\\t%P0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffarithd\")]\n )\n \n@@ -846,7 +843,6 @@\n    vneg%?.f32\\\\t%0, %1\n    eor%?\\\\t%0, %1, #-2147483648\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffariths\")]\n )\n \n@@ -892,7 +888,6 @@\n     }\n   \"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"length\" \"4,4,8\")\n    (set_attr \"type\" \"ffarithd\")]\n )\n@@ -961,7 +956,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vadd%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fadds\")]\n )\n \n@@ -972,7 +966,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vadd%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"faddd\")]\n )\n \n@@ -995,7 +988,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vsub%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fadds\")]\n )\n \n@@ -1006,7 +998,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vsub%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"faddd\")]\n )\n \n@@ -1036,7 +1027,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vdiv%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"arch\" \"*,armv6_or_vfpv3\")\n    (set_attr \"type\" \"fdivs\")]\n )\n@@ -1048,7 +1038,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vdiv%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"arch\" \"*,armv6_or_vfpv3\")\n    (set_attr \"type\" \"fdivd\")]\n )\n@@ -1074,7 +1063,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vmul%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuls\")]\n )\n \n@@ -1085,7 +1073,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vmul%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuld\")]\n )\n \n@@ -1116,7 +1103,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && !flag_rounding_math\"\n   \"vnmul%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuls\")]\n )\n \n@@ -1127,7 +1113,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vnmul%?.f32\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuls\")]\n )\n \n@@ -1139,7 +1124,6 @@\n   && !flag_rounding_math\"\n   \"vnmul%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuld\")]\n )\n \n@@ -1150,7 +1134,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vnmul%?.f64\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuld\")]\n )\n \n@@ -1178,7 +1161,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vmla%?.f32\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -1190,7 +1172,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vmla%?.f64\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -1214,7 +1195,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vnmls%?.f32\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -1226,7 +1206,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vnmls%?.f64\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -1250,7 +1229,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vmls%?.f32\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -1262,7 +1240,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vmls%?.f64\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -1289,7 +1266,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vnmla%?.f32\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -1302,7 +1278,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vnmla%?.f64\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -1340,7 +1315,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -1377,7 +1351,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -1400,7 +1373,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfnms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -1424,7 +1396,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfnma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -1437,7 +1408,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.f64.f32\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1447,7 +1417,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.f32.f64\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1457,7 +1426,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && (TARGET_FP16 || TARGET_VFP_FP16INST)\"\n   \"vcvtb%?.f32.f16\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1467,7 +1435,6 @@\n   \"TARGET_32BIT && TARGET_FP16_TO_DOUBLE\"\n   \"vcvtb%?.f16.f64\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1477,7 +1444,6 @@\n   \"TARGET_32BIT && TARGET_FP16_TO_DOUBLE\"\n   \"vcvtb%?.f64.f16\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1487,7 +1453,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && (TARGET_FP16 || TARGET_VFP_FP16INST)\"\n   \"vcvtb%?.f16.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1497,7 +1462,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vcvt%?.s32.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n )\n \n@@ -1507,7 +1471,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.s32.f64\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n )\n \n@@ -1518,7 +1481,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vcvt%?.u32.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n )\n \n@@ -1528,7 +1490,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.u32.f64\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n )\n \n@@ -1539,7 +1500,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vcvt%?.f32.s32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")]\n )\n \n@@ -1549,7 +1509,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.f64.s32\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")]\n )\n \n@@ -1560,7 +1519,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vcvt%?.f32.u32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")]\n )\n \n@@ -1570,7 +1528,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vcvt%?.f64.u32\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")]\n )\n \n@@ -1607,7 +1564,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n   \"vsqrt%?.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"arch\" \"*,armv6_or_vfpv3\")\n    (set_attr \"type\" \"fsqrts\")]\n )\n@@ -1618,7 +1574,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"vsqrt%?.f64\\\\t%P0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"arch\" \"*,armv6_or_vfpv3\")\n    (set_attr \"type\" \"fsqrtd\")]\n )\n@@ -1710,7 +1665,6 @@\n    vcmp%?.f32\\\\t%0, %1\n    vcmp%?.f32\\\\t%0, #0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmps\")]\n )\n \n@@ -1723,7 +1677,6 @@\n    vcmpe%?.f32\\\\t%0, %1\n    vcmpe%?.f32\\\\t%0, #0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmps\")]\n )\n \n@@ -1736,7 +1689,6 @@\n    vcmp%?.f64\\\\t%P0, %P1\n    vcmp%?.f64\\\\t%P0, #0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmpd\")]\n )\n \n@@ -1749,7 +1701,6 @@\n    vcmpe%?.f64\\\\t%P0, %P1\n    vcmpe%?.f64\\\\t%P0, #0\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmpd\")]\n )\n \n@@ -1762,7 +1713,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP3 && !flag_rounding_math\"\n   \"vcvt%?.f32.<FCVTI32typename>\\\\t%0, %1, %v2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")]\n )\n \n@@ -1781,7 +1731,6 @@\n   vmov%?.f64\\\\t%P0, %1, %1\\;vcvt%?.f64.<FCVTI32typename>\\\\t%P0, %P0, %v2\"\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"ce_count\" \"2\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvti2f\")\n    (set_attr \"length\" \"8\")]\n )\n@@ -1794,7 +1743,6 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP3 && !flag_rounding_math\"\n   \"vcvt%?.s32.f32\\\\t%0, %1, %v2\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n  )\n \n@@ -1940,7 +1888,6 @@\n   \"TARGET_HARD_FLOAT && TARGET_VFP5 <vfp_double_cond>\"\n   \"vrint<vrint_variant>%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1\"\n   [(set_attr \"predicable\" \"<vrint_predicable>\")\n-   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_rint<vfp_type>\")\n    (set_attr \"conds\" \"<vrint_conds>\")]\n )\n@@ -1953,8 +1900,7 @@\n                            \"register_operand\" \"<F_constraint>\")] VCVT)))]\n   \"TARGET_HARD_FLOAT && TARGET_VFP5 <vfp_double_cond>\"\n   \"vcvt<vrint_variant>.<su>32.<V_if_elem>\\\\t%0, %<V_reg>1\"\n-  [(set_attr \"predicable\" \"no\")\n-   (set_attr \"conds\" \"unconditional\")\n+  [(set_attr \"conds\" \"unconditional\")\n    (set_attr \"type\" \"f_cvtf2i\")]\n )\n "}]}