{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618848180349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618848180350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 13:03:00 2021 " "Processing started: Mon Apr 19 13:03:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618848180350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618848180350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej2 -c ej2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej2 -c ej2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618848180350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618848180597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618848180597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ej2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej2-maxpld " "Found design unit 1: ej2-maxpld" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618848194798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ej2 " "Found entity 1: ej2" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618848194798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618848194798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej2 " "Elaborating entity \"ej2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618848194875 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[20\] GND " "Pin \"result\[20\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[21\] GND " "Pin \"result\[21\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[22\] GND " "Pin \"result\[22\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[23\] GND " "Pin \"result\[23\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[24\] GND " "Pin \"result\[24\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[25\] GND " "Pin \"result\[25\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[26\] GND " "Pin \"result\[26\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[27\] GND " "Pin \"result\[27\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[28\] GND " "Pin \"result\[28\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[29\] GND " "Pin \"result\[29\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[30\] GND " "Pin \"result\[30\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "ej2.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej2/ej2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618848195604 "|ej2|result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618848195604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618848195742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618848195742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618848195787 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618848195787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618848195787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618848195787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618848195798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 13:03:15 2021 " "Processing ended: Mon Apr 19 13:03:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618848195798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618848195798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618848195798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618848195798 ""}
