

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_4u_relu_config7_s'
================================================================
* Date:           Wed Nov 10 00:56:45 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.288 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.88ns)   --->   "%icmp_ln60 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 16 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 20 [1/1] (3.63ns)   --->   "%empty_59 = call { i9, i9, i9, i9 } @_ssdm_op_Read.ap_fifo.volatile.i9P.i9P.i9P.i9P(i9* %data_V_data_0_V, i9* %data_V_data_1_V, i9* %data_V_data_2_V, i9* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 20 'read' 'empty_59' <Predicate = (!icmp_ln60)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i9, i9, i9, i9 } %empty_59, 0" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 21 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i9, i9, i9, i9 } %empty_59, 1" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 22 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i9, i9, i9, i9 } %empty_59, 2" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 23 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i9, i9, i9, i9 } %empty_59, 3" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 24 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "%icmp_ln1494 = icmp sgt i9 %tmp_data_0_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 25 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln60)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%trunc_ln746 = trunc i9 %tmp_data_0_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 26 'trunc' 'trunc_ln746' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%trunc_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln746, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 27 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_data_0_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %tmp_data_0_V, i32 6, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 29 'partselect' 'p_Result_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln785 = icmp ne i3 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 30 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln60)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%or_ln785 = or i1 %tmp_1, %icmp_ln785" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 31 'or' 'or_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%select_ln785 = select i1 %or_ln785, i7 -1, i7 %trunc_ln" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 32 'select' 'select_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_0_V_1 = select i1 %icmp_ln1494, i7 %select_ln785, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 33 'select' 'tmp_data_0_V_1' <Predicate = (!icmp_ln60)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.66ns)   --->   "%icmp_ln1494_1 = icmp sgt i9 %tmp_data_1_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 34 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln60)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%trunc_ln746_4 = trunc i9 %tmp_data_1_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 35 'trunc' 'trunc_ln746_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%trunc_ln746_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln746_4, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 36 'bitconcatenate' 'trunc_ln746_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_data_1_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %tmp_data_1_V, i32 6, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 38 'partselect' 'p_Result_2_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln785_1 = icmp ne i3 %p_Result_2_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 39 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%or_ln785_1 = or i1 %tmp_2, %icmp_ln785_1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 40 'or' 'or_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%select_ln785_1 = select i1 %or_ln785_1, i7 -1, i7 %trunc_ln746_1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 41 'select' 'select_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_1_V_1 = select i1 %icmp_ln1494_1, i7 %select_ln785_1, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 42 'select' 'tmp_data_1_V_1' <Predicate = (!icmp_ln60)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.66ns)   --->   "%icmp_ln1494_2 = icmp sgt i9 %tmp_data_2_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 43 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln60)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%trunc_ln746_5 = trunc i9 %tmp_data_2_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 44 'trunc' 'trunc_ln746_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%trunc_ln746_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln746_5, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 45 'bitconcatenate' 'trunc_ln746_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_data_2_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 46 'bitselect' 'tmp_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_2_2 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %tmp_data_2_V, i32 6, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 47 'partselect' 'p_Result_2_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln785_2 = icmp ne i3 %p_Result_2_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 48 'icmp' 'icmp_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%or_ln785_2 = or i1 %tmp_3, %icmp_ln785_2" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 49 'or' 'or_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%select_ln785_2 = select i1 %or_ln785_2, i7 -1, i7 %trunc_ln746_2" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 50 'select' 'select_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_2_V_1 = select i1 %icmp_ln1494_2, i7 %select_ln785_2, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 51 'select' 'tmp_data_2_V_1' <Predicate = (!icmp_ln60)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.66ns)   --->   "%icmp_ln1494_3 = icmp sgt i9 %tmp_data_3_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 52 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln60)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%trunc_ln746_6 = trunc i9 %tmp_data_3_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 53 'trunc' 'trunc_ln746_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%trunc_ln746_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln746_6, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 54 'bitconcatenate' 'trunc_ln746_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_data_3_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 55 'bitselect' 'tmp_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_2_3 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %tmp_data_3_V, i32 6, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 56 'partselect' 'p_Result_2_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.13ns)   --->   "%icmp_ln785_3 = icmp ne i3 %p_Result_2_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 57 'icmp' 'icmp_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%or_ln785_3 = or i1 %tmp_4, %icmp_ln785_3" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 58 'or' 'or_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%select_ln785_3 = select i1 %or_ln785_3, i7 -1, i7 %trunc_ln746_3" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 59 'select' 'select_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_3_V_1 = select i1 %icmp_ln1494_3, i7 %select_ln785_3, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 60 'select' 'tmp_data_3_V_1' <Predicate = (!icmp_ln60)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str46) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str46)" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 62 'specregionbegin' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:61]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %tmp_data_0_V_1 to i8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 64 'zext' 'zext_ln1494' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i7 %tmp_data_1_V_1 to i8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 65 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i7 %tmp_data_2_V_1 to i8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 66 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i7 %tmp_data_3_V_1 to i8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 67 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8 %zext_ln1494, i8 %zext_ln1494_1, i8 %zext_ln1494_2, i8 %zext_ln1494_3)" [firmware/nnet_utils/nnet_activation_stream.h:73]   --->   Operation 68 'write' <Predicate = (!icmp_ln60)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str46, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:74]   --->   Operation 69 'specregionend' 'empty_60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 70 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:75]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln60           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln60         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln60           (br               ) [ 000000]
empty_59          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
icmp_ln1494       (icmp             ) [ 000000]
trunc_ln746       (trunc            ) [ 000000]
trunc_ln          (bitconcatenate   ) [ 000000]
tmp_1             (bitselect        ) [ 000000]
p_Result_2        (partselect       ) [ 000000]
icmp_ln785        (icmp             ) [ 000000]
or_ln785          (or               ) [ 000000]
select_ln785      (select           ) [ 000000]
tmp_data_0_V_1    (select           ) [ 001010]
icmp_ln1494_1     (icmp             ) [ 000000]
trunc_ln746_4     (trunc            ) [ 000000]
trunc_ln746_1     (bitconcatenate   ) [ 000000]
tmp_2             (bitselect        ) [ 000000]
p_Result_2_1      (partselect       ) [ 000000]
icmp_ln785_1      (icmp             ) [ 000000]
or_ln785_1        (or               ) [ 000000]
select_ln785_1    (select           ) [ 000000]
tmp_data_1_V_1    (select           ) [ 001010]
icmp_ln1494_2     (icmp             ) [ 000000]
trunc_ln746_5     (trunc            ) [ 000000]
trunc_ln746_2     (bitconcatenate   ) [ 000000]
tmp_3             (bitselect        ) [ 000000]
p_Result_2_2      (partselect       ) [ 000000]
icmp_ln785_2      (icmp             ) [ 000000]
or_ln785_2        (or               ) [ 000000]
select_ln785_2    (select           ) [ 000000]
tmp_data_2_V_1    (select           ) [ 001010]
icmp_ln1494_3     (icmp             ) [ 000000]
trunc_ln746_6     (trunc            ) [ 000000]
trunc_ln746_3     (bitconcatenate   ) [ 000000]
tmp_4             (bitselect        ) [ 000000]
p_Result_2_3      (partselect       ) [ 000000]
icmp_ln785_3      (icmp             ) [ 000000]
or_ln785_3        (or               ) [ 000000]
select_ln785_3    (select           ) [ 000000]
tmp_data_3_V_1    (select           ) [ 001010]
specloopname_ln60 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln61 (specpipeline     ) [ 000000]
zext_ln1494       (zext             ) [ 000000]
zext_ln1494_1     (zext             ) [ 000000]
zext_ln1494_2     (zext             ) [ 000000]
zext_ln1494_3     (zext             ) [ 000000]
write_ln73        (write            ) [ 000000]
empty_60          (specregionend    ) [ 000000]
br_ln60           (br               ) [ 011110]
ret_ln75          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i9P.i9P.i9P.i9P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="empty_59_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="36" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="0" index="3" bw="9" slack="0"/>
<pin id="85" dir="0" index="4" bw="9" slack="0"/>
<pin id="86" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_59/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln73_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="0" index="4" bw="8" slack="0"/>
<pin id="98" dir="0" index="5" bw="7" slack="0"/>
<pin id="99" dir="0" index="6" bw="7" slack="0"/>
<pin id="100" dir="0" index="7" bw="7" slack="0"/>
<pin id="101" dir="0" index="8" bw="7" slack="0"/>
<pin id="102" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/4 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="1"/>
<pin id="110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln60_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_data_0_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="36" slack="0"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_data_1_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="36" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_data_2_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="36" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_3_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="36" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1494_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln746_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="9" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="5" slack="0"/>
<pin id="178" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln785_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln785_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln785_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln785/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_0_V_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln1494_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln746_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746_4/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln746_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln746_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_2_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_1/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln785_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln785_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln785_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln785_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_data_1_V_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln1494_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln746_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746_5/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln746_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln746_2/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_2_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="0" index="3" bw="5" slack="0"/>
<pin id="306" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln785_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln785_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln785_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln785_2/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_data_2_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln1494_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln746_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746_6/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln746_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln746_3/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_2_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="0" index="3" bw="5" slack="0"/>
<pin id="370" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln785_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln785_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln785_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln785_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_data_3_V_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1494_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln1494_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln1494_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln1494_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln60_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_data_0_V_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_data_1_V_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="1"/>
<pin id="435" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_data_2_V_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="1"/>
<pin id="440" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_data_3_V_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="1"/>
<pin id="445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="103"><net_src comp="76" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="112" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="112" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="80" pin="5"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="80" pin="5"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="80" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="80" pin="5"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="131" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="131" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="131" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="131" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="187"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="165" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="157" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="147" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="135" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="135" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="135" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="135" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="229" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="221" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="211" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="259" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="139" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="139" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="139" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="139" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="315"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="293" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="285" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="275" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="323" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="143" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="143" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="143" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="143" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="379"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="357" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="349" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="339" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="92" pin=6"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="92" pin=7"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="92" pin=8"/></net>

<net id="422"><net_src comp="119" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="125" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="431"><net_src comp="203" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="436"><net_src comp="267" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="441"><net_src comp="331" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="446"><net_src comp="395" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
 - Input state : 
	Port: relu<array,array<ap_fixed,4u>,relu_config7> : data_V_data_0_V | {3 }
	Port: relu<array,array<ap_fixed,4u>,relu_config7> : data_V_data_1_V | {3 }
	Port: relu<array,array<ap_fixed,4u>,relu_config7> : data_V_data_2_V | {3 }
	Port: relu<array,array<ap_fixed,4u>,relu_config7> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln60 : 1
		i : 1
		br_ln60 : 2
	State 3
		icmp_ln1494 : 1
		trunc_ln746 : 1
		trunc_ln : 2
		tmp_1 : 1
		p_Result_2 : 1
		icmp_ln785 : 2
		or_ln785 : 3
		select_ln785 : 3
		tmp_data_0_V_1 : 4
		icmp_ln1494_1 : 1
		trunc_ln746_4 : 1
		trunc_ln746_1 : 2
		tmp_2 : 1
		p_Result_2_1 : 1
		icmp_ln785_1 : 2
		or_ln785_1 : 3
		select_ln785_1 : 3
		tmp_data_1_V_1 : 4
		icmp_ln1494_2 : 1
		trunc_ln746_5 : 1
		trunc_ln746_2 : 2
		tmp_3 : 1
		p_Result_2_2 : 1
		icmp_ln785_2 : 2
		or_ln785_2 : 3
		select_ln785_2 : 3
		tmp_data_2_V_1 : 4
		icmp_ln1494_3 : 1
		trunc_ln746_6 : 1
		trunc_ln746_3 : 2
		tmp_4 : 1
		p_Result_2_3 : 1
		icmp_ln785_3 : 2
		or_ln785_3 : 3
		select_ln785_3 : 3
		tmp_data_3_V_1 : 4
	State 4
		write_ln73 : 1
		empty_60 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln60_fu_119    |    0    |    13   |
|          |   icmp_ln1494_fu_147   |    0    |    13   |
|          |    icmp_ln785_fu_183   |    0    |    9    |
|          |  icmp_ln1494_1_fu_211  |    0    |    13   |
|   icmp   |   icmp_ln785_1_fu_247  |    0    |    9    |
|          |  icmp_ln1494_2_fu_275  |    0    |    13   |
|          |   icmp_ln785_2_fu_311  |    0    |    9    |
|          |  icmp_ln1494_3_fu_339  |    0    |    13   |
|          |   icmp_ln785_3_fu_375  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |   select_ln785_fu_195  |    0    |    7    |
|          |  tmp_data_0_V_1_fu_203 |    0    |    7    |
|          |  select_ln785_1_fu_259 |    0    |    7    |
|  select  |  tmp_data_1_V_1_fu_267 |    0    |    7    |
|          |  select_ln785_2_fu_323 |    0    |    7    |
|          |  tmp_data_2_V_1_fu_331 |    0    |    7    |
|          |  select_ln785_3_fu_387 |    0    |    7    |
|          |  tmp_data_3_V_1_fu_395 |    0    |    7    |
|----------|------------------------|---------|---------|
|    add   |        i_fu_125        |    0    |    13   |
|----------|------------------------|---------|---------|
|          |     or_ln785_fu_189    |    0    |    2    |
|    or    |    or_ln785_1_fu_253   |    0    |    2    |
|          |    or_ln785_2_fu_317   |    0    |    2    |
|          |    or_ln785_3_fu_381   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   empty_59_read_fu_80  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln73_write_fu_92 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_131  |    0    |    0    |
|extractvalue|   tmp_data_1_V_fu_135  |    0    |    0    |
|          |   tmp_data_2_V_fu_139  |    0    |    0    |
|          |   tmp_data_3_V_fu_143  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln746_fu_153   |    0    |    0    |
|   trunc  |  trunc_ln746_4_fu_217  |    0    |    0    |
|          |  trunc_ln746_5_fu_281  |    0    |    0    |
|          |  trunc_ln746_6_fu_345  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     trunc_ln_fu_157    |    0    |    0    |
|bitconcatenate|  trunc_ln746_1_fu_221  |    0    |    0    |
|          |  trunc_ln746_2_fu_285  |    0    |    0    |
|          |  trunc_ln746_3_fu_349  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_165      |    0    |    0    |
| bitselect|      tmp_2_fu_229      |    0    |    0    |
|          |      tmp_3_fu_293      |    0    |    0    |
|          |      tmp_4_fu_357      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_2_fu_173   |    0    |    0    |
|partselect|   p_Result_2_1_fu_237  |    0    |    0    |
|          |   p_Result_2_2_fu_301  |    0    |    0    |
|          |   p_Result_2_3_fu_365  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln1494_fu_403   |    0    |    0    |
|   zext   |  zext_ln1494_1_fu_407  |    0    |    0    |
|          |  zext_ln1494_2_fu_411  |    0    |    0    |
|          |  zext_ln1494_3_fu_415  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   178   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_108     |   11   |
|       i_reg_423      |   11   |
|   icmp_ln60_reg_419  |    1   |
|tmp_data_0_V_1_reg_428|    7   |
|tmp_data_1_V_1_reg_433|    7   |
|tmp_data_2_V_1_reg_438|    7   |
|tmp_data_3_V_1_reg_443|    7   |
+----------------------+--------+
|         Total        |   51   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   178  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   51   |    -   |
+-----------+--------+--------+
|   Total   |   51   |   178  |
+-----------+--------+--------+
