                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain2            u_audio_dac_reg_lrck_1x/regout        7.211 (138.677 MHz)  
	ClockDomain1            aud_bclk                              1.381 (724.113 MHz)  
	ClockDomain0            clock_27                              8.152 (122.669 MHz) *

*  DLL/PLL clocks present in this clock domain. Estimated frequencies are shown.

Setup Slack Path Summary

               Data                       Data            Data
       Setup   Path    Source    Dest.    Start   Data    End 
Index  Slack   Delay   Clock     Clock     Pin   End Pin  Edge
-----  ------  -----  --------  --------  -----  -------  ----
  1    -4.152  8.152  clock_27  clock_27  sw(2)  hex6(0)  Rise
  2    -4.115  8.115  clock_27  clock_27  sw(1)  hex6(0)  Rise
  3    -3.885  7.885  clock_27  clock_27  sw(0)  hex6(0)  Rise
  4    -3.745  7.745  clock_27  clock_27  sw(4)  hex6(0)  Rise
  5    -3.688  7.688  clock_27  clock_27  sw(5)  hex6(0)  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
