

================================================================
== Vivado HLS Report for 'mergeClusters1'
================================================================
* Date:           Mon Jan 21 16:13:35 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        proj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|     1.783|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%icet2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %icet2)"   --->   Operation 2 'read' 'icet2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%iphi2_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %iphi2)"   --->   Operation 3 'read' 'iphi2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ieta2_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %ieta2)"   --->   Operation 4 'read' 'ieta2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%icet1_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %icet1)"   --->   Operation 5 'read' 'icet1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%iphi1_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %iphi1)"   --->   Operation 6 'read' 'iphi1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iphi2_cast2 = zext i3 %iphi2_read to i16"   --->   Operation 7 'zext' 'iphi2_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ieta2_cast = zext i3 %ieta2_read to i16"   --->   Operation 8 'zext' 'ieta2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/GCT.cc:405]   --->   Operation 9 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "%tmp = icmp eq i3 %iphi1_read, %iphi2_read" [src/GCT.cc:407]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "%tmp_s = icmp ugt i16 %icet1_read, %icet2_read" [src/GCT.cc:408]   --->   Operation 11 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "%tmp_1 = add i16 %icet2_read, %icet1_read" [src/GCT.cc:412]   --->   Operation 12 'add' 'tmp_1' <Predicate = (!tmp_s & tmp)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node cet2_write_assign)   --->   "%p_tmp_s = select i1 %tmp_s, i16 0, i16 %tmp_1" [src/GCT.cc:408]   --->   Operation 13 'select' 'p_tmp_s' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.47ns) (out node of the LUT)   --->   "%cet2_write_assign = select i1 %tmp, i16 %p_tmp_s, i16 %icet2_read" [src/GCT.cc:402]   --->   Operation 14 'select' 'cet2_write_assign' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i16, i16, i16 } undef, i16 %ieta2_cast, 0"   --->   Operation 15 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i16, i16, i16 } %newret1, i16 %iphi2_cast2, 1"   --->   Operation 16 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i16, i16, i16 } %newret3, i16 %cet2_write_assign, 2" [src/GCT.cc:402]   --->   Operation 17 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %newret5" [src/GCT.cc:402]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iphi1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icet1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ieta2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iphi2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icet2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
icet2_read        (read        ) [ 00]
iphi2_read        (read        ) [ 00]
ieta2_read        (read        ) [ 00]
icet1_read        (read        ) [ 00]
iphi1_read        (read        ) [ 00]
iphi2_cast2       (zext        ) [ 00]
ieta2_cast        (zext        ) [ 00]
StgValue_9        (specpipeline) [ 00]
tmp               (icmp        ) [ 01]
tmp_s             (icmp        ) [ 01]
tmp_1             (add         ) [ 00]
p_tmp_s           (select      ) [ 00]
cet2_write_assign (select      ) [ 00]
newret1           (insertvalue ) [ 00]
newret3           (insertvalue ) [ 00]
newret5           (insertvalue ) [ 00]
StgValue_18       (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iphi1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iphi1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icet1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icet1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ieta2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ieta2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="iphi2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iphi2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icet2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icet2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="icet2_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icet2_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="iphi2_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="3" slack="0"/>
<pin id="36" dir="0" index="1" bw="3" slack="0"/>
<pin id="37" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iphi2_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="ieta2_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="3" slack="0"/>
<pin id="42" dir="0" index="1" bw="3" slack="0"/>
<pin id="43" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ieta2_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="icet1_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icet1_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="iphi1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="3" slack="0"/>
<pin id="55" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iphi1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="iphi2_cast2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iphi2_cast2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ieta2_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ieta2_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_tmp_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cet2_write_assign_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cet2_write_assign/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="newret1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="48" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="newret3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="48" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="newret5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="48" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="34" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="40" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="52" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="34" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="46" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="46" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="72" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="66" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="84" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="28" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="62" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="58" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="92" pin="3"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mergeClusters1 : iphi1 | {1 }
	Port: mergeClusters1 : icet1 | {1 }
	Port: mergeClusters1 : ieta2 | {1 }
	Port: mergeClusters1 : iphi2 | {1 }
	Port: mergeClusters1 : icet2 | {1 }
  - Chain level:
	State 1
		p_tmp_s : 1
		cet2_write_assign : 2
		newret1 : 1
		newret3 : 2
		newret5 : 3
		StgValue_18 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |      p_tmp_s_fu_84      |    0    |    16   |
|          | cet2_write_assign_fu_92 |    0    |    16   |
|----------|-------------------------|---------|---------|
|    add   |       tmp_1_fu_78       |    0    |    23   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_66        |    0    |    9    |
|          |       tmp_s_fu_72       |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |  icet2_read_read_fu_28  |    0    |    0    |
|          |  iphi2_read_read_fu_34  |    0    |    0    |
|   read   |  ieta2_read_read_fu_40  |    0    |    0    |
|          |  icet1_read_read_fu_46  |    0    |    0    |
|          |  iphi1_read_read_fu_52  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    iphi2_cast2_fu_58    |    0    |    0    |
|          |     ieta2_cast_fu_62    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      newret1_fu_100     |    0    |    0    |
|insertvalue|      newret3_fu_106     |    0    |    0    |
|          |      newret5_fu_112     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    77   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   77   |
+-----------+--------+--------+
