# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/fullAdder1B/sim/fullAdder1B.vhd" \
"../../../../lab1.srcs/sources_1/bd/fullAdder1B/hdl/fullAdder1B_wrapper.vhd" \

# Do not sort compile order
nosort
