module test(
	input logic A,
	input logic B,
	input logic C, 
	input logic D,
	input logic [1:0] S
);



endmodule