
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4b4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800b570  0800b570  0001b570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba8c  0800ba8c  000206c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba8c  0800ba8c  0001ba8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba94  0800ba94  000206c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ba94  0800ba94  0001ba94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba9c  0800ba9c  0001ba9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006c0  20000000  0800baa0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200006c0  0800c160  000206c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d30  0800c160  00020d30  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206c0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000167f1  00000000  00000000  0002072b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e5d  00000000  00000000  00036f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d8  00000000  00000000  00039d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001050  00000000  00000000  0003b258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f4bf  00000000  00000000  0003c2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ab6  00000000  00000000  0005b767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7571  00000000  00000000  0007421d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e4c  00000000  00000000  0013b790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001415dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006c0 	.word	0x200006c0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b558 	.word	0x0800b558

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006c4 	.word	0x200006c4
 8000100:	0800b558 	.word	0x0800b558

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f815 	bl	8001468 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ff65 	bl	8001318 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f807 	bl	8001468 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 fffd 	bl	8001468 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 ff8d 	bl	800139c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 ff83 	bl	800139c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f001 ff20 	bl	8002348 <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f001 ff1b 	bl	8002348 <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	d434      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051a:	469b      	mov	fp, r3
 800051c:	4653      	mov	r3, sl
 800051e:	465a      	mov	r2, fp
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83b      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e079      	b.n	800062a <__udivmoddi4+0x146>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e076      	b.n	8000630 <__udivmoddi4+0x14c>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e029      	b.n	80005b0 <__udivmoddi4+0xcc>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	469b      	mov	fp, r3
 8000588:	2320      	movs	r3, #32
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	4652      	mov	r2, sl
 800058e:	40da      	lsrs	r2, r3
 8000590:	4641      	mov	r1, r8
 8000592:	0013      	movs	r3, r2
 8000594:	464a      	mov	r2, r9
 8000596:	408a      	lsls	r2, r1
 8000598:	0017      	movs	r7, r2
 800059a:	4642      	mov	r2, r8
 800059c:	431f      	orrs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d9c3      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	9200      	str	r2, [sp, #0]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	4643      	mov	r3, r8
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0d8      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b6:	07fb      	lsls	r3, r7, #31
 80005b8:	0872      	lsrs	r2, r6, #1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4646      	mov	r6, r8
 80005be:	087b      	lsrs	r3, r7, #1
 80005c0:	e00e      	b.n	80005e0 <__udivmoddi4+0xfc>
 80005c2:	42ab      	cmp	r3, r5
 80005c4:	d101      	bne.n	80005ca <__udivmoddi4+0xe6>
 80005c6:	42a2      	cmp	r2, r4
 80005c8:	d80c      	bhi.n	80005e4 <__udivmoddi4+0x100>
 80005ca:	1aa4      	subs	r4, r4, r2
 80005cc:	419d      	sbcs	r5, r3
 80005ce:	2001      	movs	r0, #1
 80005d0:	1924      	adds	r4, r4, r4
 80005d2:	416d      	adcs	r5, r5
 80005d4:	2100      	movs	r1, #0
 80005d6:	3e01      	subs	r6, #1
 80005d8:	1824      	adds	r4, r4, r0
 80005da:	414d      	adcs	r5, r1
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d006      	beq.n	80005ee <__udivmoddi4+0x10a>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d9ee      	bls.n	80005c2 <__udivmoddi4+0xde>
 80005e4:	3e01      	subs	r6, #1
 80005e6:	1924      	adds	r4, r4, r4
 80005e8:	416d      	adcs	r5, r5
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1f8      	bne.n	80005e0 <__udivmoddi4+0xfc>
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	465b      	mov	r3, fp
 80005f4:	1900      	adds	r0, r0, r4
 80005f6:	4169      	adcs	r1, r5
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db24      	blt.n	8000646 <__udivmoddi4+0x162>
 80005fc:	002b      	movs	r3, r5
 80005fe:	465a      	mov	r2, fp
 8000600:	4644      	mov	r4, r8
 8000602:	40d3      	lsrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	db2a      	blt.n	8000668 <__udivmoddi4+0x184>
 8000612:	0026      	movs	r6, r4
 8000614:	409e      	lsls	r6, r3
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4647      	mov	r7, r8
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e79e      	b.n	8000568 <__udivmoddi4+0x84>
 800062a:	42a3      	cmp	r3, r4
 800062c:	d8bc      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 800062e:	e782      	b.n	8000536 <__udivmoddi4+0x52>
 8000630:	4642      	mov	r2, r8
 8000632:	2320      	movs	r3, #32
 8000634:	2100      	movs	r1, #0
 8000636:	1a9b      	subs	r3, r3, r2
 8000638:	2200      	movs	r2, #0
 800063a:	9100      	str	r1, [sp, #0]
 800063c:	9201      	str	r2, [sp, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	40da      	lsrs	r2, r3
 8000642:	9201      	str	r2, [sp, #4]
 8000644:	e785      	b.n	8000552 <__udivmoddi4+0x6e>
 8000646:	4642      	mov	r2, r8
 8000648:	2320      	movs	r3, #32
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	002a      	movs	r2, r5
 800064e:	4646      	mov	r6, r8
 8000650:	409a      	lsls	r2, r3
 8000652:	0023      	movs	r3, r4
 8000654:	40f3      	lsrs	r3, r6
 8000656:	4644      	mov	r4, r8
 8000658:	4313      	orrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	dad4      	bge.n	8000612 <__udivmoddi4+0x12e>
 8000668:	4642      	mov	r2, r8
 800066a:	002f      	movs	r7, r5
 800066c:	2320      	movs	r3, #32
 800066e:	0026      	movs	r6, r4
 8000670:	4097      	lsls	r7, r2
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	003b      	movs	r3, r7
 8000678:	4333      	orrs	r3, r6
 800067a:	e7cd      	b.n	8000618 <__udivmoddi4+0x134>

0800067c <__aeabi_dadd>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	464f      	mov	r7, r9
 8000680:	4646      	mov	r6, r8
 8000682:	46d6      	mov	lr, sl
 8000684:	0004      	movs	r4, r0
 8000686:	b5c0      	push	{r6, r7, lr}
 8000688:	001f      	movs	r7, r3
 800068a:	030b      	lsls	r3, r1, #12
 800068c:	0010      	movs	r0, r2
 800068e:	004e      	lsls	r6, r1, #1
 8000690:	0a5b      	lsrs	r3, r3, #9
 8000692:	0fcd      	lsrs	r5, r1, #31
 8000694:	0f61      	lsrs	r1, r4, #29
 8000696:	007a      	lsls	r2, r7, #1
 8000698:	4319      	orrs	r1, r3
 800069a:	00e3      	lsls	r3, r4, #3
 800069c:	033c      	lsls	r4, r7, #12
 800069e:	0fff      	lsrs	r7, r7, #31
 80006a0:	46bc      	mov	ip, r7
 80006a2:	0a64      	lsrs	r4, r4, #9
 80006a4:	0f47      	lsrs	r7, r0, #29
 80006a6:	4327      	orrs	r7, r4
 80006a8:	0d76      	lsrs	r6, r6, #21
 80006aa:	0d52      	lsrs	r2, r2, #21
 80006ac:	00c0      	lsls	r0, r0, #3
 80006ae:	46b9      	mov	r9, r7
 80006b0:	4680      	mov	r8, r0
 80006b2:	1ab7      	subs	r7, r6, r2
 80006b4:	4565      	cmp	r5, ip
 80006b6:	d100      	bne.n	80006ba <__aeabi_dadd+0x3e>
 80006b8:	e09b      	b.n	80007f2 <__aeabi_dadd+0x176>
 80006ba:	2f00      	cmp	r7, #0
 80006bc:	dc00      	bgt.n	80006c0 <__aeabi_dadd+0x44>
 80006be:	e084      	b.n	80007ca <__aeabi_dadd+0x14e>
 80006c0:	2a00      	cmp	r2, #0
 80006c2:	d100      	bne.n	80006c6 <__aeabi_dadd+0x4a>
 80006c4:	e0be      	b.n	8000844 <__aeabi_dadd+0x1c8>
 80006c6:	4ac8      	ldr	r2, [pc, #800]	; (80009e8 <__aeabi_dadd+0x36c>)
 80006c8:	4296      	cmp	r6, r2
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x52>
 80006cc:	e124      	b.n	8000918 <__aeabi_dadd+0x29c>
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	464c      	mov	r4, r9
 80006d2:	0412      	lsls	r2, r2, #16
 80006d4:	4314      	orrs	r4, r2
 80006d6:	46a1      	mov	r9, r4
 80006d8:	2f38      	cmp	r7, #56	; 0x38
 80006da:	dd00      	ble.n	80006de <__aeabi_dadd+0x62>
 80006dc:	e167      	b.n	80009ae <__aeabi_dadd+0x332>
 80006de:	2f1f      	cmp	r7, #31
 80006e0:	dd00      	ble.n	80006e4 <__aeabi_dadd+0x68>
 80006e2:	e1d6      	b.n	8000a92 <__aeabi_dadd+0x416>
 80006e4:	2220      	movs	r2, #32
 80006e6:	464c      	mov	r4, r9
 80006e8:	1bd2      	subs	r2, r2, r7
 80006ea:	4094      	lsls	r4, r2
 80006ec:	46a2      	mov	sl, r4
 80006ee:	4644      	mov	r4, r8
 80006f0:	40fc      	lsrs	r4, r7
 80006f2:	0020      	movs	r0, r4
 80006f4:	4654      	mov	r4, sl
 80006f6:	4304      	orrs	r4, r0
 80006f8:	4640      	mov	r0, r8
 80006fa:	4090      	lsls	r0, r2
 80006fc:	1e42      	subs	r2, r0, #1
 80006fe:	4190      	sbcs	r0, r2
 8000700:	464a      	mov	r2, r9
 8000702:	40fa      	lsrs	r2, r7
 8000704:	4304      	orrs	r4, r0
 8000706:	1a89      	subs	r1, r1, r2
 8000708:	1b1c      	subs	r4, r3, r4
 800070a:	42a3      	cmp	r3, r4
 800070c:	4192      	sbcs	r2, r2
 800070e:	4252      	negs	r2, r2
 8000710:	1a8b      	subs	r3, r1, r2
 8000712:	469a      	mov	sl, r3
 8000714:	4653      	mov	r3, sl
 8000716:	021b      	lsls	r3, r3, #8
 8000718:	d400      	bmi.n	800071c <__aeabi_dadd+0xa0>
 800071a:	e0d4      	b.n	80008c6 <__aeabi_dadd+0x24a>
 800071c:	4653      	mov	r3, sl
 800071e:	025a      	lsls	r2, r3, #9
 8000720:	0a53      	lsrs	r3, r2, #9
 8000722:	469a      	mov	sl, r3
 8000724:	4653      	mov	r3, sl
 8000726:	2b00      	cmp	r3, #0
 8000728:	d100      	bne.n	800072c <__aeabi_dadd+0xb0>
 800072a:	e104      	b.n	8000936 <__aeabi_dadd+0x2ba>
 800072c:	4650      	mov	r0, sl
 800072e:	f001 fded 	bl	800230c <__clzsi2>
 8000732:	0003      	movs	r3, r0
 8000734:	3b08      	subs	r3, #8
 8000736:	2220      	movs	r2, #32
 8000738:	0020      	movs	r0, r4
 800073a:	1ad2      	subs	r2, r2, r3
 800073c:	4651      	mov	r1, sl
 800073e:	40d0      	lsrs	r0, r2
 8000740:	4099      	lsls	r1, r3
 8000742:	0002      	movs	r2, r0
 8000744:	409c      	lsls	r4, r3
 8000746:	430a      	orrs	r2, r1
 8000748:	42b3      	cmp	r3, r6
 800074a:	da00      	bge.n	800074e <__aeabi_dadd+0xd2>
 800074c:	e102      	b.n	8000954 <__aeabi_dadd+0x2d8>
 800074e:	1b9b      	subs	r3, r3, r6
 8000750:	1c59      	adds	r1, r3, #1
 8000752:	291f      	cmp	r1, #31
 8000754:	dd00      	ble.n	8000758 <__aeabi_dadd+0xdc>
 8000756:	e0a7      	b.n	80008a8 <__aeabi_dadd+0x22c>
 8000758:	2320      	movs	r3, #32
 800075a:	0010      	movs	r0, r2
 800075c:	0026      	movs	r6, r4
 800075e:	1a5b      	subs	r3, r3, r1
 8000760:	409c      	lsls	r4, r3
 8000762:	4098      	lsls	r0, r3
 8000764:	40ce      	lsrs	r6, r1
 8000766:	40ca      	lsrs	r2, r1
 8000768:	1e63      	subs	r3, r4, #1
 800076a:	419c      	sbcs	r4, r3
 800076c:	4330      	orrs	r0, r6
 800076e:	4692      	mov	sl, r2
 8000770:	2600      	movs	r6, #0
 8000772:	4304      	orrs	r4, r0
 8000774:	0763      	lsls	r3, r4, #29
 8000776:	d009      	beq.n	800078c <__aeabi_dadd+0x110>
 8000778:	230f      	movs	r3, #15
 800077a:	4023      	ands	r3, r4
 800077c:	2b04      	cmp	r3, #4
 800077e:	d005      	beq.n	800078c <__aeabi_dadd+0x110>
 8000780:	1d23      	adds	r3, r4, #4
 8000782:	42a3      	cmp	r3, r4
 8000784:	41a4      	sbcs	r4, r4
 8000786:	4264      	negs	r4, r4
 8000788:	44a2      	add	sl, r4
 800078a:	001c      	movs	r4, r3
 800078c:	4653      	mov	r3, sl
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	d400      	bmi.n	8000794 <__aeabi_dadd+0x118>
 8000792:	e09b      	b.n	80008cc <__aeabi_dadd+0x250>
 8000794:	4b94      	ldr	r3, [pc, #592]	; (80009e8 <__aeabi_dadd+0x36c>)
 8000796:	3601      	adds	r6, #1
 8000798:	429e      	cmp	r6, r3
 800079a:	d100      	bne.n	800079e <__aeabi_dadd+0x122>
 800079c:	e0b8      	b.n	8000910 <__aeabi_dadd+0x294>
 800079e:	4653      	mov	r3, sl
 80007a0:	4992      	ldr	r1, [pc, #584]	; (80009ec <__aeabi_dadd+0x370>)
 80007a2:	08e4      	lsrs	r4, r4, #3
 80007a4:	400b      	ands	r3, r1
 80007a6:	0019      	movs	r1, r3
 80007a8:	075b      	lsls	r3, r3, #29
 80007aa:	4323      	orrs	r3, r4
 80007ac:	0572      	lsls	r2, r6, #21
 80007ae:	024c      	lsls	r4, r1, #9
 80007b0:	0b24      	lsrs	r4, r4, #12
 80007b2:	0d52      	lsrs	r2, r2, #21
 80007b4:	0512      	lsls	r2, r2, #20
 80007b6:	07ed      	lsls	r5, r5, #31
 80007b8:	4322      	orrs	r2, r4
 80007ba:	432a      	orrs	r2, r5
 80007bc:	0018      	movs	r0, r3
 80007be:	0011      	movs	r1, r2
 80007c0:	bce0      	pop	{r5, r6, r7}
 80007c2:	46ba      	mov	sl, r7
 80007c4:	46b1      	mov	r9, r6
 80007c6:	46a8      	mov	r8, r5
 80007c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ca:	2f00      	cmp	r7, #0
 80007cc:	d048      	beq.n	8000860 <__aeabi_dadd+0x1e4>
 80007ce:	1b97      	subs	r7, r2, r6
 80007d0:	2e00      	cmp	r6, #0
 80007d2:	d000      	beq.n	80007d6 <__aeabi_dadd+0x15a>
 80007d4:	e10e      	b.n	80009f4 <__aeabi_dadd+0x378>
 80007d6:	000c      	movs	r4, r1
 80007d8:	431c      	orrs	r4, r3
 80007da:	d100      	bne.n	80007de <__aeabi_dadd+0x162>
 80007dc:	e1b7      	b.n	8000b4e <__aeabi_dadd+0x4d2>
 80007de:	1e7c      	subs	r4, r7, #1
 80007e0:	2f01      	cmp	r7, #1
 80007e2:	d100      	bne.n	80007e6 <__aeabi_dadd+0x16a>
 80007e4:	e226      	b.n	8000c34 <__aeabi_dadd+0x5b8>
 80007e6:	4d80      	ldr	r5, [pc, #512]	; (80009e8 <__aeabi_dadd+0x36c>)
 80007e8:	42af      	cmp	r7, r5
 80007ea:	d100      	bne.n	80007ee <__aeabi_dadd+0x172>
 80007ec:	e1d5      	b.n	8000b9a <__aeabi_dadd+0x51e>
 80007ee:	0027      	movs	r7, r4
 80007f0:	e107      	b.n	8000a02 <__aeabi_dadd+0x386>
 80007f2:	2f00      	cmp	r7, #0
 80007f4:	dc00      	bgt.n	80007f8 <__aeabi_dadd+0x17c>
 80007f6:	e0b2      	b.n	800095e <__aeabi_dadd+0x2e2>
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	d047      	beq.n	800088c <__aeabi_dadd+0x210>
 80007fc:	4a7a      	ldr	r2, [pc, #488]	; (80009e8 <__aeabi_dadd+0x36c>)
 80007fe:	4296      	cmp	r6, r2
 8000800:	d100      	bne.n	8000804 <__aeabi_dadd+0x188>
 8000802:	e089      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000804:	2280      	movs	r2, #128	; 0x80
 8000806:	464c      	mov	r4, r9
 8000808:	0412      	lsls	r2, r2, #16
 800080a:	4314      	orrs	r4, r2
 800080c:	46a1      	mov	r9, r4
 800080e:	2f38      	cmp	r7, #56	; 0x38
 8000810:	dc6b      	bgt.n	80008ea <__aeabi_dadd+0x26e>
 8000812:	2f1f      	cmp	r7, #31
 8000814:	dc00      	bgt.n	8000818 <__aeabi_dadd+0x19c>
 8000816:	e16e      	b.n	8000af6 <__aeabi_dadd+0x47a>
 8000818:	003a      	movs	r2, r7
 800081a:	4648      	mov	r0, r9
 800081c:	3a20      	subs	r2, #32
 800081e:	40d0      	lsrs	r0, r2
 8000820:	4684      	mov	ip, r0
 8000822:	2f20      	cmp	r7, #32
 8000824:	d007      	beq.n	8000836 <__aeabi_dadd+0x1ba>
 8000826:	2240      	movs	r2, #64	; 0x40
 8000828:	4648      	mov	r0, r9
 800082a:	1bd2      	subs	r2, r2, r7
 800082c:	4090      	lsls	r0, r2
 800082e:	0002      	movs	r2, r0
 8000830:	4640      	mov	r0, r8
 8000832:	4310      	orrs	r0, r2
 8000834:	4680      	mov	r8, r0
 8000836:	4640      	mov	r0, r8
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	4662      	mov	r2, ip
 800083e:	0004      	movs	r4, r0
 8000840:	4314      	orrs	r4, r2
 8000842:	e057      	b.n	80008f4 <__aeabi_dadd+0x278>
 8000844:	464a      	mov	r2, r9
 8000846:	4302      	orrs	r2, r0
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x1d0>
 800084a:	e103      	b.n	8000a54 <__aeabi_dadd+0x3d8>
 800084c:	1e7a      	subs	r2, r7, #1
 800084e:	2f01      	cmp	r7, #1
 8000850:	d100      	bne.n	8000854 <__aeabi_dadd+0x1d8>
 8000852:	e193      	b.n	8000b7c <__aeabi_dadd+0x500>
 8000854:	4c64      	ldr	r4, [pc, #400]	; (80009e8 <__aeabi_dadd+0x36c>)
 8000856:	42a7      	cmp	r7, r4
 8000858:	d100      	bne.n	800085c <__aeabi_dadd+0x1e0>
 800085a:	e18a      	b.n	8000b72 <__aeabi_dadd+0x4f6>
 800085c:	0017      	movs	r7, r2
 800085e:	e73b      	b.n	80006d8 <__aeabi_dadd+0x5c>
 8000860:	4c63      	ldr	r4, [pc, #396]	; (80009f0 <__aeabi_dadd+0x374>)
 8000862:	1c72      	adds	r2, r6, #1
 8000864:	4222      	tst	r2, r4
 8000866:	d000      	beq.n	800086a <__aeabi_dadd+0x1ee>
 8000868:	e0e0      	b.n	8000a2c <__aeabi_dadd+0x3b0>
 800086a:	000a      	movs	r2, r1
 800086c:	431a      	orrs	r2, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d000      	beq.n	8000874 <__aeabi_dadd+0x1f8>
 8000872:	e174      	b.n	8000b5e <__aeabi_dadd+0x4e2>
 8000874:	2a00      	cmp	r2, #0
 8000876:	d100      	bne.n	800087a <__aeabi_dadd+0x1fe>
 8000878:	e1d0      	b.n	8000c1c <__aeabi_dadd+0x5a0>
 800087a:	464a      	mov	r2, r9
 800087c:	4302      	orrs	r2, r0
 800087e:	d000      	beq.n	8000882 <__aeabi_dadd+0x206>
 8000880:	e1e3      	b.n	8000c4a <__aeabi_dadd+0x5ce>
 8000882:	074a      	lsls	r2, r1, #29
 8000884:	08db      	lsrs	r3, r3, #3
 8000886:	4313      	orrs	r3, r2
 8000888:	08c9      	lsrs	r1, r1, #3
 800088a:	e029      	b.n	80008e0 <__aeabi_dadd+0x264>
 800088c:	464a      	mov	r2, r9
 800088e:	4302      	orrs	r2, r0
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x218>
 8000892:	e17d      	b.n	8000b90 <__aeabi_dadd+0x514>
 8000894:	1e7a      	subs	r2, r7, #1
 8000896:	2f01      	cmp	r7, #1
 8000898:	d100      	bne.n	800089c <__aeabi_dadd+0x220>
 800089a:	e0e0      	b.n	8000a5e <__aeabi_dadd+0x3e2>
 800089c:	4c52      	ldr	r4, [pc, #328]	; (80009e8 <__aeabi_dadd+0x36c>)
 800089e:	42a7      	cmp	r7, r4
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dadd+0x228>
 80008a2:	e166      	b.n	8000b72 <__aeabi_dadd+0x4f6>
 80008a4:	0017      	movs	r7, r2
 80008a6:	e7b2      	b.n	800080e <__aeabi_dadd+0x192>
 80008a8:	0010      	movs	r0, r2
 80008aa:	3b1f      	subs	r3, #31
 80008ac:	40d8      	lsrs	r0, r3
 80008ae:	2920      	cmp	r1, #32
 80008b0:	d003      	beq.n	80008ba <__aeabi_dadd+0x23e>
 80008b2:	2340      	movs	r3, #64	; 0x40
 80008b4:	1a5b      	subs	r3, r3, r1
 80008b6:	409a      	lsls	r2, r3
 80008b8:	4314      	orrs	r4, r2
 80008ba:	1e63      	subs	r3, r4, #1
 80008bc:	419c      	sbcs	r4, r3
 80008be:	2300      	movs	r3, #0
 80008c0:	2600      	movs	r6, #0
 80008c2:	469a      	mov	sl, r3
 80008c4:	4304      	orrs	r4, r0
 80008c6:	0763      	lsls	r3, r4, #29
 80008c8:	d000      	beq.n	80008cc <__aeabi_dadd+0x250>
 80008ca:	e755      	b.n	8000778 <__aeabi_dadd+0xfc>
 80008cc:	4652      	mov	r2, sl
 80008ce:	08e3      	lsrs	r3, r4, #3
 80008d0:	0752      	lsls	r2, r2, #29
 80008d2:	4313      	orrs	r3, r2
 80008d4:	4652      	mov	r2, sl
 80008d6:	0037      	movs	r7, r6
 80008d8:	08d1      	lsrs	r1, r2, #3
 80008da:	4a43      	ldr	r2, [pc, #268]	; (80009e8 <__aeabi_dadd+0x36c>)
 80008dc:	4297      	cmp	r7, r2
 80008de:	d01f      	beq.n	8000920 <__aeabi_dadd+0x2a4>
 80008e0:	0309      	lsls	r1, r1, #12
 80008e2:	057a      	lsls	r2, r7, #21
 80008e4:	0b0c      	lsrs	r4, r1, #12
 80008e6:	0d52      	lsrs	r2, r2, #21
 80008e8:	e764      	b.n	80007b4 <__aeabi_dadd+0x138>
 80008ea:	4642      	mov	r2, r8
 80008ec:	464c      	mov	r4, r9
 80008ee:	4314      	orrs	r4, r2
 80008f0:	1e62      	subs	r2, r4, #1
 80008f2:	4194      	sbcs	r4, r2
 80008f4:	18e4      	adds	r4, r4, r3
 80008f6:	429c      	cmp	r4, r3
 80008f8:	4192      	sbcs	r2, r2
 80008fa:	4252      	negs	r2, r2
 80008fc:	4692      	mov	sl, r2
 80008fe:	448a      	add	sl, r1
 8000900:	4653      	mov	r3, sl
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	d5df      	bpl.n	80008c6 <__aeabi_dadd+0x24a>
 8000906:	4b38      	ldr	r3, [pc, #224]	; (80009e8 <__aeabi_dadd+0x36c>)
 8000908:	3601      	adds	r6, #1
 800090a:	429e      	cmp	r6, r3
 800090c:	d000      	beq.n	8000910 <__aeabi_dadd+0x294>
 800090e:	e0b3      	b.n	8000a78 <__aeabi_dadd+0x3fc>
 8000910:	0032      	movs	r2, r6
 8000912:	2400      	movs	r4, #0
 8000914:	2300      	movs	r3, #0
 8000916:	e74d      	b.n	80007b4 <__aeabi_dadd+0x138>
 8000918:	074a      	lsls	r2, r1, #29
 800091a:	08db      	lsrs	r3, r3, #3
 800091c:	4313      	orrs	r3, r2
 800091e:	08c9      	lsrs	r1, r1, #3
 8000920:	001a      	movs	r2, r3
 8000922:	430a      	orrs	r2, r1
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x2ac>
 8000926:	e200      	b.n	8000d2a <__aeabi_dadd+0x6ae>
 8000928:	2480      	movs	r4, #128	; 0x80
 800092a:	0324      	lsls	r4, r4, #12
 800092c:	430c      	orrs	r4, r1
 800092e:	0324      	lsls	r4, r4, #12
 8000930:	4a2d      	ldr	r2, [pc, #180]	; (80009e8 <__aeabi_dadd+0x36c>)
 8000932:	0b24      	lsrs	r4, r4, #12
 8000934:	e73e      	b.n	80007b4 <__aeabi_dadd+0x138>
 8000936:	0020      	movs	r0, r4
 8000938:	f001 fce8 	bl	800230c <__clzsi2>
 800093c:	0003      	movs	r3, r0
 800093e:	3318      	adds	r3, #24
 8000940:	2b1f      	cmp	r3, #31
 8000942:	dc00      	bgt.n	8000946 <__aeabi_dadd+0x2ca>
 8000944:	e6f7      	b.n	8000736 <__aeabi_dadd+0xba>
 8000946:	0022      	movs	r2, r4
 8000948:	3808      	subs	r0, #8
 800094a:	4082      	lsls	r2, r0
 800094c:	2400      	movs	r4, #0
 800094e:	42b3      	cmp	r3, r6
 8000950:	db00      	blt.n	8000954 <__aeabi_dadd+0x2d8>
 8000952:	e6fc      	b.n	800074e <__aeabi_dadd+0xd2>
 8000954:	1af6      	subs	r6, r6, r3
 8000956:	4b25      	ldr	r3, [pc, #148]	; (80009ec <__aeabi_dadd+0x370>)
 8000958:	401a      	ands	r2, r3
 800095a:	4692      	mov	sl, r2
 800095c:	e70a      	b.n	8000774 <__aeabi_dadd+0xf8>
 800095e:	2f00      	cmp	r7, #0
 8000960:	d02b      	beq.n	80009ba <__aeabi_dadd+0x33e>
 8000962:	1b97      	subs	r7, r2, r6
 8000964:	2e00      	cmp	r6, #0
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x2ee>
 8000968:	e0b8      	b.n	8000adc <__aeabi_dadd+0x460>
 800096a:	4c1f      	ldr	r4, [pc, #124]	; (80009e8 <__aeabi_dadd+0x36c>)
 800096c:	42a2      	cmp	r2, r4
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x2f6>
 8000970:	e11c      	b.n	8000bac <__aeabi_dadd+0x530>
 8000972:	2480      	movs	r4, #128	; 0x80
 8000974:	0424      	lsls	r4, r4, #16
 8000976:	4321      	orrs	r1, r4
 8000978:	2f38      	cmp	r7, #56	; 0x38
 800097a:	dd00      	ble.n	800097e <__aeabi_dadd+0x302>
 800097c:	e11e      	b.n	8000bbc <__aeabi_dadd+0x540>
 800097e:	2f1f      	cmp	r7, #31
 8000980:	dd00      	ble.n	8000984 <__aeabi_dadd+0x308>
 8000982:	e19e      	b.n	8000cc2 <__aeabi_dadd+0x646>
 8000984:	2620      	movs	r6, #32
 8000986:	000c      	movs	r4, r1
 8000988:	1bf6      	subs	r6, r6, r7
 800098a:	0018      	movs	r0, r3
 800098c:	40b3      	lsls	r3, r6
 800098e:	40b4      	lsls	r4, r6
 8000990:	40f8      	lsrs	r0, r7
 8000992:	1e5e      	subs	r6, r3, #1
 8000994:	41b3      	sbcs	r3, r6
 8000996:	40f9      	lsrs	r1, r7
 8000998:	4304      	orrs	r4, r0
 800099a:	431c      	orrs	r4, r3
 800099c:	4489      	add	r9, r1
 800099e:	4444      	add	r4, r8
 80009a0:	4544      	cmp	r4, r8
 80009a2:	419b      	sbcs	r3, r3
 80009a4:	425b      	negs	r3, r3
 80009a6:	444b      	add	r3, r9
 80009a8:	469a      	mov	sl, r3
 80009aa:	0016      	movs	r6, r2
 80009ac:	e7a8      	b.n	8000900 <__aeabi_dadd+0x284>
 80009ae:	4642      	mov	r2, r8
 80009b0:	464c      	mov	r4, r9
 80009b2:	4314      	orrs	r4, r2
 80009b4:	1e62      	subs	r2, r4, #1
 80009b6:	4194      	sbcs	r4, r2
 80009b8:	e6a6      	b.n	8000708 <__aeabi_dadd+0x8c>
 80009ba:	4c0d      	ldr	r4, [pc, #52]	; (80009f0 <__aeabi_dadd+0x374>)
 80009bc:	1c72      	adds	r2, r6, #1
 80009be:	4222      	tst	r2, r4
 80009c0:	d000      	beq.n	80009c4 <__aeabi_dadd+0x348>
 80009c2:	e0a8      	b.n	8000b16 <__aeabi_dadd+0x49a>
 80009c4:	000a      	movs	r2, r1
 80009c6:	431a      	orrs	r2, r3
 80009c8:	2e00      	cmp	r6, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_dadd+0x352>
 80009cc:	e10a      	b.n	8000be4 <__aeabi_dadd+0x568>
 80009ce:	2a00      	cmp	r2, #0
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x358>
 80009d2:	e15e      	b.n	8000c92 <__aeabi_dadd+0x616>
 80009d4:	464a      	mov	r2, r9
 80009d6:	4302      	orrs	r2, r0
 80009d8:	d000      	beq.n	80009dc <__aeabi_dadd+0x360>
 80009da:	e161      	b.n	8000ca0 <__aeabi_dadd+0x624>
 80009dc:	074a      	lsls	r2, r1, #29
 80009de:	08db      	lsrs	r3, r3, #3
 80009e0:	4313      	orrs	r3, r2
 80009e2:	08c9      	lsrs	r1, r1, #3
 80009e4:	e77c      	b.n	80008e0 <__aeabi_dadd+0x264>
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	000007ff 	.word	0x000007ff
 80009ec:	ff7fffff 	.word	0xff7fffff
 80009f0:	000007fe 	.word	0x000007fe
 80009f4:	4ccf      	ldr	r4, [pc, #828]	; (8000d34 <__aeabi_dadd+0x6b8>)
 80009f6:	42a2      	cmp	r2, r4
 80009f8:	d100      	bne.n	80009fc <__aeabi_dadd+0x380>
 80009fa:	e0ce      	b.n	8000b9a <__aeabi_dadd+0x51e>
 80009fc:	2480      	movs	r4, #128	; 0x80
 80009fe:	0424      	lsls	r4, r4, #16
 8000a00:	4321      	orrs	r1, r4
 8000a02:	2f38      	cmp	r7, #56	; 0x38
 8000a04:	dc5b      	bgt.n	8000abe <__aeabi_dadd+0x442>
 8000a06:	2f1f      	cmp	r7, #31
 8000a08:	dd00      	ble.n	8000a0c <__aeabi_dadd+0x390>
 8000a0a:	e0dc      	b.n	8000bc6 <__aeabi_dadd+0x54a>
 8000a0c:	2520      	movs	r5, #32
 8000a0e:	000c      	movs	r4, r1
 8000a10:	1bed      	subs	r5, r5, r7
 8000a12:	001e      	movs	r6, r3
 8000a14:	40ab      	lsls	r3, r5
 8000a16:	40ac      	lsls	r4, r5
 8000a18:	40fe      	lsrs	r6, r7
 8000a1a:	1e5d      	subs	r5, r3, #1
 8000a1c:	41ab      	sbcs	r3, r5
 8000a1e:	4334      	orrs	r4, r6
 8000a20:	40f9      	lsrs	r1, r7
 8000a22:	431c      	orrs	r4, r3
 8000a24:	464b      	mov	r3, r9
 8000a26:	1a5b      	subs	r3, r3, r1
 8000a28:	4699      	mov	r9, r3
 8000a2a:	e04c      	b.n	8000ac6 <__aeabi_dadd+0x44a>
 8000a2c:	464a      	mov	r2, r9
 8000a2e:	1a1c      	subs	r4, r3, r0
 8000a30:	1a88      	subs	r0, r1, r2
 8000a32:	42a3      	cmp	r3, r4
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	0002      	movs	r2, r0
 8000a3c:	4650      	mov	r0, sl
 8000a3e:	1a12      	subs	r2, r2, r0
 8000a40:	4692      	mov	sl, r2
 8000a42:	0212      	lsls	r2, r2, #8
 8000a44:	d478      	bmi.n	8000b38 <__aeabi_dadd+0x4bc>
 8000a46:	4653      	mov	r3, sl
 8000a48:	4323      	orrs	r3, r4
 8000a4a:	d000      	beq.n	8000a4e <__aeabi_dadd+0x3d2>
 8000a4c:	e66a      	b.n	8000724 <__aeabi_dadd+0xa8>
 8000a4e:	2100      	movs	r1, #0
 8000a50:	2500      	movs	r5, #0
 8000a52:	e745      	b.n	80008e0 <__aeabi_dadd+0x264>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	e73d      	b.n	80008da <__aeabi_dadd+0x25e>
 8000a5e:	181c      	adds	r4, r3, r0
 8000a60:	429c      	cmp	r4, r3
 8000a62:	419b      	sbcs	r3, r3
 8000a64:	4449      	add	r1, r9
 8000a66:	468a      	mov	sl, r1
 8000a68:	425b      	negs	r3, r3
 8000a6a:	449a      	add	sl, r3
 8000a6c:	4653      	mov	r3, sl
 8000a6e:	2601      	movs	r6, #1
 8000a70:	021b      	lsls	r3, r3, #8
 8000a72:	d400      	bmi.n	8000a76 <__aeabi_dadd+0x3fa>
 8000a74:	e727      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000a76:	2602      	movs	r6, #2
 8000a78:	4652      	mov	r2, sl
 8000a7a:	4baf      	ldr	r3, [pc, #700]	; (8000d38 <__aeabi_dadd+0x6bc>)
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	401a      	ands	r2, r3
 8000a80:	0013      	movs	r3, r2
 8000a82:	4021      	ands	r1, r4
 8000a84:	0862      	lsrs	r2, r4, #1
 8000a86:	430a      	orrs	r2, r1
 8000a88:	07dc      	lsls	r4, r3, #31
 8000a8a:	085b      	lsrs	r3, r3, #1
 8000a8c:	469a      	mov	sl, r3
 8000a8e:	4314      	orrs	r4, r2
 8000a90:	e670      	b.n	8000774 <__aeabi_dadd+0xf8>
 8000a92:	003a      	movs	r2, r7
 8000a94:	464c      	mov	r4, r9
 8000a96:	3a20      	subs	r2, #32
 8000a98:	40d4      	lsrs	r4, r2
 8000a9a:	46a4      	mov	ip, r4
 8000a9c:	2f20      	cmp	r7, #32
 8000a9e:	d007      	beq.n	8000ab0 <__aeabi_dadd+0x434>
 8000aa0:	2240      	movs	r2, #64	; 0x40
 8000aa2:	4648      	mov	r0, r9
 8000aa4:	1bd2      	subs	r2, r2, r7
 8000aa6:	4090      	lsls	r0, r2
 8000aa8:	0002      	movs	r2, r0
 8000aaa:	4640      	mov	r0, r8
 8000aac:	4310      	orrs	r0, r2
 8000aae:	4680      	mov	r8, r0
 8000ab0:	4640      	mov	r0, r8
 8000ab2:	1e42      	subs	r2, r0, #1
 8000ab4:	4190      	sbcs	r0, r2
 8000ab6:	4662      	mov	r2, ip
 8000ab8:	0004      	movs	r4, r0
 8000aba:	4314      	orrs	r4, r2
 8000abc:	e624      	b.n	8000708 <__aeabi_dadd+0x8c>
 8000abe:	4319      	orrs	r1, r3
 8000ac0:	000c      	movs	r4, r1
 8000ac2:	1e63      	subs	r3, r4, #1
 8000ac4:	419c      	sbcs	r4, r3
 8000ac6:	4643      	mov	r3, r8
 8000ac8:	1b1c      	subs	r4, r3, r4
 8000aca:	45a0      	cmp	r8, r4
 8000acc:	419b      	sbcs	r3, r3
 8000ace:	4649      	mov	r1, r9
 8000ad0:	425b      	negs	r3, r3
 8000ad2:	1acb      	subs	r3, r1, r3
 8000ad4:	469a      	mov	sl, r3
 8000ad6:	4665      	mov	r5, ip
 8000ad8:	0016      	movs	r6, r2
 8000ada:	e61b      	b.n	8000714 <__aeabi_dadd+0x98>
 8000adc:	000c      	movs	r4, r1
 8000ade:	431c      	orrs	r4, r3
 8000ae0:	d100      	bne.n	8000ae4 <__aeabi_dadd+0x468>
 8000ae2:	e0c7      	b.n	8000c74 <__aeabi_dadd+0x5f8>
 8000ae4:	1e7c      	subs	r4, r7, #1
 8000ae6:	2f01      	cmp	r7, #1
 8000ae8:	d100      	bne.n	8000aec <__aeabi_dadd+0x470>
 8000aea:	e0f9      	b.n	8000ce0 <__aeabi_dadd+0x664>
 8000aec:	4e91      	ldr	r6, [pc, #580]	; (8000d34 <__aeabi_dadd+0x6b8>)
 8000aee:	42b7      	cmp	r7, r6
 8000af0:	d05c      	beq.n	8000bac <__aeabi_dadd+0x530>
 8000af2:	0027      	movs	r7, r4
 8000af4:	e740      	b.n	8000978 <__aeabi_dadd+0x2fc>
 8000af6:	2220      	movs	r2, #32
 8000af8:	464c      	mov	r4, r9
 8000afa:	4640      	mov	r0, r8
 8000afc:	1bd2      	subs	r2, r2, r7
 8000afe:	4094      	lsls	r4, r2
 8000b00:	40f8      	lsrs	r0, r7
 8000b02:	4304      	orrs	r4, r0
 8000b04:	4640      	mov	r0, r8
 8000b06:	4090      	lsls	r0, r2
 8000b08:	1e42      	subs	r2, r0, #1
 8000b0a:	4190      	sbcs	r0, r2
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	40fa      	lsrs	r2, r7
 8000b10:	4304      	orrs	r4, r0
 8000b12:	1889      	adds	r1, r1, r2
 8000b14:	e6ee      	b.n	80008f4 <__aeabi_dadd+0x278>
 8000b16:	4c87      	ldr	r4, [pc, #540]	; (8000d34 <__aeabi_dadd+0x6b8>)
 8000b18:	42a2      	cmp	r2, r4
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0x4a2>
 8000b1c:	e6f9      	b.n	8000912 <__aeabi_dadd+0x296>
 8000b1e:	1818      	adds	r0, r3, r0
 8000b20:	4298      	cmp	r0, r3
 8000b22:	419b      	sbcs	r3, r3
 8000b24:	4449      	add	r1, r9
 8000b26:	425b      	negs	r3, r3
 8000b28:	18cb      	adds	r3, r1, r3
 8000b2a:	07dc      	lsls	r4, r3, #31
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	085b      	lsrs	r3, r3, #1
 8000b30:	469a      	mov	sl, r3
 8000b32:	0016      	movs	r6, r2
 8000b34:	4304      	orrs	r4, r0
 8000b36:	e6c6      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000b38:	4642      	mov	r2, r8
 8000b3a:	1ad4      	subs	r4, r2, r3
 8000b3c:	45a0      	cmp	r8, r4
 8000b3e:	4180      	sbcs	r0, r0
 8000b40:	464b      	mov	r3, r9
 8000b42:	4240      	negs	r0, r0
 8000b44:	1a59      	subs	r1, r3, r1
 8000b46:	1a0b      	subs	r3, r1, r0
 8000b48:	469a      	mov	sl, r3
 8000b4a:	4665      	mov	r5, ip
 8000b4c:	e5ea      	b.n	8000724 <__aeabi_dadd+0xa8>
 8000b4e:	464b      	mov	r3, r9
 8000b50:	464a      	mov	r2, r9
 8000b52:	08c0      	lsrs	r0, r0, #3
 8000b54:	075b      	lsls	r3, r3, #29
 8000b56:	4665      	mov	r5, ip
 8000b58:	4303      	orrs	r3, r0
 8000b5a:	08d1      	lsrs	r1, r2, #3
 8000b5c:	e6bd      	b.n	80008da <__aeabi_dadd+0x25e>
 8000b5e:	2a00      	cmp	r2, #0
 8000b60:	d000      	beq.n	8000b64 <__aeabi_dadd+0x4e8>
 8000b62:	e08e      	b.n	8000c82 <__aeabi_dadd+0x606>
 8000b64:	464b      	mov	r3, r9
 8000b66:	4303      	orrs	r3, r0
 8000b68:	d117      	bne.n	8000b9a <__aeabi_dadd+0x51e>
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	2500      	movs	r5, #0
 8000b6e:	0309      	lsls	r1, r1, #12
 8000b70:	e6da      	b.n	8000928 <__aeabi_dadd+0x2ac>
 8000b72:	074a      	lsls	r2, r1, #29
 8000b74:	08db      	lsrs	r3, r3, #3
 8000b76:	4313      	orrs	r3, r2
 8000b78:	08c9      	lsrs	r1, r1, #3
 8000b7a:	e6d1      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000b7c:	1a1c      	subs	r4, r3, r0
 8000b7e:	464a      	mov	r2, r9
 8000b80:	42a3      	cmp	r3, r4
 8000b82:	419b      	sbcs	r3, r3
 8000b84:	1a89      	subs	r1, r1, r2
 8000b86:	425b      	negs	r3, r3
 8000b88:	1acb      	subs	r3, r1, r3
 8000b8a:	469a      	mov	sl, r3
 8000b8c:	2601      	movs	r6, #1
 8000b8e:	e5c1      	b.n	8000714 <__aeabi_dadd+0x98>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e69f      	b.n	80008da <__aeabi_dadd+0x25e>
 8000b9a:	4643      	mov	r3, r8
 8000b9c:	08d8      	lsrs	r0, r3, #3
 8000b9e:	464b      	mov	r3, r9
 8000ba0:	464a      	mov	r2, r9
 8000ba2:	075b      	lsls	r3, r3, #29
 8000ba4:	4665      	mov	r5, ip
 8000ba6:	4303      	orrs	r3, r0
 8000ba8:	08d1      	lsrs	r1, r2, #3
 8000baa:	e6b9      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000bac:	4643      	mov	r3, r8
 8000bae:	08d8      	lsrs	r0, r3, #3
 8000bb0:	464b      	mov	r3, r9
 8000bb2:	464a      	mov	r2, r9
 8000bb4:	075b      	lsls	r3, r3, #29
 8000bb6:	4303      	orrs	r3, r0
 8000bb8:	08d1      	lsrs	r1, r2, #3
 8000bba:	e6b1      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000bbc:	4319      	orrs	r1, r3
 8000bbe:	000c      	movs	r4, r1
 8000bc0:	1e63      	subs	r3, r4, #1
 8000bc2:	419c      	sbcs	r4, r3
 8000bc4:	e6eb      	b.n	800099e <__aeabi_dadd+0x322>
 8000bc6:	003c      	movs	r4, r7
 8000bc8:	000d      	movs	r5, r1
 8000bca:	3c20      	subs	r4, #32
 8000bcc:	40e5      	lsrs	r5, r4
 8000bce:	2f20      	cmp	r7, #32
 8000bd0:	d003      	beq.n	8000bda <__aeabi_dadd+0x55e>
 8000bd2:	2440      	movs	r4, #64	; 0x40
 8000bd4:	1be4      	subs	r4, r4, r7
 8000bd6:	40a1      	lsls	r1, r4
 8000bd8:	430b      	orrs	r3, r1
 8000bda:	001c      	movs	r4, r3
 8000bdc:	1e63      	subs	r3, r4, #1
 8000bde:	419c      	sbcs	r4, r3
 8000be0:	432c      	orrs	r4, r5
 8000be2:	e770      	b.n	8000ac6 <__aeabi_dadd+0x44a>
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	d0e1      	beq.n	8000bac <__aeabi_dadd+0x530>
 8000be8:	464a      	mov	r2, r9
 8000bea:	4302      	orrs	r2, r0
 8000bec:	d0c1      	beq.n	8000b72 <__aeabi_dadd+0x4f6>
 8000bee:	074a      	lsls	r2, r1, #29
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	2280      	movs	r2, #128	; 0x80
 8000bf6:	08c9      	lsrs	r1, r1, #3
 8000bf8:	0312      	lsls	r2, r2, #12
 8000bfa:	4211      	tst	r1, r2
 8000bfc:	d008      	beq.n	8000c10 <__aeabi_dadd+0x594>
 8000bfe:	4648      	mov	r0, r9
 8000c00:	08c4      	lsrs	r4, r0, #3
 8000c02:	4214      	tst	r4, r2
 8000c04:	d104      	bne.n	8000c10 <__aeabi_dadd+0x594>
 8000c06:	4643      	mov	r3, r8
 8000c08:	0021      	movs	r1, r4
 8000c0a:	08db      	lsrs	r3, r3, #3
 8000c0c:	0742      	lsls	r2, r0, #29
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	0f5a      	lsrs	r2, r3, #29
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	0752      	lsls	r2, r2, #29
 8000c16:	08db      	lsrs	r3, r3, #3
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	e681      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000c1c:	464b      	mov	r3, r9
 8000c1e:	4303      	orrs	r3, r0
 8000c20:	d100      	bne.n	8000c24 <__aeabi_dadd+0x5a8>
 8000c22:	e714      	b.n	8000a4e <__aeabi_dadd+0x3d2>
 8000c24:	464b      	mov	r3, r9
 8000c26:	464a      	mov	r2, r9
 8000c28:	08c0      	lsrs	r0, r0, #3
 8000c2a:	075b      	lsls	r3, r3, #29
 8000c2c:	4665      	mov	r5, ip
 8000c2e:	4303      	orrs	r3, r0
 8000c30:	08d1      	lsrs	r1, r2, #3
 8000c32:	e655      	b.n	80008e0 <__aeabi_dadd+0x264>
 8000c34:	1ac4      	subs	r4, r0, r3
 8000c36:	45a0      	cmp	r8, r4
 8000c38:	4180      	sbcs	r0, r0
 8000c3a:	464b      	mov	r3, r9
 8000c3c:	4240      	negs	r0, r0
 8000c3e:	1a59      	subs	r1, r3, r1
 8000c40:	1a0b      	subs	r3, r1, r0
 8000c42:	469a      	mov	sl, r3
 8000c44:	4665      	mov	r5, ip
 8000c46:	2601      	movs	r6, #1
 8000c48:	e564      	b.n	8000714 <__aeabi_dadd+0x98>
 8000c4a:	1a1c      	subs	r4, r3, r0
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	42a3      	cmp	r3, r4
 8000c50:	4180      	sbcs	r0, r0
 8000c52:	1a8a      	subs	r2, r1, r2
 8000c54:	4240      	negs	r0, r0
 8000c56:	1a12      	subs	r2, r2, r0
 8000c58:	4692      	mov	sl, r2
 8000c5a:	0212      	lsls	r2, r2, #8
 8000c5c:	d549      	bpl.n	8000cf2 <__aeabi_dadd+0x676>
 8000c5e:	4642      	mov	r2, r8
 8000c60:	1ad4      	subs	r4, r2, r3
 8000c62:	45a0      	cmp	r8, r4
 8000c64:	4180      	sbcs	r0, r0
 8000c66:	464b      	mov	r3, r9
 8000c68:	4240      	negs	r0, r0
 8000c6a:	1a59      	subs	r1, r3, r1
 8000c6c:	1a0b      	subs	r3, r1, r0
 8000c6e:	469a      	mov	sl, r3
 8000c70:	4665      	mov	r5, ip
 8000c72:	e57f      	b.n	8000774 <__aeabi_dadd+0xf8>
 8000c74:	464b      	mov	r3, r9
 8000c76:	464a      	mov	r2, r9
 8000c78:	08c0      	lsrs	r0, r0, #3
 8000c7a:	075b      	lsls	r3, r3, #29
 8000c7c:	4303      	orrs	r3, r0
 8000c7e:	08d1      	lsrs	r1, r2, #3
 8000c80:	e62b      	b.n	80008da <__aeabi_dadd+0x25e>
 8000c82:	464a      	mov	r2, r9
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	4302      	orrs	r2, r0
 8000c88:	d138      	bne.n	8000cfc <__aeabi_dadd+0x680>
 8000c8a:	074a      	lsls	r2, r1, #29
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	08c9      	lsrs	r1, r1, #3
 8000c90:	e646      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000c92:	464b      	mov	r3, r9
 8000c94:	464a      	mov	r2, r9
 8000c96:	08c0      	lsrs	r0, r0, #3
 8000c98:	075b      	lsls	r3, r3, #29
 8000c9a:	4303      	orrs	r3, r0
 8000c9c:	08d1      	lsrs	r1, r2, #3
 8000c9e:	e61f      	b.n	80008e0 <__aeabi_dadd+0x264>
 8000ca0:	181c      	adds	r4, r3, r0
 8000ca2:	429c      	cmp	r4, r3
 8000ca4:	419b      	sbcs	r3, r3
 8000ca6:	4449      	add	r1, r9
 8000ca8:	468a      	mov	sl, r1
 8000caa:	425b      	negs	r3, r3
 8000cac:	449a      	add	sl, r3
 8000cae:	4653      	mov	r3, sl
 8000cb0:	021b      	lsls	r3, r3, #8
 8000cb2:	d400      	bmi.n	8000cb6 <__aeabi_dadd+0x63a>
 8000cb4:	e607      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000cb6:	4652      	mov	r2, sl
 8000cb8:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <__aeabi_dadd+0x6bc>)
 8000cba:	2601      	movs	r6, #1
 8000cbc:	401a      	ands	r2, r3
 8000cbe:	4692      	mov	sl, r2
 8000cc0:	e601      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000cc2:	003c      	movs	r4, r7
 8000cc4:	000e      	movs	r6, r1
 8000cc6:	3c20      	subs	r4, #32
 8000cc8:	40e6      	lsrs	r6, r4
 8000cca:	2f20      	cmp	r7, #32
 8000ccc:	d003      	beq.n	8000cd6 <__aeabi_dadd+0x65a>
 8000cce:	2440      	movs	r4, #64	; 0x40
 8000cd0:	1be4      	subs	r4, r4, r7
 8000cd2:	40a1      	lsls	r1, r4
 8000cd4:	430b      	orrs	r3, r1
 8000cd6:	001c      	movs	r4, r3
 8000cd8:	1e63      	subs	r3, r4, #1
 8000cda:	419c      	sbcs	r4, r3
 8000cdc:	4334      	orrs	r4, r6
 8000cde:	e65e      	b.n	800099e <__aeabi_dadd+0x322>
 8000ce0:	4443      	add	r3, r8
 8000ce2:	4283      	cmp	r3, r0
 8000ce4:	4180      	sbcs	r0, r0
 8000ce6:	4449      	add	r1, r9
 8000ce8:	468a      	mov	sl, r1
 8000cea:	4240      	negs	r0, r0
 8000cec:	001c      	movs	r4, r3
 8000cee:	4482      	add	sl, r0
 8000cf0:	e6bc      	b.n	8000a6c <__aeabi_dadd+0x3f0>
 8000cf2:	4653      	mov	r3, sl
 8000cf4:	4323      	orrs	r3, r4
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_dadd+0x67e>
 8000cf8:	e6a9      	b.n	8000a4e <__aeabi_dadd+0x3d2>
 8000cfa:	e5e4      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000cfc:	074a      	lsls	r2, r1, #29
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	08c9      	lsrs	r1, r1, #3
 8000d04:	0312      	lsls	r2, r2, #12
 8000d06:	4211      	tst	r1, r2
 8000d08:	d009      	beq.n	8000d1e <__aeabi_dadd+0x6a2>
 8000d0a:	4648      	mov	r0, r9
 8000d0c:	08c4      	lsrs	r4, r0, #3
 8000d0e:	4214      	tst	r4, r2
 8000d10:	d105      	bne.n	8000d1e <__aeabi_dadd+0x6a2>
 8000d12:	4643      	mov	r3, r8
 8000d14:	4665      	mov	r5, ip
 8000d16:	0021      	movs	r1, r4
 8000d18:	08db      	lsrs	r3, r3, #3
 8000d1a:	0742      	lsls	r2, r0, #29
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	0f5a      	lsrs	r2, r3, #29
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	08db      	lsrs	r3, r3, #3
 8000d24:	0752      	lsls	r2, r2, #29
 8000d26:	4313      	orrs	r3, r2
 8000d28:	e5fa      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	4a01      	ldr	r2, [pc, #4]	; (8000d34 <__aeabi_dadd+0x6b8>)
 8000d2e:	001c      	movs	r4, r3
 8000d30:	e540      	b.n	80007b4 <__aeabi_dadd+0x138>
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	000007ff 	.word	0x000007ff
 8000d38:	ff7fffff 	.word	0xff7fffff

08000d3c <__aeabi_ddiv>:
 8000d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3e:	4657      	mov	r7, sl
 8000d40:	464e      	mov	r6, r9
 8000d42:	4645      	mov	r5, r8
 8000d44:	46de      	mov	lr, fp
 8000d46:	b5e0      	push	{r5, r6, r7, lr}
 8000d48:	030c      	lsls	r4, r1, #12
 8000d4a:	001f      	movs	r7, r3
 8000d4c:	004b      	lsls	r3, r1, #1
 8000d4e:	4681      	mov	r9, r0
 8000d50:	4692      	mov	sl, r2
 8000d52:	0005      	movs	r5, r0
 8000d54:	b085      	sub	sp, #20
 8000d56:	0b24      	lsrs	r4, r4, #12
 8000d58:	0d5b      	lsrs	r3, r3, #21
 8000d5a:	0fce      	lsrs	r6, r1, #31
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d100      	bne.n	8000d62 <__aeabi_ddiv+0x26>
 8000d60:	e152      	b.n	8001008 <__aeabi_ddiv+0x2cc>
 8000d62:	4ad2      	ldr	r2, [pc, #840]	; (80010ac <__aeabi_ddiv+0x370>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d100      	bne.n	8000d6a <__aeabi_ddiv+0x2e>
 8000d68:	e16e      	b.n	8001048 <__aeabi_ddiv+0x30c>
 8000d6a:	0f42      	lsrs	r2, r0, #29
 8000d6c:	00e4      	lsls	r4, r4, #3
 8000d6e:	4314      	orrs	r4, r2
 8000d70:	2280      	movs	r2, #128	; 0x80
 8000d72:	0412      	lsls	r2, r2, #16
 8000d74:	4322      	orrs	r2, r4
 8000d76:	4690      	mov	r8, r2
 8000d78:	4acd      	ldr	r2, [pc, #820]	; (80010b0 <__aeabi_ddiv+0x374>)
 8000d7a:	00c5      	lsls	r5, r0, #3
 8000d7c:	4693      	mov	fp, r2
 8000d7e:	449b      	add	fp, r3
 8000d80:	2300      	movs	r3, #0
 8000d82:	4699      	mov	r9, r3
 8000d84:	9300      	str	r3, [sp, #0]
 8000d86:	033c      	lsls	r4, r7, #12
 8000d88:	007b      	lsls	r3, r7, #1
 8000d8a:	4650      	mov	r0, sl
 8000d8c:	0b24      	lsrs	r4, r4, #12
 8000d8e:	0d5b      	lsrs	r3, r3, #21
 8000d90:	0fff      	lsrs	r7, r7, #31
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d100      	bne.n	8000d98 <__aeabi_ddiv+0x5c>
 8000d96:	e11a      	b.n	8000fce <__aeabi_ddiv+0x292>
 8000d98:	4ac4      	ldr	r2, [pc, #784]	; (80010ac <__aeabi_ddiv+0x370>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_ddiv+0x64>
 8000d9e:	e15e      	b.n	800105e <__aeabi_ddiv+0x322>
 8000da0:	0f42      	lsrs	r2, r0, #29
 8000da2:	00e4      	lsls	r4, r4, #3
 8000da4:	4322      	orrs	r2, r4
 8000da6:	2480      	movs	r4, #128	; 0x80
 8000da8:	0424      	lsls	r4, r4, #16
 8000daa:	4314      	orrs	r4, r2
 8000dac:	4ac0      	ldr	r2, [pc, #768]	; (80010b0 <__aeabi_ddiv+0x374>)
 8000dae:	00c1      	lsls	r1, r0, #3
 8000db0:	4694      	mov	ip, r2
 8000db2:	465a      	mov	r2, fp
 8000db4:	4463      	add	r3, ip
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	469b      	mov	fp, r3
 8000dba:	2000      	movs	r0, #0
 8000dbc:	0033      	movs	r3, r6
 8000dbe:	407b      	eors	r3, r7
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	2b0f      	cmp	r3, #15
 8000dc6:	d827      	bhi.n	8000e18 <__aeabi_ddiv+0xdc>
 8000dc8:	4aba      	ldr	r2, [pc, #744]	; (80010b4 <__aeabi_ddiv+0x378>)
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	58d3      	ldr	r3, [r2, r3]
 8000dce:	469f      	mov	pc, r3
 8000dd0:	46b2      	mov	sl, r6
 8000dd2:	9b00      	ldr	r3, [sp, #0]
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d016      	beq.n	8000e06 <__aeabi_ddiv+0xca>
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d100      	bne.n	8000dde <__aeabi_ddiv+0xa2>
 8000ddc:	e287      	b.n	80012ee <__aeabi_ddiv+0x5b2>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d000      	beq.n	8000de4 <__aeabi_ddiv+0xa8>
 8000de2:	e0d5      	b.n	8000f90 <__aeabi_ddiv+0x254>
 8000de4:	2300      	movs	r3, #0
 8000de6:	2200      	movs	r2, #0
 8000de8:	2500      	movs	r5, #0
 8000dea:	051b      	lsls	r3, r3, #20
 8000dec:	4313      	orrs	r3, r2
 8000dee:	4652      	mov	r2, sl
 8000df0:	07d2      	lsls	r2, r2, #31
 8000df2:	4313      	orrs	r3, r2
 8000df4:	0028      	movs	r0, r5
 8000df6:	0019      	movs	r1, r3
 8000df8:	b005      	add	sp, #20
 8000dfa:	bcf0      	pop	{r4, r5, r6, r7}
 8000dfc:	46bb      	mov	fp, r7
 8000dfe:	46b2      	mov	sl, r6
 8000e00:	46a9      	mov	r9, r5
 8000e02:	46a0      	mov	r8, r4
 8000e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e06:	2200      	movs	r2, #0
 8000e08:	2500      	movs	r5, #0
 8000e0a:	4ba8      	ldr	r3, [pc, #672]	; (80010ac <__aeabi_ddiv+0x370>)
 8000e0c:	e7ed      	b.n	8000dea <__aeabi_ddiv+0xae>
 8000e0e:	46ba      	mov	sl, r7
 8000e10:	46a0      	mov	r8, r4
 8000e12:	000d      	movs	r5, r1
 8000e14:	9000      	str	r0, [sp, #0]
 8000e16:	e7dc      	b.n	8000dd2 <__aeabi_ddiv+0x96>
 8000e18:	4544      	cmp	r4, r8
 8000e1a:	d200      	bcs.n	8000e1e <__aeabi_ddiv+0xe2>
 8000e1c:	e1c4      	b.n	80011a8 <__aeabi_ddiv+0x46c>
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_ddiv+0xe6>
 8000e20:	e1bf      	b.n	80011a2 <__aeabi_ddiv+0x466>
 8000e22:	2301      	movs	r3, #1
 8000e24:	425b      	negs	r3, r3
 8000e26:	469c      	mov	ip, r3
 8000e28:	002e      	movs	r6, r5
 8000e2a:	4640      	mov	r0, r8
 8000e2c:	2500      	movs	r5, #0
 8000e2e:	44e3      	add	fp, ip
 8000e30:	0223      	lsls	r3, r4, #8
 8000e32:	0e0c      	lsrs	r4, r1, #24
 8000e34:	431c      	orrs	r4, r3
 8000e36:	0c1b      	lsrs	r3, r3, #16
 8000e38:	4699      	mov	r9, r3
 8000e3a:	0423      	lsls	r3, r4, #16
 8000e3c:	020a      	lsls	r2, r1, #8
 8000e3e:	0c1f      	lsrs	r7, r3, #16
 8000e40:	4649      	mov	r1, r9
 8000e42:	9200      	str	r2, [sp, #0]
 8000e44:	9701      	str	r7, [sp, #4]
 8000e46:	f7ff f9ff 	bl	8000248 <__aeabi_uidivmod>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	437a      	muls	r2, r7
 8000e4e:	040b      	lsls	r3, r1, #16
 8000e50:	0c31      	lsrs	r1, r6, #16
 8000e52:	4680      	mov	r8, r0
 8000e54:	4319      	orrs	r1, r3
 8000e56:	428a      	cmp	r2, r1
 8000e58:	d907      	bls.n	8000e6a <__aeabi_ddiv+0x12e>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	425b      	negs	r3, r3
 8000e5e:	469c      	mov	ip, r3
 8000e60:	1909      	adds	r1, r1, r4
 8000e62:	44e0      	add	r8, ip
 8000e64:	428c      	cmp	r4, r1
 8000e66:	d800      	bhi.n	8000e6a <__aeabi_ddiv+0x12e>
 8000e68:	e201      	b.n	800126e <__aeabi_ddiv+0x532>
 8000e6a:	1a88      	subs	r0, r1, r2
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	f7ff f9eb 	bl	8000248 <__aeabi_uidivmod>
 8000e72:	9a01      	ldr	r2, [sp, #4]
 8000e74:	0436      	lsls	r6, r6, #16
 8000e76:	4342      	muls	r2, r0
 8000e78:	0409      	lsls	r1, r1, #16
 8000e7a:	0c36      	lsrs	r6, r6, #16
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	430e      	orrs	r6, r1
 8000e80:	42b2      	cmp	r2, r6
 8000e82:	d904      	bls.n	8000e8e <__aeabi_ddiv+0x152>
 8000e84:	1936      	adds	r6, r6, r4
 8000e86:	3b01      	subs	r3, #1
 8000e88:	42b4      	cmp	r4, r6
 8000e8a:	d800      	bhi.n	8000e8e <__aeabi_ddiv+0x152>
 8000e8c:	e1e9      	b.n	8001262 <__aeabi_ddiv+0x526>
 8000e8e:	1ab0      	subs	r0, r6, r2
 8000e90:	4642      	mov	r2, r8
 8000e92:	9e00      	ldr	r6, [sp, #0]
 8000e94:	0412      	lsls	r2, r2, #16
 8000e96:	431a      	orrs	r2, r3
 8000e98:	0c33      	lsrs	r3, r6, #16
 8000e9a:	001f      	movs	r7, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	9302      	str	r3, [sp, #8]
 8000ea2:	0413      	lsls	r3, r2, #16
 8000ea4:	0432      	lsls	r2, r6, #16
 8000ea6:	0c16      	lsrs	r6, r2, #16
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0c1b      	lsrs	r3, r3, #16
 8000eac:	435a      	muls	r2, r3
 8000eae:	9603      	str	r6, [sp, #12]
 8000eb0:	437b      	muls	r3, r7
 8000eb2:	434e      	muls	r6, r1
 8000eb4:	4379      	muls	r1, r7
 8000eb6:	0c17      	lsrs	r7, r2, #16
 8000eb8:	46bc      	mov	ip, r7
 8000eba:	199b      	adds	r3, r3, r6
 8000ebc:	4463      	add	r3, ip
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	d903      	bls.n	8000eca <__aeabi_ddiv+0x18e>
 8000ec2:	2680      	movs	r6, #128	; 0x80
 8000ec4:	0276      	lsls	r6, r6, #9
 8000ec6:	46b4      	mov	ip, r6
 8000ec8:	4461      	add	r1, ip
 8000eca:	0c1e      	lsrs	r6, r3, #16
 8000ecc:	1871      	adds	r1, r6, r1
 8000ece:	0416      	lsls	r6, r2, #16
 8000ed0:	041b      	lsls	r3, r3, #16
 8000ed2:	0c36      	lsrs	r6, r6, #16
 8000ed4:	199e      	adds	r6, r3, r6
 8000ed6:	4288      	cmp	r0, r1
 8000ed8:	d302      	bcc.n	8000ee0 <__aeabi_ddiv+0x1a4>
 8000eda:	d112      	bne.n	8000f02 <__aeabi_ddiv+0x1c6>
 8000edc:	42b5      	cmp	r5, r6
 8000ede:	d210      	bcs.n	8000f02 <__aeabi_ddiv+0x1c6>
 8000ee0:	4643      	mov	r3, r8
 8000ee2:	1e5a      	subs	r2, r3, #1
 8000ee4:	9b00      	ldr	r3, [sp, #0]
 8000ee6:	469c      	mov	ip, r3
 8000ee8:	4465      	add	r5, ip
 8000eea:	001f      	movs	r7, r3
 8000eec:	429d      	cmp	r5, r3
 8000eee:	419b      	sbcs	r3, r3
 8000ef0:	425b      	negs	r3, r3
 8000ef2:	191b      	adds	r3, r3, r4
 8000ef4:	18c0      	adds	r0, r0, r3
 8000ef6:	4284      	cmp	r4, r0
 8000ef8:	d200      	bcs.n	8000efc <__aeabi_ddiv+0x1c0>
 8000efa:	e19e      	b.n	800123a <__aeabi_ddiv+0x4fe>
 8000efc:	d100      	bne.n	8000f00 <__aeabi_ddiv+0x1c4>
 8000efe:	e199      	b.n	8001234 <__aeabi_ddiv+0x4f8>
 8000f00:	4690      	mov	r8, r2
 8000f02:	1bae      	subs	r6, r5, r6
 8000f04:	42b5      	cmp	r5, r6
 8000f06:	41ad      	sbcs	r5, r5
 8000f08:	1a40      	subs	r0, r0, r1
 8000f0a:	426d      	negs	r5, r5
 8000f0c:	1b40      	subs	r0, r0, r5
 8000f0e:	4284      	cmp	r4, r0
 8000f10:	d100      	bne.n	8000f14 <__aeabi_ddiv+0x1d8>
 8000f12:	e1d2      	b.n	80012ba <__aeabi_ddiv+0x57e>
 8000f14:	4649      	mov	r1, r9
 8000f16:	f7ff f997 	bl	8000248 <__aeabi_uidivmod>
 8000f1a:	9a01      	ldr	r2, [sp, #4]
 8000f1c:	040b      	lsls	r3, r1, #16
 8000f1e:	4342      	muls	r2, r0
 8000f20:	0c31      	lsrs	r1, r6, #16
 8000f22:	0005      	movs	r5, r0
 8000f24:	4319      	orrs	r1, r3
 8000f26:	428a      	cmp	r2, r1
 8000f28:	d900      	bls.n	8000f2c <__aeabi_ddiv+0x1f0>
 8000f2a:	e16c      	b.n	8001206 <__aeabi_ddiv+0x4ca>
 8000f2c:	1a88      	subs	r0, r1, r2
 8000f2e:	4649      	mov	r1, r9
 8000f30:	f7ff f98a 	bl	8000248 <__aeabi_uidivmod>
 8000f34:	9a01      	ldr	r2, [sp, #4]
 8000f36:	0436      	lsls	r6, r6, #16
 8000f38:	4342      	muls	r2, r0
 8000f3a:	0409      	lsls	r1, r1, #16
 8000f3c:	0c36      	lsrs	r6, r6, #16
 8000f3e:	0003      	movs	r3, r0
 8000f40:	430e      	orrs	r6, r1
 8000f42:	42b2      	cmp	r2, r6
 8000f44:	d900      	bls.n	8000f48 <__aeabi_ddiv+0x20c>
 8000f46:	e153      	b.n	80011f0 <__aeabi_ddiv+0x4b4>
 8000f48:	9803      	ldr	r0, [sp, #12]
 8000f4a:	1ab6      	subs	r6, r6, r2
 8000f4c:	0002      	movs	r2, r0
 8000f4e:	042d      	lsls	r5, r5, #16
 8000f50:	431d      	orrs	r5, r3
 8000f52:	9f02      	ldr	r7, [sp, #8]
 8000f54:	042b      	lsls	r3, r5, #16
 8000f56:	0c1b      	lsrs	r3, r3, #16
 8000f58:	435a      	muls	r2, r3
 8000f5a:	437b      	muls	r3, r7
 8000f5c:	469c      	mov	ip, r3
 8000f5e:	0c29      	lsrs	r1, r5, #16
 8000f60:	4348      	muls	r0, r1
 8000f62:	0c13      	lsrs	r3, r2, #16
 8000f64:	4484      	add	ip, r0
 8000f66:	4463      	add	r3, ip
 8000f68:	4379      	muls	r1, r7
 8000f6a:	4298      	cmp	r0, r3
 8000f6c:	d903      	bls.n	8000f76 <__aeabi_ddiv+0x23a>
 8000f6e:	2080      	movs	r0, #128	; 0x80
 8000f70:	0240      	lsls	r0, r0, #9
 8000f72:	4684      	mov	ip, r0
 8000f74:	4461      	add	r1, ip
 8000f76:	0c18      	lsrs	r0, r3, #16
 8000f78:	0412      	lsls	r2, r2, #16
 8000f7a:	041b      	lsls	r3, r3, #16
 8000f7c:	0c12      	lsrs	r2, r2, #16
 8000f7e:	1840      	adds	r0, r0, r1
 8000f80:	189b      	adds	r3, r3, r2
 8000f82:	4286      	cmp	r6, r0
 8000f84:	d200      	bcs.n	8000f88 <__aeabi_ddiv+0x24c>
 8000f86:	e100      	b.n	800118a <__aeabi_ddiv+0x44e>
 8000f88:	d100      	bne.n	8000f8c <__aeabi_ddiv+0x250>
 8000f8a:	e0fb      	b.n	8001184 <__aeabi_ddiv+0x448>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	431d      	orrs	r5, r3
 8000f90:	4b49      	ldr	r3, [pc, #292]	; (80010b8 <__aeabi_ddiv+0x37c>)
 8000f92:	445b      	add	r3, fp
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	dc00      	bgt.n	8000f9a <__aeabi_ddiv+0x25e>
 8000f98:	e0aa      	b.n	80010f0 <__aeabi_ddiv+0x3b4>
 8000f9a:	076a      	lsls	r2, r5, #29
 8000f9c:	d000      	beq.n	8000fa0 <__aeabi_ddiv+0x264>
 8000f9e:	e13d      	b.n	800121c <__aeabi_ddiv+0x4e0>
 8000fa0:	08e9      	lsrs	r1, r5, #3
 8000fa2:	4642      	mov	r2, r8
 8000fa4:	01d2      	lsls	r2, r2, #7
 8000fa6:	d506      	bpl.n	8000fb6 <__aeabi_ddiv+0x27a>
 8000fa8:	4642      	mov	r2, r8
 8000faa:	4b44      	ldr	r3, [pc, #272]	; (80010bc <__aeabi_ddiv+0x380>)
 8000fac:	401a      	ands	r2, r3
 8000fae:	2380      	movs	r3, #128	; 0x80
 8000fb0:	4690      	mov	r8, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	445b      	add	r3, fp
 8000fb6:	4a42      	ldr	r2, [pc, #264]	; (80010c0 <__aeabi_ddiv+0x384>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	dd00      	ble.n	8000fbe <__aeabi_ddiv+0x282>
 8000fbc:	e723      	b.n	8000e06 <__aeabi_ddiv+0xca>
 8000fbe:	4642      	mov	r2, r8
 8000fc0:	055b      	lsls	r3, r3, #21
 8000fc2:	0755      	lsls	r5, r2, #29
 8000fc4:	0252      	lsls	r2, r2, #9
 8000fc6:	430d      	orrs	r5, r1
 8000fc8:	0b12      	lsrs	r2, r2, #12
 8000fca:	0d5b      	lsrs	r3, r3, #21
 8000fcc:	e70d      	b.n	8000dea <__aeabi_ddiv+0xae>
 8000fce:	4651      	mov	r1, sl
 8000fd0:	4321      	orrs	r1, r4
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_ddiv+0x29a>
 8000fd4:	e07c      	b.n	80010d0 <__aeabi_ddiv+0x394>
 8000fd6:	2c00      	cmp	r4, #0
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_ddiv+0x2a0>
 8000fda:	e0fb      	b.n	80011d4 <__aeabi_ddiv+0x498>
 8000fdc:	0020      	movs	r0, r4
 8000fde:	f001 f995 	bl	800230c <__clzsi2>
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	3a0b      	subs	r2, #11
 8000fe6:	231d      	movs	r3, #29
 8000fe8:	1a9b      	subs	r3, r3, r2
 8000fea:	4652      	mov	r2, sl
 8000fec:	0001      	movs	r1, r0
 8000fee:	40da      	lsrs	r2, r3
 8000ff0:	4653      	mov	r3, sl
 8000ff2:	3908      	subs	r1, #8
 8000ff4:	408b      	lsls	r3, r1
 8000ff6:	408c      	lsls	r4, r1
 8000ff8:	0019      	movs	r1, r3
 8000ffa:	4314      	orrs	r4, r2
 8000ffc:	4b31      	ldr	r3, [pc, #196]	; (80010c4 <__aeabi_ddiv+0x388>)
 8000ffe:	4458      	add	r0, fp
 8001000:	469b      	mov	fp, r3
 8001002:	4483      	add	fp, r0
 8001004:	2000      	movs	r0, #0
 8001006:	e6d9      	b.n	8000dbc <__aeabi_ddiv+0x80>
 8001008:	0003      	movs	r3, r0
 800100a:	4323      	orrs	r3, r4
 800100c:	4698      	mov	r8, r3
 800100e:	d044      	beq.n	800109a <__aeabi_ddiv+0x35e>
 8001010:	2c00      	cmp	r4, #0
 8001012:	d100      	bne.n	8001016 <__aeabi_ddiv+0x2da>
 8001014:	e0cf      	b.n	80011b6 <__aeabi_ddiv+0x47a>
 8001016:	0020      	movs	r0, r4
 8001018:	f001 f978 	bl	800230c <__clzsi2>
 800101c:	0001      	movs	r1, r0
 800101e:	0002      	movs	r2, r0
 8001020:	390b      	subs	r1, #11
 8001022:	231d      	movs	r3, #29
 8001024:	1a5b      	subs	r3, r3, r1
 8001026:	4649      	mov	r1, r9
 8001028:	0010      	movs	r0, r2
 800102a:	40d9      	lsrs	r1, r3
 800102c:	3808      	subs	r0, #8
 800102e:	4084      	lsls	r4, r0
 8001030:	000b      	movs	r3, r1
 8001032:	464d      	mov	r5, r9
 8001034:	4323      	orrs	r3, r4
 8001036:	4698      	mov	r8, r3
 8001038:	4085      	lsls	r5, r0
 800103a:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <__aeabi_ddiv+0x38c>)
 800103c:	1a9b      	subs	r3, r3, r2
 800103e:	469b      	mov	fp, r3
 8001040:	2300      	movs	r3, #0
 8001042:	4699      	mov	r9, r3
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	e69e      	b.n	8000d86 <__aeabi_ddiv+0x4a>
 8001048:	0002      	movs	r2, r0
 800104a:	4322      	orrs	r2, r4
 800104c:	4690      	mov	r8, r2
 800104e:	d11d      	bne.n	800108c <__aeabi_ddiv+0x350>
 8001050:	2208      	movs	r2, #8
 8001052:	469b      	mov	fp, r3
 8001054:	2302      	movs	r3, #2
 8001056:	2500      	movs	r5, #0
 8001058:	4691      	mov	r9, r2
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	e693      	b.n	8000d86 <__aeabi_ddiv+0x4a>
 800105e:	4651      	mov	r1, sl
 8001060:	4321      	orrs	r1, r4
 8001062:	d109      	bne.n	8001078 <__aeabi_ddiv+0x33c>
 8001064:	2302      	movs	r3, #2
 8001066:	464a      	mov	r2, r9
 8001068:	431a      	orrs	r2, r3
 800106a:	4b18      	ldr	r3, [pc, #96]	; (80010cc <__aeabi_ddiv+0x390>)
 800106c:	4691      	mov	r9, r2
 800106e:	469c      	mov	ip, r3
 8001070:	2400      	movs	r4, #0
 8001072:	2002      	movs	r0, #2
 8001074:	44e3      	add	fp, ip
 8001076:	e6a1      	b.n	8000dbc <__aeabi_ddiv+0x80>
 8001078:	2303      	movs	r3, #3
 800107a:	464a      	mov	r2, r9
 800107c:	431a      	orrs	r2, r3
 800107e:	4b13      	ldr	r3, [pc, #76]	; (80010cc <__aeabi_ddiv+0x390>)
 8001080:	4691      	mov	r9, r2
 8001082:	469c      	mov	ip, r3
 8001084:	4651      	mov	r1, sl
 8001086:	2003      	movs	r0, #3
 8001088:	44e3      	add	fp, ip
 800108a:	e697      	b.n	8000dbc <__aeabi_ddiv+0x80>
 800108c:	220c      	movs	r2, #12
 800108e:	469b      	mov	fp, r3
 8001090:	2303      	movs	r3, #3
 8001092:	46a0      	mov	r8, r4
 8001094:	4691      	mov	r9, r2
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	e675      	b.n	8000d86 <__aeabi_ddiv+0x4a>
 800109a:	2304      	movs	r3, #4
 800109c:	4699      	mov	r9, r3
 800109e:	2300      	movs	r3, #0
 80010a0:	469b      	mov	fp, r3
 80010a2:	3301      	adds	r3, #1
 80010a4:	2500      	movs	r5, #0
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	e66d      	b.n	8000d86 <__aeabi_ddiv+0x4a>
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	000007ff 	.word	0x000007ff
 80010b0:	fffffc01 	.word	0xfffffc01
 80010b4:	0800b638 	.word	0x0800b638
 80010b8:	000003ff 	.word	0x000003ff
 80010bc:	feffffff 	.word	0xfeffffff
 80010c0:	000007fe 	.word	0x000007fe
 80010c4:	000003f3 	.word	0x000003f3
 80010c8:	fffffc0d 	.word	0xfffffc0d
 80010cc:	fffff801 	.word	0xfffff801
 80010d0:	464a      	mov	r2, r9
 80010d2:	2301      	movs	r3, #1
 80010d4:	431a      	orrs	r2, r3
 80010d6:	4691      	mov	r9, r2
 80010d8:	2400      	movs	r4, #0
 80010da:	2001      	movs	r0, #1
 80010dc:	e66e      	b.n	8000dbc <__aeabi_ddiv+0x80>
 80010de:	2300      	movs	r3, #0
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	469a      	mov	sl, r3
 80010e4:	2500      	movs	r5, #0
 80010e6:	4b88      	ldr	r3, [pc, #544]	; (8001308 <__aeabi_ddiv+0x5cc>)
 80010e8:	0312      	lsls	r2, r2, #12
 80010ea:	e67e      	b.n	8000dea <__aeabi_ddiv+0xae>
 80010ec:	2501      	movs	r5, #1
 80010ee:	426d      	negs	r5, r5
 80010f0:	2201      	movs	r2, #1
 80010f2:	1ad2      	subs	r2, r2, r3
 80010f4:	2a38      	cmp	r2, #56	; 0x38
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x3be>
 80010f8:	e674      	b.n	8000de4 <__aeabi_ddiv+0xa8>
 80010fa:	2a1f      	cmp	r2, #31
 80010fc:	dc00      	bgt.n	8001100 <__aeabi_ddiv+0x3c4>
 80010fe:	e0bd      	b.n	800127c <__aeabi_ddiv+0x540>
 8001100:	211f      	movs	r1, #31
 8001102:	4249      	negs	r1, r1
 8001104:	1acb      	subs	r3, r1, r3
 8001106:	4641      	mov	r1, r8
 8001108:	40d9      	lsrs	r1, r3
 800110a:	000b      	movs	r3, r1
 800110c:	2a20      	cmp	r2, #32
 800110e:	d004      	beq.n	800111a <__aeabi_ddiv+0x3de>
 8001110:	4641      	mov	r1, r8
 8001112:	4a7e      	ldr	r2, [pc, #504]	; (800130c <__aeabi_ddiv+0x5d0>)
 8001114:	445a      	add	r2, fp
 8001116:	4091      	lsls	r1, r2
 8001118:	430d      	orrs	r5, r1
 800111a:	0029      	movs	r1, r5
 800111c:	1e4a      	subs	r2, r1, #1
 800111e:	4191      	sbcs	r1, r2
 8001120:	4319      	orrs	r1, r3
 8001122:	2307      	movs	r3, #7
 8001124:	001d      	movs	r5, r3
 8001126:	2200      	movs	r2, #0
 8001128:	400d      	ands	r5, r1
 800112a:	420b      	tst	r3, r1
 800112c:	d100      	bne.n	8001130 <__aeabi_ddiv+0x3f4>
 800112e:	e0d0      	b.n	80012d2 <__aeabi_ddiv+0x596>
 8001130:	220f      	movs	r2, #15
 8001132:	2300      	movs	r3, #0
 8001134:	400a      	ands	r2, r1
 8001136:	2a04      	cmp	r2, #4
 8001138:	d100      	bne.n	800113c <__aeabi_ddiv+0x400>
 800113a:	e0c7      	b.n	80012cc <__aeabi_ddiv+0x590>
 800113c:	1d0a      	adds	r2, r1, #4
 800113e:	428a      	cmp	r2, r1
 8001140:	4189      	sbcs	r1, r1
 8001142:	4249      	negs	r1, r1
 8001144:	185b      	adds	r3, r3, r1
 8001146:	0011      	movs	r1, r2
 8001148:	021a      	lsls	r2, r3, #8
 800114a:	d400      	bmi.n	800114e <__aeabi_ddiv+0x412>
 800114c:	e0be      	b.n	80012cc <__aeabi_ddiv+0x590>
 800114e:	2301      	movs	r3, #1
 8001150:	2200      	movs	r2, #0
 8001152:	2500      	movs	r5, #0
 8001154:	e649      	b.n	8000dea <__aeabi_ddiv+0xae>
 8001156:	2280      	movs	r2, #128	; 0x80
 8001158:	4643      	mov	r3, r8
 800115a:	0312      	lsls	r2, r2, #12
 800115c:	4213      	tst	r3, r2
 800115e:	d008      	beq.n	8001172 <__aeabi_ddiv+0x436>
 8001160:	4214      	tst	r4, r2
 8001162:	d106      	bne.n	8001172 <__aeabi_ddiv+0x436>
 8001164:	4322      	orrs	r2, r4
 8001166:	0312      	lsls	r2, r2, #12
 8001168:	46ba      	mov	sl, r7
 800116a:	000d      	movs	r5, r1
 800116c:	4b66      	ldr	r3, [pc, #408]	; (8001308 <__aeabi_ddiv+0x5cc>)
 800116e:	0b12      	lsrs	r2, r2, #12
 8001170:	e63b      	b.n	8000dea <__aeabi_ddiv+0xae>
 8001172:	2280      	movs	r2, #128	; 0x80
 8001174:	4643      	mov	r3, r8
 8001176:	0312      	lsls	r2, r2, #12
 8001178:	431a      	orrs	r2, r3
 800117a:	0312      	lsls	r2, r2, #12
 800117c:	46b2      	mov	sl, r6
 800117e:	4b62      	ldr	r3, [pc, #392]	; (8001308 <__aeabi_ddiv+0x5cc>)
 8001180:	0b12      	lsrs	r2, r2, #12
 8001182:	e632      	b.n	8000dea <__aeabi_ddiv+0xae>
 8001184:	2b00      	cmp	r3, #0
 8001186:	d100      	bne.n	800118a <__aeabi_ddiv+0x44e>
 8001188:	e702      	b.n	8000f90 <__aeabi_ddiv+0x254>
 800118a:	19a6      	adds	r6, r4, r6
 800118c:	1e6a      	subs	r2, r5, #1
 800118e:	42a6      	cmp	r6, r4
 8001190:	d200      	bcs.n	8001194 <__aeabi_ddiv+0x458>
 8001192:	e089      	b.n	80012a8 <__aeabi_ddiv+0x56c>
 8001194:	4286      	cmp	r6, r0
 8001196:	d200      	bcs.n	800119a <__aeabi_ddiv+0x45e>
 8001198:	e09f      	b.n	80012da <__aeabi_ddiv+0x59e>
 800119a:	d100      	bne.n	800119e <__aeabi_ddiv+0x462>
 800119c:	e0af      	b.n	80012fe <__aeabi_ddiv+0x5c2>
 800119e:	0015      	movs	r5, r2
 80011a0:	e6f4      	b.n	8000f8c <__aeabi_ddiv+0x250>
 80011a2:	42a9      	cmp	r1, r5
 80011a4:	d900      	bls.n	80011a8 <__aeabi_ddiv+0x46c>
 80011a6:	e63c      	b.n	8000e22 <__aeabi_ddiv+0xe6>
 80011a8:	4643      	mov	r3, r8
 80011aa:	07de      	lsls	r6, r3, #31
 80011ac:	0858      	lsrs	r0, r3, #1
 80011ae:	086b      	lsrs	r3, r5, #1
 80011b0:	431e      	orrs	r6, r3
 80011b2:	07ed      	lsls	r5, r5, #31
 80011b4:	e63c      	b.n	8000e30 <__aeabi_ddiv+0xf4>
 80011b6:	f001 f8a9 	bl	800230c <__clzsi2>
 80011ba:	0001      	movs	r1, r0
 80011bc:	0002      	movs	r2, r0
 80011be:	3115      	adds	r1, #21
 80011c0:	3220      	adds	r2, #32
 80011c2:	291c      	cmp	r1, #28
 80011c4:	dc00      	bgt.n	80011c8 <__aeabi_ddiv+0x48c>
 80011c6:	e72c      	b.n	8001022 <__aeabi_ddiv+0x2e6>
 80011c8:	464b      	mov	r3, r9
 80011ca:	3808      	subs	r0, #8
 80011cc:	4083      	lsls	r3, r0
 80011ce:	2500      	movs	r5, #0
 80011d0:	4698      	mov	r8, r3
 80011d2:	e732      	b.n	800103a <__aeabi_ddiv+0x2fe>
 80011d4:	f001 f89a 	bl	800230c <__clzsi2>
 80011d8:	0003      	movs	r3, r0
 80011da:	001a      	movs	r2, r3
 80011dc:	3215      	adds	r2, #21
 80011de:	3020      	adds	r0, #32
 80011e0:	2a1c      	cmp	r2, #28
 80011e2:	dc00      	bgt.n	80011e6 <__aeabi_ddiv+0x4aa>
 80011e4:	e6ff      	b.n	8000fe6 <__aeabi_ddiv+0x2aa>
 80011e6:	4654      	mov	r4, sl
 80011e8:	3b08      	subs	r3, #8
 80011ea:	2100      	movs	r1, #0
 80011ec:	409c      	lsls	r4, r3
 80011ee:	e705      	b.n	8000ffc <__aeabi_ddiv+0x2c0>
 80011f0:	1936      	adds	r6, r6, r4
 80011f2:	3b01      	subs	r3, #1
 80011f4:	42b4      	cmp	r4, r6
 80011f6:	d900      	bls.n	80011fa <__aeabi_ddiv+0x4be>
 80011f8:	e6a6      	b.n	8000f48 <__aeabi_ddiv+0x20c>
 80011fa:	42b2      	cmp	r2, r6
 80011fc:	d800      	bhi.n	8001200 <__aeabi_ddiv+0x4c4>
 80011fe:	e6a3      	b.n	8000f48 <__aeabi_ddiv+0x20c>
 8001200:	1e83      	subs	r3, r0, #2
 8001202:	1936      	adds	r6, r6, r4
 8001204:	e6a0      	b.n	8000f48 <__aeabi_ddiv+0x20c>
 8001206:	1909      	adds	r1, r1, r4
 8001208:	3d01      	subs	r5, #1
 800120a:	428c      	cmp	r4, r1
 800120c:	d900      	bls.n	8001210 <__aeabi_ddiv+0x4d4>
 800120e:	e68d      	b.n	8000f2c <__aeabi_ddiv+0x1f0>
 8001210:	428a      	cmp	r2, r1
 8001212:	d800      	bhi.n	8001216 <__aeabi_ddiv+0x4da>
 8001214:	e68a      	b.n	8000f2c <__aeabi_ddiv+0x1f0>
 8001216:	1e85      	subs	r5, r0, #2
 8001218:	1909      	adds	r1, r1, r4
 800121a:	e687      	b.n	8000f2c <__aeabi_ddiv+0x1f0>
 800121c:	220f      	movs	r2, #15
 800121e:	402a      	ands	r2, r5
 8001220:	2a04      	cmp	r2, #4
 8001222:	d100      	bne.n	8001226 <__aeabi_ddiv+0x4ea>
 8001224:	e6bc      	b.n	8000fa0 <__aeabi_ddiv+0x264>
 8001226:	1d29      	adds	r1, r5, #4
 8001228:	42a9      	cmp	r1, r5
 800122a:	41ad      	sbcs	r5, r5
 800122c:	426d      	negs	r5, r5
 800122e:	08c9      	lsrs	r1, r1, #3
 8001230:	44a8      	add	r8, r5
 8001232:	e6b6      	b.n	8000fa2 <__aeabi_ddiv+0x266>
 8001234:	42af      	cmp	r7, r5
 8001236:	d900      	bls.n	800123a <__aeabi_ddiv+0x4fe>
 8001238:	e662      	b.n	8000f00 <__aeabi_ddiv+0x1c4>
 800123a:	4281      	cmp	r1, r0
 800123c:	d804      	bhi.n	8001248 <__aeabi_ddiv+0x50c>
 800123e:	d000      	beq.n	8001242 <__aeabi_ddiv+0x506>
 8001240:	e65e      	b.n	8000f00 <__aeabi_ddiv+0x1c4>
 8001242:	42ae      	cmp	r6, r5
 8001244:	d800      	bhi.n	8001248 <__aeabi_ddiv+0x50c>
 8001246:	e65b      	b.n	8000f00 <__aeabi_ddiv+0x1c4>
 8001248:	2302      	movs	r3, #2
 800124a:	425b      	negs	r3, r3
 800124c:	469c      	mov	ip, r3
 800124e:	9b00      	ldr	r3, [sp, #0]
 8001250:	44e0      	add	r8, ip
 8001252:	469c      	mov	ip, r3
 8001254:	4465      	add	r5, ip
 8001256:	429d      	cmp	r5, r3
 8001258:	419b      	sbcs	r3, r3
 800125a:	425b      	negs	r3, r3
 800125c:	191b      	adds	r3, r3, r4
 800125e:	18c0      	adds	r0, r0, r3
 8001260:	e64f      	b.n	8000f02 <__aeabi_ddiv+0x1c6>
 8001262:	42b2      	cmp	r2, r6
 8001264:	d800      	bhi.n	8001268 <__aeabi_ddiv+0x52c>
 8001266:	e612      	b.n	8000e8e <__aeabi_ddiv+0x152>
 8001268:	1e83      	subs	r3, r0, #2
 800126a:	1936      	adds	r6, r6, r4
 800126c:	e60f      	b.n	8000e8e <__aeabi_ddiv+0x152>
 800126e:	428a      	cmp	r2, r1
 8001270:	d800      	bhi.n	8001274 <__aeabi_ddiv+0x538>
 8001272:	e5fa      	b.n	8000e6a <__aeabi_ddiv+0x12e>
 8001274:	1e83      	subs	r3, r0, #2
 8001276:	4698      	mov	r8, r3
 8001278:	1909      	adds	r1, r1, r4
 800127a:	e5f6      	b.n	8000e6a <__aeabi_ddiv+0x12e>
 800127c:	4b24      	ldr	r3, [pc, #144]	; (8001310 <__aeabi_ddiv+0x5d4>)
 800127e:	0028      	movs	r0, r5
 8001280:	445b      	add	r3, fp
 8001282:	4641      	mov	r1, r8
 8001284:	409d      	lsls	r5, r3
 8001286:	4099      	lsls	r1, r3
 8001288:	40d0      	lsrs	r0, r2
 800128a:	1e6b      	subs	r3, r5, #1
 800128c:	419d      	sbcs	r5, r3
 800128e:	4643      	mov	r3, r8
 8001290:	4301      	orrs	r1, r0
 8001292:	4329      	orrs	r1, r5
 8001294:	40d3      	lsrs	r3, r2
 8001296:	074a      	lsls	r2, r1, #29
 8001298:	d100      	bne.n	800129c <__aeabi_ddiv+0x560>
 800129a:	e755      	b.n	8001148 <__aeabi_ddiv+0x40c>
 800129c:	220f      	movs	r2, #15
 800129e:	400a      	ands	r2, r1
 80012a0:	2a04      	cmp	r2, #4
 80012a2:	d000      	beq.n	80012a6 <__aeabi_ddiv+0x56a>
 80012a4:	e74a      	b.n	800113c <__aeabi_ddiv+0x400>
 80012a6:	e74f      	b.n	8001148 <__aeabi_ddiv+0x40c>
 80012a8:	0015      	movs	r5, r2
 80012aa:	4286      	cmp	r6, r0
 80012ac:	d000      	beq.n	80012b0 <__aeabi_ddiv+0x574>
 80012ae:	e66d      	b.n	8000f8c <__aeabi_ddiv+0x250>
 80012b0:	9a00      	ldr	r2, [sp, #0]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d000      	beq.n	80012b8 <__aeabi_ddiv+0x57c>
 80012b6:	e669      	b.n	8000f8c <__aeabi_ddiv+0x250>
 80012b8:	e66a      	b.n	8000f90 <__aeabi_ddiv+0x254>
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <__aeabi_ddiv+0x5d8>)
 80012bc:	445b      	add	r3, fp
 80012be:	2b00      	cmp	r3, #0
 80012c0:	dc00      	bgt.n	80012c4 <__aeabi_ddiv+0x588>
 80012c2:	e713      	b.n	80010ec <__aeabi_ddiv+0x3b0>
 80012c4:	2501      	movs	r5, #1
 80012c6:	2100      	movs	r1, #0
 80012c8:	44a8      	add	r8, r5
 80012ca:	e66a      	b.n	8000fa2 <__aeabi_ddiv+0x266>
 80012cc:	075d      	lsls	r5, r3, #29
 80012ce:	025b      	lsls	r3, r3, #9
 80012d0:	0b1a      	lsrs	r2, r3, #12
 80012d2:	08c9      	lsrs	r1, r1, #3
 80012d4:	2300      	movs	r3, #0
 80012d6:	430d      	orrs	r5, r1
 80012d8:	e587      	b.n	8000dea <__aeabi_ddiv+0xae>
 80012da:	9900      	ldr	r1, [sp, #0]
 80012dc:	3d02      	subs	r5, #2
 80012de:	004a      	lsls	r2, r1, #1
 80012e0:	428a      	cmp	r2, r1
 80012e2:	41bf      	sbcs	r7, r7
 80012e4:	427f      	negs	r7, r7
 80012e6:	193f      	adds	r7, r7, r4
 80012e8:	19f6      	adds	r6, r6, r7
 80012ea:	9200      	str	r2, [sp, #0]
 80012ec:	e7dd      	b.n	80012aa <__aeabi_ddiv+0x56e>
 80012ee:	2280      	movs	r2, #128	; 0x80
 80012f0:	4643      	mov	r3, r8
 80012f2:	0312      	lsls	r2, r2, #12
 80012f4:	431a      	orrs	r2, r3
 80012f6:	0312      	lsls	r2, r2, #12
 80012f8:	4b03      	ldr	r3, [pc, #12]	; (8001308 <__aeabi_ddiv+0x5cc>)
 80012fa:	0b12      	lsrs	r2, r2, #12
 80012fc:	e575      	b.n	8000dea <__aeabi_ddiv+0xae>
 80012fe:	9900      	ldr	r1, [sp, #0]
 8001300:	4299      	cmp	r1, r3
 8001302:	d3ea      	bcc.n	80012da <__aeabi_ddiv+0x59e>
 8001304:	0015      	movs	r5, r2
 8001306:	e7d3      	b.n	80012b0 <__aeabi_ddiv+0x574>
 8001308:	000007ff 	.word	0x000007ff
 800130c:	0000043e 	.word	0x0000043e
 8001310:	0000041e 	.word	0x0000041e
 8001314:	000003ff 	.word	0x000003ff

08001318 <__eqdf2>:
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	464e      	mov	r6, r9
 800131c:	4645      	mov	r5, r8
 800131e:	46de      	mov	lr, fp
 8001320:	4657      	mov	r7, sl
 8001322:	4690      	mov	r8, r2
 8001324:	b5e0      	push	{r5, r6, r7, lr}
 8001326:	0017      	movs	r7, r2
 8001328:	031a      	lsls	r2, r3, #12
 800132a:	0b12      	lsrs	r2, r2, #12
 800132c:	0005      	movs	r5, r0
 800132e:	4684      	mov	ip, r0
 8001330:	4819      	ldr	r0, [pc, #100]	; (8001398 <__eqdf2+0x80>)
 8001332:	030e      	lsls	r6, r1, #12
 8001334:	004c      	lsls	r4, r1, #1
 8001336:	4691      	mov	r9, r2
 8001338:	005a      	lsls	r2, r3, #1
 800133a:	0fdb      	lsrs	r3, r3, #31
 800133c:	469b      	mov	fp, r3
 800133e:	0b36      	lsrs	r6, r6, #12
 8001340:	0d64      	lsrs	r4, r4, #21
 8001342:	0fc9      	lsrs	r1, r1, #31
 8001344:	0d52      	lsrs	r2, r2, #21
 8001346:	4284      	cmp	r4, r0
 8001348:	d019      	beq.n	800137e <__eqdf2+0x66>
 800134a:	4282      	cmp	r2, r0
 800134c:	d010      	beq.n	8001370 <__eqdf2+0x58>
 800134e:	2001      	movs	r0, #1
 8001350:	4294      	cmp	r4, r2
 8001352:	d10e      	bne.n	8001372 <__eqdf2+0x5a>
 8001354:	454e      	cmp	r6, r9
 8001356:	d10c      	bne.n	8001372 <__eqdf2+0x5a>
 8001358:	2001      	movs	r0, #1
 800135a:	45c4      	cmp	ip, r8
 800135c:	d109      	bne.n	8001372 <__eqdf2+0x5a>
 800135e:	4559      	cmp	r1, fp
 8001360:	d017      	beq.n	8001392 <__eqdf2+0x7a>
 8001362:	2c00      	cmp	r4, #0
 8001364:	d105      	bne.n	8001372 <__eqdf2+0x5a>
 8001366:	0030      	movs	r0, r6
 8001368:	4328      	orrs	r0, r5
 800136a:	1e43      	subs	r3, r0, #1
 800136c:	4198      	sbcs	r0, r3
 800136e:	e000      	b.n	8001372 <__eqdf2+0x5a>
 8001370:	2001      	movs	r0, #1
 8001372:	bcf0      	pop	{r4, r5, r6, r7}
 8001374:	46bb      	mov	fp, r7
 8001376:	46b2      	mov	sl, r6
 8001378:	46a9      	mov	r9, r5
 800137a:	46a0      	mov	r8, r4
 800137c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137e:	0033      	movs	r3, r6
 8001380:	2001      	movs	r0, #1
 8001382:	432b      	orrs	r3, r5
 8001384:	d1f5      	bne.n	8001372 <__eqdf2+0x5a>
 8001386:	42a2      	cmp	r2, r4
 8001388:	d1f3      	bne.n	8001372 <__eqdf2+0x5a>
 800138a:	464b      	mov	r3, r9
 800138c:	433b      	orrs	r3, r7
 800138e:	d1f0      	bne.n	8001372 <__eqdf2+0x5a>
 8001390:	e7e2      	b.n	8001358 <__eqdf2+0x40>
 8001392:	2000      	movs	r0, #0
 8001394:	e7ed      	b.n	8001372 <__eqdf2+0x5a>
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	000007ff 	.word	0x000007ff

0800139c <__gedf2>:
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	4647      	mov	r7, r8
 80013a0:	46ce      	mov	lr, r9
 80013a2:	0004      	movs	r4, r0
 80013a4:	0018      	movs	r0, r3
 80013a6:	0016      	movs	r6, r2
 80013a8:	031b      	lsls	r3, r3, #12
 80013aa:	0b1b      	lsrs	r3, r3, #12
 80013ac:	4d2d      	ldr	r5, [pc, #180]	; (8001464 <__gedf2+0xc8>)
 80013ae:	004a      	lsls	r2, r1, #1
 80013b0:	4699      	mov	r9, r3
 80013b2:	b580      	push	{r7, lr}
 80013b4:	0043      	lsls	r3, r0, #1
 80013b6:	030f      	lsls	r7, r1, #12
 80013b8:	46a4      	mov	ip, r4
 80013ba:	46b0      	mov	r8, r6
 80013bc:	0b3f      	lsrs	r7, r7, #12
 80013be:	0d52      	lsrs	r2, r2, #21
 80013c0:	0fc9      	lsrs	r1, r1, #31
 80013c2:	0d5b      	lsrs	r3, r3, #21
 80013c4:	0fc0      	lsrs	r0, r0, #31
 80013c6:	42aa      	cmp	r2, r5
 80013c8:	d021      	beq.n	800140e <__gedf2+0x72>
 80013ca:	42ab      	cmp	r3, r5
 80013cc:	d013      	beq.n	80013f6 <__gedf2+0x5a>
 80013ce:	2a00      	cmp	r2, #0
 80013d0:	d122      	bne.n	8001418 <__gedf2+0x7c>
 80013d2:	433c      	orrs	r4, r7
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <__gedf2+0x42>
 80013d8:	464d      	mov	r5, r9
 80013da:	432e      	orrs	r6, r5
 80013dc:	d022      	beq.n	8001424 <__gedf2+0x88>
 80013de:	2c00      	cmp	r4, #0
 80013e0:	d010      	beq.n	8001404 <__gedf2+0x68>
 80013e2:	4281      	cmp	r1, r0
 80013e4:	d022      	beq.n	800142c <__gedf2+0x90>
 80013e6:	2002      	movs	r0, #2
 80013e8:	3901      	subs	r1, #1
 80013ea:	4008      	ands	r0, r1
 80013ec:	3801      	subs	r0, #1
 80013ee:	bcc0      	pop	{r6, r7}
 80013f0:	46b9      	mov	r9, r7
 80013f2:	46b0      	mov	r8, r6
 80013f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f6:	464d      	mov	r5, r9
 80013f8:	432e      	orrs	r6, r5
 80013fa:	d129      	bne.n	8001450 <__gedf2+0xb4>
 80013fc:	2a00      	cmp	r2, #0
 80013fe:	d1f0      	bne.n	80013e2 <__gedf2+0x46>
 8001400:	433c      	orrs	r4, r7
 8001402:	d1ee      	bne.n	80013e2 <__gedf2+0x46>
 8001404:	2800      	cmp	r0, #0
 8001406:	d1f2      	bne.n	80013ee <__gedf2+0x52>
 8001408:	2001      	movs	r0, #1
 800140a:	4240      	negs	r0, r0
 800140c:	e7ef      	b.n	80013ee <__gedf2+0x52>
 800140e:	003d      	movs	r5, r7
 8001410:	4325      	orrs	r5, r4
 8001412:	d11d      	bne.n	8001450 <__gedf2+0xb4>
 8001414:	4293      	cmp	r3, r2
 8001416:	d0ee      	beq.n	80013f6 <__gedf2+0x5a>
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1e2      	bne.n	80013e2 <__gedf2+0x46>
 800141c:	464c      	mov	r4, r9
 800141e:	4326      	orrs	r6, r4
 8001420:	d1df      	bne.n	80013e2 <__gedf2+0x46>
 8001422:	e7e0      	b.n	80013e6 <__gedf2+0x4a>
 8001424:	2000      	movs	r0, #0
 8001426:	2c00      	cmp	r4, #0
 8001428:	d0e1      	beq.n	80013ee <__gedf2+0x52>
 800142a:	e7dc      	b.n	80013e6 <__gedf2+0x4a>
 800142c:	429a      	cmp	r2, r3
 800142e:	dc0a      	bgt.n	8001446 <__gedf2+0xaa>
 8001430:	dbe8      	blt.n	8001404 <__gedf2+0x68>
 8001432:	454f      	cmp	r7, r9
 8001434:	d8d7      	bhi.n	80013e6 <__gedf2+0x4a>
 8001436:	d00e      	beq.n	8001456 <__gedf2+0xba>
 8001438:	2000      	movs	r0, #0
 800143a:	454f      	cmp	r7, r9
 800143c:	d2d7      	bcs.n	80013ee <__gedf2+0x52>
 800143e:	2900      	cmp	r1, #0
 8001440:	d0e2      	beq.n	8001408 <__gedf2+0x6c>
 8001442:	0008      	movs	r0, r1
 8001444:	e7d3      	b.n	80013ee <__gedf2+0x52>
 8001446:	4243      	negs	r3, r0
 8001448:	4158      	adcs	r0, r3
 800144a:	0040      	lsls	r0, r0, #1
 800144c:	3801      	subs	r0, #1
 800144e:	e7ce      	b.n	80013ee <__gedf2+0x52>
 8001450:	2002      	movs	r0, #2
 8001452:	4240      	negs	r0, r0
 8001454:	e7cb      	b.n	80013ee <__gedf2+0x52>
 8001456:	45c4      	cmp	ip, r8
 8001458:	d8c5      	bhi.n	80013e6 <__gedf2+0x4a>
 800145a:	2000      	movs	r0, #0
 800145c:	45c4      	cmp	ip, r8
 800145e:	d2c6      	bcs.n	80013ee <__gedf2+0x52>
 8001460:	e7ed      	b.n	800143e <__gedf2+0xa2>
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	000007ff 	.word	0x000007ff

08001468 <__ledf2>:
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	4647      	mov	r7, r8
 800146c:	46ce      	mov	lr, r9
 800146e:	0004      	movs	r4, r0
 8001470:	0018      	movs	r0, r3
 8001472:	0016      	movs	r6, r2
 8001474:	031b      	lsls	r3, r3, #12
 8001476:	0b1b      	lsrs	r3, r3, #12
 8001478:	4d2c      	ldr	r5, [pc, #176]	; (800152c <__ledf2+0xc4>)
 800147a:	004a      	lsls	r2, r1, #1
 800147c:	4699      	mov	r9, r3
 800147e:	b580      	push	{r7, lr}
 8001480:	0043      	lsls	r3, r0, #1
 8001482:	030f      	lsls	r7, r1, #12
 8001484:	46a4      	mov	ip, r4
 8001486:	46b0      	mov	r8, r6
 8001488:	0b3f      	lsrs	r7, r7, #12
 800148a:	0d52      	lsrs	r2, r2, #21
 800148c:	0fc9      	lsrs	r1, r1, #31
 800148e:	0d5b      	lsrs	r3, r3, #21
 8001490:	0fc0      	lsrs	r0, r0, #31
 8001492:	42aa      	cmp	r2, r5
 8001494:	d00d      	beq.n	80014b2 <__ledf2+0x4a>
 8001496:	42ab      	cmp	r3, r5
 8001498:	d010      	beq.n	80014bc <__ledf2+0x54>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d127      	bne.n	80014ee <__ledf2+0x86>
 800149e:	433c      	orrs	r4, r7
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d111      	bne.n	80014c8 <__ledf2+0x60>
 80014a4:	464d      	mov	r5, r9
 80014a6:	432e      	orrs	r6, r5
 80014a8:	d10e      	bne.n	80014c8 <__ledf2+0x60>
 80014aa:	2000      	movs	r0, #0
 80014ac:	2c00      	cmp	r4, #0
 80014ae:	d015      	beq.n	80014dc <__ledf2+0x74>
 80014b0:	e00e      	b.n	80014d0 <__ledf2+0x68>
 80014b2:	003d      	movs	r5, r7
 80014b4:	4325      	orrs	r5, r4
 80014b6:	d110      	bne.n	80014da <__ledf2+0x72>
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d118      	bne.n	80014ee <__ledf2+0x86>
 80014bc:	464d      	mov	r5, r9
 80014be:	432e      	orrs	r6, r5
 80014c0:	d10b      	bne.n	80014da <__ledf2+0x72>
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	d102      	bne.n	80014cc <__ledf2+0x64>
 80014c6:	433c      	orrs	r4, r7
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d00b      	beq.n	80014e4 <__ledf2+0x7c>
 80014cc:	4281      	cmp	r1, r0
 80014ce:	d014      	beq.n	80014fa <__ledf2+0x92>
 80014d0:	2002      	movs	r0, #2
 80014d2:	3901      	subs	r1, #1
 80014d4:	4008      	ands	r0, r1
 80014d6:	3801      	subs	r0, #1
 80014d8:	e000      	b.n	80014dc <__ledf2+0x74>
 80014da:	2002      	movs	r0, #2
 80014dc:	bcc0      	pop	{r6, r7}
 80014de:	46b9      	mov	r9, r7
 80014e0:	46b0      	mov	r8, r6
 80014e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d1f9      	bne.n	80014dc <__ledf2+0x74>
 80014e8:	2001      	movs	r0, #1
 80014ea:	4240      	negs	r0, r0
 80014ec:	e7f6      	b.n	80014dc <__ledf2+0x74>
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1ec      	bne.n	80014cc <__ledf2+0x64>
 80014f2:	464c      	mov	r4, r9
 80014f4:	4326      	orrs	r6, r4
 80014f6:	d1e9      	bne.n	80014cc <__ledf2+0x64>
 80014f8:	e7ea      	b.n	80014d0 <__ledf2+0x68>
 80014fa:	429a      	cmp	r2, r3
 80014fc:	dd04      	ble.n	8001508 <__ledf2+0xa0>
 80014fe:	4243      	negs	r3, r0
 8001500:	4158      	adcs	r0, r3
 8001502:	0040      	lsls	r0, r0, #1
 8001504:	3801      	subs	r0, #1
 8001506:	e7e9      	b.n	80014dc <__ledf2+0x74>
 8001508:	429a      	cmp	r2, r3
 800150a:	dbeb      	blt.n	80014e4 <__ledf2+0x7c>
 800150c:	454f      	cmp	r7, r9
 800150e:	d8df      	bhi.n	80014d0 <__ledf2+0x68>
 8001510:	d006      	beq.n	8001520 <__ledf2+0xb8>
 8001512:	2000      	movs	r0, #0
 8001514:	454f      	cmp	r7, r9
 8001516:	d2e1      	bcs.n	80014dc <__ledf2+0x74>
 8001518:	2900      	cmp	r1, #0
 800151a:	d0e5      	beq.n	80014e8 <__ledf2+0x80>
 800151c:	0008      	movs	r0, r1
 800151e:	e7dd      	b.n	80014dc <__ledf2+0x74>
 8001520:	45c4      	cmp	ip, r8
 8001522:	d8d5      	bhi.n	80014d0 <__ledf2+0x68>
 8001524:	2000      	movs	r0, #0
 8001526:	45c4      	cmp	ip, r8
 8001528:	d2d8      	bcs.n	80014dc <__ledf2+0x74>
 800152a:	e7f5      	b.n	8001518 <__ledf2+0xb0>
 800152c:	000007ff 	.word	0x000007ff

08001530 <__aeabi_dmul>:
 8001530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001532:	4645      	mov	r5, r8
 8001534:	46de      	mov	lr, fp
 8001536:	4657      	mov	r7, sl
 8001538:	464e      	mov	r6, r9
 800153a:	b5e0      	push	{r5, r6, r7, lr}
 800153c:	001f      	movs	r7, r3
 800153e:	030b      	lsls	r3, r1, #12
 8001540:	0b1b      	lsrs	r3, r3, #12
 8001542:	469b      	mov	fp, r3
 8001544:	004d      	lsls	r5, r1, #1
 8001546:	0fcb      	lsrs	r3, r1, #31
 8001548:	0004      	movs	r4, r0
 800154a:	4691      	mov	r9, r2
 800154c:	4698      	mov	r8, r3
 800154e:	b087      	sub	sp, #28
 8001550:	0d6d      	lsrs	r5, r5, #21
 8001552:	d100      	bne.n	8001556 <__aeabi_dmul+0x26>
 8001554:	e1cd      	b.n	80018f2 <__aeabi_dmul+0x3c2>
 8001556:	4bce      	ldr	r3, [pc, #824]	; (8001890 <__aeabi_dmul+0x360>)
 8001558:	429d      	cmp	r5, r3
 800155a:	d100      	bne.n	800155e <__aeabi_dmul+0x2e>
 800155c:	e1e9      	b.n	8001932 <__aeabi_dmul+0x402>
 800155e:	465a      	mov	r2, fp
 8001560:	0f43      	lsrs	r3, r0, #29
 8001562:	00d2      	lsls	r2, r2, #3
 8001564:	4313      	orrs	r3, r2
 8001566:	2280      	movs	r2, #128	; 0x80
 8001568:	0412      	lsls	r2, r2, #16
 800156a:	431a      	orrs	r2, r3
 800156c:	00c3      	lsls	r3, r0, #3
 800156e:	469a      	mov	sl, r3
 8001570:	4bc8      	ldr	r3, [pc, #800]	; (8001894 <__aeabi_dmul+0x364>)
 8001572:	4693      	mov	fp, r2
 8001574:	469c      	mov	ip, r3
 8001576:	2300      	movs	r3, #0
 8001578:	2600      	movs	r6, #0
 800157a:	4465      	add	r5, ip
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	033c      	lsls	r4, r7, #12
 8001580:	007b      	lsls	r3, r7, #1
 8001582:	4648      	mov	r0, r9
 8001584:	0b24      	lsrs	r4, r4, #12
 8001586:	0d5b      	lsrs	r3, r3, #21
 8001588:	0fff      	lsrs	r7, r7, #31
 800158a:	2b00      	cmp	r3, #0
 800158c:	d100      	bne.n	8001590 <__aeabi_dmul+0x60>
 800158e:	e189      	b.n	80018a4 <__aeabi_dmul+0x374>
 8001590:	4abf      	ldr	r2, [pc, #764]	; (8001890 <__aeabi_dmul+0x360>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d019      	beq.n	80015ca <__aeabi_dmul+0x9a>
 8001596:	0f42      	lsrs	r2, r0, #29
 8001598:	00e4      	lsls	r4, r4, #3
 800159a:	4322      	orrs	r2, r4
 800159c:	2480      	movs	r4, #128	; 0x80
 800159e:	0424      	lsls	r4, r4, #16
 80015a0:	4314      	orrs	r4, r2
 80015a2:	4abc      	ldr	r2, [pc, #752]	; (8001894 <__aeabi_dmul+0x364>)
 80015a4:	2100      	movs	r1, #0
 80015a6:	4694      	mov	ip, r2
 80015a8:	4642      	mov	r2, r8
 80015aa:	4463      	add	r3, ip
 80015ac:	195b      	adds	r3, r3, r5
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	9b01      	ldr	r3, [sp, #4]
 80015b2:	407a      	eors	r2, r7
 80015b4:	3301      	adds	r3, #1
 80015b6:	00c0      	lsls	r0, r0, #3
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	9302      	str	r3, [sp, #8]
 80015bc:	2e0a      	cmp	r6, #10
 80015be:	dd1c      	ble.n	80015fa <__aeabi_dmul+0xca>
 80015c0:	003a      	movs	r2, r7
 80015c2:	2e0b      	cmp	r6, #11
 80015c4:	d05e      	beq.n	8001684 <__aeabi_dmul+0x154>
 80015c6:	4647      	mov	r7, r8
 80015c8:	e056      	b.n	8001678 <__aeabi_dmul+0x148>
 80015ca:	4649      	mov	r1, r9
 80015cc:	4bb0      	ldr	r3, [pc, #704]	; (8001890 <__aeabi_dmul+0x360>)
 80015ce:	4321      	orrs	r1, r4
 80015d0:	18eb      	adds	r3, r5, r3
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	2900      	cmp	r1, #0
 80015d6:	d12a      	bne.n	800162e <__aeabi_dmul+0xfe>
 80015d8:	2080      	movs	r0, #128	; 0x80
 80015da:	2202      	movs	r2, #2
 80015dc:	0100      	lsls	r0, r0, #4
 80015de:	002b      	movs	r3, r5
 80015e0:	4684      	mov	ip, r0
 80015e2:	4316      	orrs	r6, r2
 80015e4:	4642      	mov	r2, r8
 80015e6:	4463      	add	r3, ip
 80015e8:	407a      	eors	r2, r7
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	9302      	str	r3, [sp, #8]
 80015ee:	2e0a      	cmp	r6, #10
 80015f0:	dd00      	ble.n	80015f4 <__aeabi_dmul+0xc4>
 80015f2:	e231      	b.n	8001a58 <__aeabi_dmul+0x528>
 80015f4:	2000      	movs	r0, #0
 80015f6:	2400      	movs	r4, #0
 80015f8:	2102      	movs	r1, #2
 80015fa:	2e02      	cmp	r6, #2
 80015fc:	dc26      	bgt.n	800164c <__aeabi_dmul+0x11c>
 80015fe:	3e01      	subs	r6, #1
 8001600:	2e01      	cmp	r6, #1
 8001602:	d852      	bhi.n	80016aa <__aeabi_dmul+0x17a>
 8001604:	2902      	cmp	r1, #2
 8001606:	d04c      	beq.n	80016a2 <__aeabi_dmul+0x172>
 8001608:	2901      	cmp	r1, #1
 800160a:	d000      	beq.n	800160e <__aeabi_dmul+0xde>
 800160c:	e118      	b.n	8001840 <__aeabi_dmul+0x310>
 800160e:	2300      	movs	r3, #0
 8001610:	2400      	movs	r4, #0
 8001612:	2500      	movs	r5, #0
 8001614:	051b      	lsls	r3, r3, #20
 8001616:	4323      	orrs	r3, r4
 8001618:	07d2      	lsls	r2, r2, #31
 800161a:	4313      	orrs	r3, r2
 800161c:	0028      	movs	r0, r5
 800161e:	0019      	movs	r1, r3
 8001620:	b007      	add	sp, #28
 8001622:	bcf0      	pop	{r4, r5, r6, r7}
 8001624:	46bb      	mov	fp, r7
 8001626:	46b2      	mov	sl, r6
 8001628:	46a9      	mov	r9, r5
 800162a:	46a0      	mov	r8, r4
 800162c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162e:	2180      	movs	r1, #128	; 0x80
 8001630:	2203      	movs	r2, #3
 8001632:	0109      	lsls	r1, r1, #4
 8001634:	002b      	movs	r3, r5
 8001636:	468c      	mov	ip, r1
 8001638:	4316      	orrs	r6, r2
 800163a:	4642      	mov	r2, r8
 800163c:	4463      	add	r3, ip
 800163e:	407a      	eors	r2, r7
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	2e0a      	cmp	r6, #10
 8001646:	dd00      	ble.n	800164a <__aeabi_dmul+0x11a>
 8001648:	e228      	b.n	8001a9c <__aeabi_dmul+0x56c>
 800164a:	2103      	movs	r1, #3
 800164c:	2501      	movs	r5, #1
 800164e:	40b5      	lsls	r5, r6
 8001650:	46ac      	mov	ip, r5
 8001652:	26a6      	movs	r6, #166	; 0xa6
 8001654:	4663      	mov	r3, ip
 8001656:	00f6      	lsls	r6, r6, #3
 8001658:	4035      	ands	r5, r6
 800165a:	4233      	tst	r3, r6
 800165c:	d10b      	bne.n	8001676 <__aeabi_dmul+0x146>
 800165e:	2690      	movs	r6, #144	; 0x90
 8001660:	00b6      	lsls	r6, r6, #2
 8001662:	4233      	tst	r3, r6
 8001664:	d118      	bne.n	8001698 <__aeabi_dmul+0x168>
 8001666:	3eb9      	subs	r6, #185	; 0xb9
 8001668:	3eff      	subs	r6, #255	; 0xff
 800166a:	421e      	tst	r6, r3
 800166c:	d01d      	beq.n	80016aa <__aeabi_dmul+0x17a>
 800166e:	46a3      	mov	fp, r4
 8001670:	4682      	mov	sl, r0
 8001672:	9100      	str	r1, [sp, #0]
 8001674:	e000      	b.n	8001678 <__aeabi_dmul+0x148>
 8001676:	0017      	movs	r7, r2
 8001678:	9900      	ldr	r1, [sp, #0]
 800167a:	003a      	movs	r2, r7
 800167c:	2902      	cmp	r1, #2
 800167e:	d010      	beq.n	80016a2 <__aeabi_dmul+0x172>
 8001680:	465c      	mov	r4, fp
 8001682:	4650      	mov	r0, sl
 8001684:	2903      	cmp	r1, #3
 8001686:	d1bf      	bne.n	8001608 <__aeabi_dmul+0xd8>
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	031b      	lsls	r3, r3, #12
 800168c:	431c      	orrs	r4, r3
 800168e:	0324      	lsls	r4, r4, #12
 8001690:	0005      	movs	r5, r0
 8001692:	4b7f      	ldr	r3, [pc, #508]	; (8001890 <__aeabi_dmul+0x360>)
 8001694:	0b24      	lsrs	r4, r4, #12
 8001696:	e7bd      	b.n	8001614 <__aeabi_dmul+0xe4>
 8001698:	2480      	movs	r4, #128	; 0x80
 800169a:	2200      	movs	r2, #0
 800169c:	4b7c      	ldr	r3, [pc, #496]	; (8001890 <__aeabi_dmul+0x360>)
 800169e:	0324      	lsls	r4, r4, #12
 80016a0:	e7b8      	b.n	8001614 <__aeabi_dmul+0xe4>
 80016a2:	2400      	movs	r4, #0
 80016a4:	2500      	movs	r5, #0
 80016a6:	4b7a      	ldr	r3, [pc, #488]	; (8001890 <__aeabi_dmul+0x360>)
 80016a8:	e7b4      	b.n	8001614 <__aeabi_dmul+0xe4>
 80016aa:	4653      	mov	r3, sl
 80016ac:	041e      	lsls	r6, r3, #16
 80016ae:	0c36      	lsrs	r6, r6, #16
 80016b0:	0c1f      	lsrs	r7, r3, #16
 80016b2:	0033      	movs	r3, r6
 80016b4:	0c01      	lsrs	r1, r0, #16
 80016b6:	0400      	lsls	r0, r0, #16
 80016b8:	0c00      	lsrs	r0, r0, #16
 80016ba:	4343      	muls	r3, r0
 80016bc:	4698      	mov	r8, r3
 80016be:	0003      	movs	r3, r0
 80016c0:	437b      	muls	r3, r7
 80016c2:	4699      	mov	r9, r3
 80016c4:	0033      	movs	r3, r6
 80016c6:	434b      	muls	r3, r1
 80016c8:	469c      	mov	ip, r3
 80016ca:	4643      	mov	r3, r8
 80016cc:	000d      	movs	r5, r1
 80016ce:	0c1b      	lsrs	r3, r3, #16
 80016d0:	469a      	mov	sl, r3
 80016d2:	437d      	muls	r5, r7
 80016d4:	44cc      	add	ip, r9
 80016d6:	44d4      	add	ip, sl
 80016d8:	9500      	str	r5, [sp, #0]
 80016da:	45e1      	cmp	r9, ip
 80016dc:	d904      	bls.n	80016e8 <__aeabi_dmul+0x1b8>
 80016de:	2380      	movs	r3, #128	; 0x80
 80016e0:	025b      	lsls	r3, r3, #9
 80016e2:	4699      	mov	r9, r3
 80016e4:	444d      	add	r5, r9
 80016e6:	9500      	str	r5, [sp, #0]
 80016e8:	4663      	mov	r3, ip
 80016ea:	0c1b      	lsrs	r3, r3, #16
 80016ec:	001d      	movs	r5, r3
 80016ee:	4663      	mov	r3, ip
 80016f0:	041b      	lsls	r3, r3, #16
 80016f2:	469c      	mov	ip, r3
 80016f4:	4643      	mov	r3, r8
 80016f6:	041b      	lsls	r3, r3, #16
 80016f8:	0c1b      	lsrs	r3, r3, #16
 80016fa:	4698      	mov	r8, r3
 80016fc:	4663      	mov	r3, ip
 80016fe:	4443      	add	r3, r8
 8001700:	9303      	str	r3, [sp, #12]
 8001702:	0c23      	lsrs	r3, r4, #16
 8001704:	4698      	mov	r8, r3
 8001706:	0033      	movs	r3, r6
 8001708:	0424      	lsls	r4, r4, #16
 800170a:	0c24      	lsrs	r4, r4, #16
 800170c:	4363      	muls	r3, r4
 800170e:	469c      	mov	ip, r3
 8001710:	0023      	movs	r3, r4
 8001712:	437b      	muls	r3, r7
 8001714:	4699      	mov	r9, r3
 8001716:	4643      	mov	r3, r8
 8001718:	435e      	muls	r6, r3
 800171a:	435f      	muls	r7, r3
 800171c:	444e      	add	r6, r9
 800171e:	4663      	mov	r3, ip
 8001720:	46b2      	mov	sl, r6
 8001722:	0c1e      	lsrs	r6, r3, #16
 8001724:	4456      	add	r6, sl
 8001726:	45b1      	cmp	r9, r6
 8001728:	d903      	bls.n	8001732 <__aeabi_dmul+0x202>
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	025b      	lsls	r3, r3, #9
 800172e:	4699      	mov	r9, r3
 8001730:	444f      	add	r7, r9
 8001732:	0c33      	lsrs	r3, r6, #16
 8001734:	4699      	mov	r9, r3
 8001736:	003b      	movs	r3, r7
 8001738:	444b      	add	r3, r9
 800173a:	9305      	str	r3, [sp, #20]
 800173c:	4663      	mov	r3, ip
 800173e:	46ac      	mov	ip, r5
 8001740:	041f      	lsls	r7, r3, #16
 8001742:	0c3f      	lsrs	r7, r7, #16
 8001744:	0436      	lsls	r6, r6, #16
 8001746:	19f6      	adds	r6, r6, r7
 8001748:	44b4      	add	ip, r6
 800174a:	4663      	mov	r3, ip
 800174c:	9304      	str	r3, [sp, #16]
 800174e:	465b      	mov	r3, fp
 8001750:	0c1b      	lsrs	r3, r3, #16
 8001752:	469c      	mov	ip, r3
 8001754:	465b      	mov	r3, fp
 8001756:	041f      	lsls	r7, r3, #16
 8001758:	0c3f      	lsrs	r7, r7, #16
 800175a:	003b      	movs	r3, r7
 800175c:	4343      	muls	r3, r0
 800175e:	4699      	mov	r9, r3
 8001760:	4663      	mov	r3, ip
 8001762:	4343      	muls	r3, r0
 8001764:	469a      	mov	sl, r3
 8001766:	464b      	mov	r3, r9
 8001768:	4660      	mov	r0, ip
 800176a:	0c1b      	lsrs	r3, r3, #16
 800176c:	469b      	mov	fp, r3
 800176e:	4348      	muls	r0, r1
 8001770:	4379      	muls	r1, r7
 8001772:	4451      	add	r1, sl
 8001774:	4459      	add	r1, fp
 8001776:	458a      	cmp	sl, r1
 8001778:	d903      	bls.n	8001782 <__aeabi_dmul+0x252>
 800177a:	2380      	movs	r3, #128	; 0x80
 800177c:	025b      	lsls	r3, r3, #9
 800177e:	469a      	mov	sl, r3
 8001780:	4450      	add	r0, sl
 8001782:	0c0b      	lsrs	r3, r1, #16
 8001784:	469a      	mov	sl, r3
 8001786:	464b      	mov	r3, r9
 8001788:	041b      	lsls	r3, r3, #16
 800178a:	0c1b      	lsrs	r3, r3, #16
 800178c:	4699      	mov	r9, r3
 800178e:	003b      	movs	r3, r7
 8001790:	4363      	muls	r3, r4
 8001792:	0409      	lsls	r1, r1, #16
 8001794:	4645      	mov	r5, r8
 8001796:	4449      	add	r1, r9
 8001798:	4699      	mov	r9, r3
 800179a:	4663      	mov	r3, ip
 800179c:	435c      	muls	r4, r3
 800179e:	436b      	muls	r3, r5
 80017a0:	469c      	mov	ip, r3
 80017a2:	464b      	mov	r3, r9
 80017a4:	0c1b      	lsrs	r3, r3, #16
 80017a6:	4698      	mov	r8, r3
 80017a8:	436f      	muls	r7, r5
 80017aa:	193f      	adds	r7, r7, r4
 80017ac:	4447      	add	r7, r8
 80017ae:	4450      	add	r0, sl
 80017b0:	42bc      	cmp	r4, r7
 80017b2:	d903      	bls.n	80017bc <__aeabi_dmul+0x28c>
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	025b      	lsls	r3, r3, #9
 80017b8:	4698      	mov	r8, r3
 80017ba:	44c4      	add	ip, r8
 80017bc:	9b04      	ldr	r3, [sp, #16]
 80017be:	9d00      	ldr	r5, [sp, #0]
 80017c0:	4698      	mov	r8, r3
 80017c2:	4445      	add	r5, r8
 80017c4:	42b5      	cmp	r5, r6
 80017c6:	41b6      	sbcs	r6, r6
 80017c8:	4273      	negs	r3, r6
 80017ca:	4698      	mov	r8, r3
 80017cc:	464b      	mov	r3, r9
 80017ce:	041e      	lsls	r6, r3, #16
 80017d0:	9b05      	ldr	r3, [sp, #20]
 80017d2:	043c      	lsls	r4, r7, #16
 80017d4:	4699      	mov	r9, r3
 80017d6:	0c36      	lsrs	r6, r6, #16
 80017d8:	19a4      	adds	r4, r4, r6
 80017da:	444c      	add	r4, r9
 80017dc:	46a1      	mov	r9, r4
 80017de:	4683      	mov	fp, r0
 80017e0:	186e      	adds	r6, r5, r1
 80017e2:	44c1      	add	r9, r8
 80017e4:	428e      	cmp	r6, r1
 80017e6:	4189      	sbcs	r1, r1
 80017e8:	44cb      	add	fp, r9
 80017ea:	465d      	mov	r5, fp
 80017ec:	4249      	negs	r1, r1
 80017ee:	186d      	adds	r5, r5, r1
 80017f0:	429c      	cmp	r4, r3
 80017f2:	41a4      	sbcs	r4, r4
 80017f4:	45c1      	cmp	r9, r8
 80017f6:	419b      	sbcs	r3, r3
 80017f8:	4583      	cmp	fp, r0
 80017fa:	4180      	sbcs	r0, r0
 80017fc:	428d      	cmp	r5, r1
 80017fe:	4189      	sbcs	r1, r1
 8001800:	425b      	negs	r3, r3
 8001802:	4264      	negs	r4, r4
 8001804:	431c      	orrs	r4, r3
 8001806:	4240      	negs	r0, r0
 8001808:	9b03      	ldr	r3, [sp, #12]
 800180a:	4249      	negs	r1, r1
 800180c:	4301      	orrs	r1, r0
 800180e:	0270      	lsls	r0, r6, #9
 8001810:	0c3f      	lsrs	r7, r7, #16
 8001812:	4318      	orrs	r0, r3
 8001814:	19e4      	adds	r4, r4, r7
 8001816:	1e47      	subs	r7, r0, #1
 8001818:	41b8      	sbcs	r0, r7
 800181a:	1864      	adds	r4, r4, r1
 800181c:	4464      	add	r4, ip
 800181e:	0df6      	lsrs	r6, r6, #23
 8001820:	0261      	lsls	r1, r4, #9
 8001822:	4330      	orrs	r0, r6
 8001824:	0dec      	lsrs	r4, r5, #23
 8001826:	026e      	lsls	r6, r5, #9
 8001828:	430c      	orrs	r4, r1
 800182a:	4330      	orrs	r0, r6
 800182c:	01c9      	lsls	r1, r1, #7
 800182e:	d400      	bmi.n	8001832 <__aeabi_dmul+0x302>
 8001830:	e0f1      	b.n	8001a16 <__aeabi_dmul+0x4e6>
 8001832:	2101      	movs	r1, #1
 8001834:	0843      	lsrs	r3, r0, #1
 8001836:	4001      	ands	r1, r0
 8001838:	430b      	orrs	r3, r1
 800183a:	07e0      	lsls	r0, r4, #31
 800183c:	4318      	orrs	r0, r3
 800183e:	0864      	lsrs	r4, r4, #1
 8001840:	4915      	ldr	r1, [pc, #84]	; (8001898 <__aeabi_dmul+0x368>)
 8001842:	9b02      	ldr	r3, [sp, #8]
 8001844:	468c      	mov	ip, r1
 8001846:	4463      	add	r3, ip
 8001848:	2b00      	cmp	r3, #0
 800184a:	dc00      	bgt.n	800184e <__aeabi_dmul+0x31e>
 800184c:	e097      	b.n	800197e <__aeabi_dmul+0x44e>
 800184e:	0741      	lsls	r1, r0, #29
 8001850:	d009      	beq.n	8001866 <__aeabi_dmul+0x336>
 8001852:	210f      	movs	r1, #15
 8001854:	4001      	ands	r1, r0
 8001856:	2904      	cmp	r1, #4
 8001858:	d005      	beq.n	8001866 <__aeabi_dmul+0x336>
 800185a:	1d01      	adds	r1, r0, #4
 800185c:	4281      	cmp	r1, r0
 800185e:	4180      	sbcs	r0, r0
 8001860:	4240      	negs	r0, r0
 8001862:	1824      	adds	r4, r4, r0
 8001864:	0008      	movs	r0, r1
 8001866:	01e1      	lsls	r1, r4, #7
 8001868:	d506      	bpl.n	8001878 <__aeabi_dmul+0x348>
 800186a:	2180      	movs	r1, #128	; 0x80
 800186c:	00c9      	lsls	r1, r1, #3
 800186e:	468c      	mov	ip, r1
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <__aeabi_dmul+0x36c>)
 8001872:	401c      	ands	r4, r3
 8001874:	9b02      	ldr	r3, [sp, #8]
 8001876:	4463      	add	r3, ip
 8001878:	4909      	ldr	r1, [pc, #36]	; (80018a0 <__aeabi_dmul+0x370>)
 800187a:	428b      	cmp	r3, r1
 800187c:	dd00      	ble.n	8001880 <__aeabi_dmul+0x350>
 800187e:	e710      	b.n	80016a2 <__aeabi_dmul+0x172>
 8001880:	0761      	lsls	r1, r4, #29
 8001882:	08c5      	lsrs	r5, r0, #3
 8001884:	0264      	lsls	r4, r4, #9
 8001886:	055b      	lsls	r3, r3, #21
 8001888:	430d      	orrs	r5, r1
 800188a:	0b24      	lsrs	r4, r4, #12
 800188c:	0d5b      	lsrs	r3, r3, #21
 800188e:	e6c1      	b.n	8001614 <__aeabi_dmul+0xe4>
 8001890:	000007ff 	.word	0x000007ff
 8001894:	fffffc01 	.word	0xfffffc01
 8001898:	000003ff 	.word	0x000003ff
 800189c:	feffffff 	.word	0xfeffffff
 80018a0:	000007fe 	.word	0x000007fe
 80018a4:	464b      	mov	r3, r9
 80018a6:	4323      	orrs	r3, r4
 80018a8:	d059      	beq.n	800195e <__aeabi_dmul+0x42e>
 80018aa:	2c00      	cmp	r4, #0
 80018ac:	d100      	bne.n	80018b0 <__aeabi_dmul+0x380>
 80018ae:	e0a3      	b.n	80019f8 <__aeabi_dmul+0x4c8>
 80018b0:	0020      	movs	r0, r4
 80018b2:	f000 fd2b 	bl	800230c <__clzsi2>
 80018b6:	0001      	movs	r1, r0
 80018b8:	0003      	movs	r3, r0
 80018ba:	390b      	subs	r1, #11
 80018bc:	221d      	movs	r2, #29
 80018be:	1a52      	subs	r2, r2, r1
 80018c0:	4649      	mov	r1, r9
 80018c2:	0018      	movs	r0, r3
 80018c4:	40d1      	lsrs	r1, r2
 80018c6:	464a      	mov	r2, r9
 80018c8:	3808      	subs	r0, #8
 80018ca:	4082      	lsls	r2, r0
 80018cc:	4084      	lsls	r4, r0
 80018ce:	0010      	movs	r0, r2
 80018d0:	430c      	orrs	r4, r1
 80018d2:	4a74      	ldr	r2, [pc, #464]	; (8001aa4 <__aeabi_dmul+0x574>)
 80018d4:	1aeb      	subs	r3, r5, r3
 80018d6:	4694      	mov	ip, r2
 80018d8:	4642      	mov	r2, r8
 80018da:	4463      	add	r3, ip
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	9b01      	ldr	r3, [sp, #4]
 80018e0:	407a      	eors	r2, r7
 80018e2:	3301      	adds	r3, #1
 80018e4:	2100      	movs	r1, #0
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	9302      	str	r3, [sp, #8]
 80018ea:	2e0a      	cmp	r6, #10
 80018ec:	dd00      	ble.n	80018f0 <__aeabi_dmul+0x3c0>
 80018ee:	e667      	b.n	80015c0 <__aeabi_dmul+0x90>
 80018f0:	e683      	b.n	80015fa <__aeabi_dmul+0xca>
 80018f2:	465b      	mov	r3, fp
 80018f4:	4303      	orrs	r3, r0
 80018f6:	469a      	mov	sl, r3
 80018f8:	d02a      	beq.n	8001950 <__aeabi_dmul+0x420>
 80018fa:	465b      	mov	r3, fp
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d06d      	beq.n	80019dc <__aeabi_dmul+0x4ac>
 8001900:	4658      	mov	r0, fp
 8001902:	f000 fd03 	bl	800230c <__clzsi2>
 8001906:	0001      	movs	r1, r0
 8001908:	0003      	movs	r3, r0
 800190a:	390b      	subs	r1, #11
 800190c:	221d      	movs	r2, #29
 800190e:	1a52      	subs	r2, r2, r1
 8001910:	0021      	movs	r1, r4
 8001912:	0018      	movs	r0, r3
 8001914:	465d      	mov	r5, fp
 8001916:	40d1      	lsrs	r1, r2
 8001918:	3808      	subs	r0, #8
 800191a:	4085      	lsls	r5, r0
 800191c:	000a      	movs	r2, r1
 800191e:	4084      	lsls	r4, r0
 8001920:	432a      	orrs	r2, r5
 8001922:	4693      	mov	fp, r2
 8001924:	46a2      	mov	sl, r4
 8001926:	4d5f      	ldr	r5, [pc, #380]	; (8001aa4 <__aeabi_dmul+0x574>)
 8001928:	2600      	movs	r6, #0
 800192a:	1aed      	subs	r5, r5, r3
 800192c:	2300      	movs	r3, #0
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	e625      	b.n	800157e <__aeabi_dmul+0x4e>
 8001932:	465b      	mov	r3, fp
 8001934:	4303      	orrs	r3, r0
 8001936:	469a      	mov	sl, r3
 8001938:	d105      	bne.n	8001946 <__aeabi_dmul+0x416>
 800193a:	2300      	movs	r3, #0
 800193c:	469b      	mov	fp, r3
 800193e:	3302      	adds	r3, #2
 8001940:	2608      	movs	r6, #8
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	e61b      	b.n	800157e <__aeabi_dmul+0x4e>
 8001946:	2303      	movs	r3, #3
 8001948:	4682      	mov	sl, r0
 800194a:	260c      	movs	r6, #12
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	e616      	b.n	800157e <__aeabi_dmul+0x4e>
 8001950:	2300      	movs	r3, #0
 8001952:	469b      	mov	fp, r3
 8001954:	3301      	adds	r3, #1
 8001956:	2604      	movs	r6, #4
 8001958:	2500      	movs	r5, #0
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	e60f      	b.n	800157e <__aeabi_dmul+0x4e>
 800195e:	4642      	mov	r2, r8
 8001960:	3301      	adds	r3, #1
 8001962:	9501      	str	r5, [sp, #4]
 8001964:	431e      	orrs	r6, r3
 8001966:	9b01      	ldr	r3, [sp, #4]
 8001968:	407a      	eors	r2, r7
 800196a:	3301      	adds	r3, #1
 800196c:	2400      	movs	r4, #0
 800196e:	2000      	movs	r0, #0
 8001970:	2101      	movs	r1, #1
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	9302      	str	r3, [sp, #8]
 8001976:	2e0a      	cmp	r6, #10
 8001978:	dd00      	ble.n	800197c <__aeabi_dmul+0x44c>
 800197a:	e621      	b.n	80015c0 <__aeabi_dmul+0x90>
 800197c:	e63d      	b.n	80015fa <__aeabi_dmul+0xca>
 800197e:	2101      	movs	r1, #1
 8001980:	1ac9      	subs	r1, r1, r3
 8001982:	2938      	cmp	r1, #56	; 0x38
 8001984:	dd00      	ble.n	8001988 <__aeabi_dmul+0x458>
 8001986:	e642      	b.n	800160e <__aeabi_dmul+0xde>
 8001988:	291f      	cmp	r1, #31
 800198a:	dd47      	ble.n	8001a1c <__aeabi_dmul+0x4ec>
 800198c:	261f      	movs	r6, #31
 800198e:	0025      	movs	r5, r4
 8001990:	4276      	negs	r6, r6
 8001992:	1af3      	subs	r3, r6, r3
 8001994:	40dd      	lsrs	r5, r3
 8001996:	002b      	movs	r3, r5
 8001998:	2920      	cmp	r1, #32
 800199a:	d005      	beq.n	80019a8 <__aeabi_dmul+0x478>
 800199c:	4942      	ldr	r1, [pc, #264]	; (8001aa8 <__aeabi_dmul+0x578>)
 800199e:	9d02      	ldr	r5, [sp, #8]
 80019a0:	468c      	mov	ip, r1
 80019a2:	4465      	add	r5, ip
 80019a4:	40ac      	lsls	r4, r5
 80019a6:	4320      	orrs	r0, r4
 80019a8:	1e41      	subs	r1, r0, #1
 80019aa:	4188      	sbcs	r0, r1
 80019ac:	4318      	orrs	r0, r3
 80019ae:	2307      	movs	r3, #7
 80019b0:	001d      	movs	r5, r3
 80019b2:	2400      	movs	r4, #0
 80019b4:	4005      	ands	r5, r0
 80019b6:	4203      	tst	r3, r0
 80019b8:	d04a      	beq.n	8001a50 <__aeabi_dmul+0x520>
 80019ba:	230f      	movs	r3, #15
 80019bc:	2400      	movs	r4, #0
 80019be:	4003      	ands	r3, r0
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d042      	beq.n	8001a4a <__aeabi_dmul+0x51a>
 80019c4:	1d03      	adds	r3, r0, #4
 80019c6:	4283      	cmp	r3, r0
 80019c8:	4180      	sbcs	r0, r0
 80019ca:	4240      	negs	r0, r0
 80019cc:	1824      	adds	r4, r4, r0
 80019ce:	0018      	movs	r0, r3
 80019d0:	0223      	lsls	r3, r4, #8
 80019d2:	d53a      	bpl.n	8001a4a <__aeabi_dmul+0x51a>
 80019d4:	2301      	movs	r3, #1
 80019d6:	2400      	movs	r4, #0
 80019d8:	2500      	movs	r5, #0
 80019da:	e61b      	b.n	8001614 <__aeabi_dmul+0xe4>
 80019dc:	f000 fc96 	bl	800230c <__clzsi2>
 80019e0:	0001      	movs	r1, r0
 80019e2:	0003      	movs	r3, r0
 80019e4:	3115      	adds	r1, #21
 80019e6:	3320      	adds	r3, #32
 80019e8:	291c      	cmp	r1, #28
 80019ea:	dd8f      	ble.n	800190c <__aeabi_dmul+0x3dc>
 80019ec:	3808      	subs	r0, #8
 80019ee:	2200      	movs	r2, #0
 80019f0:	4084      	lsls	r4, r0
 80019f2:	4692      	mov	sl, r2
 80019f4:	46a3      	mov	fp, r4
 80019f6:	e796      	b.n	8001926 <__aeabi_dmul+0x3f6>
 80019f8:	f000 fc88 	bl	800230c <__clzsi2>
 80019fc:	0001      	movs	r1, r0
 80019fe:	0003      	movs	r3, r0
 8001a00:	3115      	adds	r1, #21
 8001a02:	3320      	adds	r3, #32
 8001a04:	291c      	cmp	r1, #28
 8001a06:	dc00      	bgt.n	8001a0a <__aeabi_dmul+0x4da>
 8001a08:	e758      	b.n	80018bc <__aeabi_dmul+0x38c>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	464c      	mov	r4, r9
 8001a0e:	3a08      	subs	r2, #8
 8001a10:	2000      	movs	r0, #0
 8001a12:	4094      	lsls	r4, r2
 8001a14:	e75d      	b.n	80018d2 <__aeabi_dmul+0x3a2>
 8001a16:	9b01      	ldr	r3, [sp, #4]
 8001a18:	9302      	str	r3, [sp, #8]
 8001a1a:	e711      	b.n	8001840 <__aeabi_dmul+0x310>
 8001a1c:	4b23      	ldr	r3, [pc, #140]	; (8001aac <__aeabi_dmul+0x57c>)
 8001a1e:	0026      	movs	r6, r4
 8001a20:	469c      	mov	ip, r3
 8001a22:	0003      	movs	r3, r0
 8001a24:	9d02      	ldr	r5, [sp, #8]
 8001a26:	40cb      	lsrs	r3, r1
 8001a28:	4465      	add	r5, ip
 8001a2a:	40ae      	lsls	r6, r5
 8001a2c:	431e      	orrs	r6, r3
 8001a2e:	0003      	movs	r3, r0
 8001a30:	40ab      	lsls	r3, r5
 8001a32:	1e58      	subs	r0, r3, #1
 8001a34:	4183      	sbcs	r3, r0
 8001a36:	0030      	movs	r0, r6
 8001a38:	4318      	orrs	r0, r3
 8001a3a:	40cc      	lsrs	r4, r1
 8001a3c:	0743      	lsls	r3, r0, #29
 8001a3e:	d0c7      	beq.n	80019d0 <__aeabi_dmul+0x4a0>
 8001a40:	230f      	movs	r3, #15
 8001a42:	4003      	ands	r3, r0
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d1bd      	bne.n	80019c4 <__aeabi_dmul+0x494>
 8001a48:	e7c2      	b.n	80019d0 <__aeabi_dmul+0x4a0>
 8001a4a:	0765      	lsls	r5, r4, #29
 8001a4c:	0264      	lsls	r4, r4, #9
 8001a4e:	0b24      	lsrs	r4, r4, #12
 8001a50:	08c0      	lsrs	r0, r0, #3
 8001a52:	2300      	movs	r3, #0
 8001a54:	4305      	orrs	r5, r0
 8001a56:	e5dd      	b.n	8001614 <__aeabi_dmul+0xe4>
 8001a58:	2500      	movs	r5, #0
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	2e0f      	cmp	r6, #15
 8001a5e:	d10c      	bne.n	8001a7a <__aeabi_dmul+0x54a>
 8001a60:	2480      	movs	r4, #128	; 0x80
 8001a62:	465b      	mov	r3, fp
 8001a64:	0324      	lsls	r4, r4, #12
 8001a66:	4223      	tst	r3, r4
 8001a68:	d00e      	beq.n	8001a88 <__aeabi_dmul+0x558>
 8001a6a:	4221      	tst	r1, r4
 8001a6c:	d10c      	bne.n	8001a88 <__aeabi_dmul+0x558>
 8001a6e:	430c      	orrs	r4, r1
 8001a70:	0324      	lsls	r4, r4, #12
 8001a72:	003a      	movs	r2, r7
 8001a74:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <__aeabi_dmul+0x580>)
 8001a76:	0b24      	lsrs	r4, r4, #12
 8001a78:	e5cc      	b.n	8001614 <__aeabi_dmul+0xe4>
 8001a7a:	2e0b      	cmp	r6, #11
 8001a7c:	d000      	beq.n	8001a80 <__aeabi_dmul+0x550>
 8001a7e:	e5a2      	b.n	80015c6 <__aeabi_dmul+0x96>
 8001a80:	468b      	mov	fp, r1
 8001a82:	46aa      	mov	sl, r5
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	e5f7      	b.n	8001678 <__aeabi_dmul+0x148>
 8001a88:	2480      	movs	r4, #128	; 0x80
 8001a8a:	465b      	mov	r3, fp
 8001a8c:	0324      	lsls	r4, r4, #12
 8001a8e:	431c      	orrs	r4, r3
 8001a90:	0324      	lsls	r4, r4, #12
 8001a92:	4642      	mov	r2, r8
 8001a94:	4655      	mov	r5, sl
 8001a96:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <__aeabi_dmul+0x580>)
 8001a98:	0b24      	lsrs	r4, r4, #12
 8001a9a:	e5bb      	b.n	8001614 <__aeabi_dmul+0xe4>
 8001a9c:	464d      	mov	r5, r9
 8001a9e:	0021      	movs	r1, r4
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e7db      	b.n	8001a5c <__aeabi_dmul+0x52c>
 8001aa4:	fffffc0d 	.word	0xfffffc0d
 8001aa8:	0000043e 	.word	0x0000043e
 8001aac:	0000041e 	.word	0x0000041e
 8001ab0:	000007ff 	.word	0x000007ff

08001ab4 <__aeabi_dsub>:
 8001ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ab6:	4657      	mov	r7, sl
 8001ab8:	464e      	mov	r6, r9
 8001aba:	4645      	mov	r5, r8
 8001abc:	46de      	mov	lr, fp
 8001abe:	b5e0      	push	{r5, r6, r7, lr}
 8001ac0:	000d      	movs	r5, r1
 8001ac2:	0004      	movs	r4, r0
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	0010      	movs	r0, r2
 8001ac8:	032b      	lsls	r3, r5, #12
 8001aca:	0a5b      	lsrs	r3, r3, #9
 8001acc:	0f62      	lsrs	r2, r4, #29
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	00e3      	lsls	r3, r4, #3
 8001ad2:	030c      	lsls	r4, r1, #12
 8001ad4:	0a64      	lsrs	r4, r4, #9
 8001ad6:	0f47      	lsrs	r7, r0, #29
 8001ad8:	4327      	orrs	r7, r4
 8001ada:	4cd0      	ldr	r4, [pc, #832]	; (8001e1c <__aeabi_dsub+0x368>)
 8001adc:	006e      	lsls	r6, r5, #1
 8001ade:	4691      	mov	r9, r2
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	004a      	lsls	r2, r1, #1
 8001ae4:	00c0      	lsls	r0, r0, #3
 8001ae6:	4698      	mov	r8, r3
 8001ae8:	46a2      	mov	sl, r4
 8001aea:	0d76      	lsrs	r6, r6, #21
 8001aec:	0fed      	lsrs	r5, r5, #31
 8001aee:	0d52      	lsrs	r2, r2, #21
 8001af0:	0fc9      	lsrs	r1, r1, #31
 8001af2:	9001      	str	r0, [sp, #4]
 8001af4:	42a2      	cmp	r2, r4
 8001af6:	d100      	bne.n	8001afa <__aeabi_dsub+0x46>
 8001af8:	e0b9      	b.n	8001c6e <__aeabi_dsub+0x1ba>
 8001afa:	2401      	movs	r4, #1
 8001afc:	4061      	eors	r1, r4
 8001afe:	468b      	mov	fp, r1
 8001b00:	428d      	cmp	r5, r1
 8001b02:	d100      	bne.n	8001b06 <__aeabi_dsub+0x52>
 8001b04:	e08d      	b.n	8001c22 <__aeabi_dsub+0x16e>
 8001b06:	1ab4      	subs	r4, r6, r2
 8001b08:	46a4      	mov	ip, r4
 8001b0a:	2c00      	cmp	r4, #0
 8001b0c:	dc00      	bgt.n	8001b10 <__aeabi_dsub+0x5c>
 8001b0e:	e0b7      	b.n	8001c80 <__aeabi_dsub+0x1cc>
 8001b10:	2a00      	cmp	r2, #0
 8001b12:	d100      	bne.n	8001b16 <__aeabi_dsub+0x62>
 8001b14:	e0cb      	b.n	8001cae <__aeabi_dsub+0x1fa>
 8001b16:	4ac1      	ldr	r2, [pc, #772]	; (8001e1c <__aeabi_dsub+0x368>)
 8001b18:	4296      	cmp	r6, r2
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dsub+0x6a>
 8001b1c:	e186      	b.n	8001e2c <__aeabi_dsub+0x378>
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	0412      	lsls	r2, r2, #16
 8001b22:	4317      	orrs	r7, r2
 8001b24:	4662      	mov	r2, ip
 8001b26:	2a38      	cmp	r2, #56	; 0x38
 8001b28:	dd00      	ble.n	8001b2c <__aeabi_dsub+0x78>
 8001b2a:	e1a4      	b.n	8001e76 <__aeabi_dsub+0x3c2>
 8001b2c:	2a1f      	cmp	r2, #31
 8001b2e:	dd00      	ble.n	8001b32 <__aeabi_dsub+0x7e>
 8001b30:	e21d      	b.n	8001f6e <__aeabi_dsub+0x4ba>
 8001b32:	4661      	mov	r1, ip
 8001b34:	2220      	movs	r2, #32
 8001b36:	003c      	movs	r4, r7
 8001b38:	1a52      	subs	r2, r2, r1
 8001b3a:	0001      	movs	r1, r0
 8001b3c:	4090      	lsls	r0, r2
 8001b3e:	4094      	lsls	r4, r2
 8001b40:	1e42      	subs	r2, r0, #1
 8001b42:	4190      	sbcs	r0, r2
 8001b44:	4662      	mov	r2, ip
 8001b46:	46a0      	mov	r8, r4
 8001b48:	4664      	mov	r4, ip
 8001b4a:	40d7      	lsrs	r7, r2
 8001b4c:	464a      	mov	r2, r9
 8001b4e:	40e1      	lsrs	r1, r4
 8001b50:	4644      	mov	r4, r8
 8001b52:	1bd2      	subs	r2, r2, r7
 8001b54:	4691      	mov	r9, r2
 8001b56:	430c      	orrs	r4, r1
 8001b58:	4304      	orrs	r4, r0
 8001b5a:	1b1c      	subs	r4, r3, r4
 8001b5c:	42a3      	cmp	r3, r4
 8001b5e:	4192      	sbcs	r2, r2
 8001b60:	464b      	mov	r3, r9
 8001b62:	4252      	negs	r2, r2
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	469a      	mov	sl, r3
 8001b68:	4653      	mov	r3, sl
 8001b6a:	021b      	lsls	r3, r3, #8
 8001b6c:	d400      	bmi.n	8001b70 <__aeabi_dsub+0xbc>
 8001b6e:	e12b      	b.n	8001dc8 <__aeabi_dsub+0x314>
 8001b70:	4653      	mov	r3, sl
 8001b72:	025a      	lsls	r2, r3, #9
 8001b74:	0a53      	lsrs	r3, r2, #9
 8001b76:	469a      	mov	sl, r3
 8001b78:	4653      	mov	r3, sl
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d100      	bne.n	8001b80 <__aeabi_dsub+0xcc>
 8001b7e:	e166      	b.n	8001e4e <__aeabi_dsub+0x39a>
 8001b80:	4650      	mov	r0, sl
 8001b82:	f000 fbc3 	bl	800230c <__clzsi2>
 8001b86:	0003      	movs	r3, r0
 8001b88:	3b08      	subs	r3, #8
 8001b8a:	2220      	movs	r2, #32
 8001b8c:	0020      	movs	r0, r4
 8001b8e:	1ad2      	subs	r2, r2, r3
 8001b90:	4651      	mov	r1, sl
 8001b92:	40d0      	lsrs	r0, r2
 8001b94:	4099      	lsls	r1, r3
 8001b96:	0002      	movs	r2, r0
 8001b98:	409c      	lsls	r4, r3
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	429e      	cmp	r6, r3
 8001b9e:	dd00      	ble.n	8001ba2 <__aeabi_dsub+0xee>
 8001ba0:	e164      	b.n	8001e6c <__aeabi_dsub+0x3b8>
 8001ba2:	1b9b      	subs	r3, r3, r6
 8001ba4:	1c59      	adds	r1, r3, #1
 8001ba6:	291f      	cmp	r1, #31
 8001ba8:	dd00      	ble.n	8001bac <__aeabi_dsub+0xf8>
 8001baa:	e0fe      	b.n	8001daa <__aeabi_dsub+0x2f6>
 8001bac:	2320      	movs	r3, #32
 8001bae:	0010      	movs	r0, r2
 8001bb0:	0026      	movs	r6, r4
 8001bb2:	1a5b      	subs	r3, r3, r1
 8001bb4:	409c      	lsls	r4, r3
 8001bb6:	4098      	lsls	r0, r3
 8001bb8:	40ce      	lsrs	r6, r1
 8001bba:	40ca      	lsrs	r2, r1
 8001bbc:	1e63      	subs	r3, r4, #1
 8001bbe:	419c      	sbcs	r4, r3
 8001bc0:	4330      	orrs	r0, r6
 8001bc2:	4692      	mov	sl, r2
 8001bc4:	2600      	movs	r6, #0
 8001bc6:	4304      	orrs	r4, r0
 8001bc8:	0763      	lsls	r3, r4, #29
 8001bca:	d009      	beq.n	8001be0 <__aeabi_dsub+0x12c>
 8001bcc:	230f      	movs	r3, #15
 8001bce:	4023      	ands	r3, r4
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d005      	beq.n	8001be0 <__aeabi_dsub+0x12c>
 8001bd4:	1d23      	adds	r3, r4, #4
 8001bd6:	42a3      	cmp	r3, r4
 8001bd8:	41a4      	sbcs	r4, r4
 8001bda:	4264      	negs	r4, r4
 8001bdc:	44a2      	add	sl, r4
 8001bde:	001c      	movs	r4, r3
 8001be0:	4653      	mov	r3, sl
 8001be2:	021b      	lsls	r3, r3, #8
 8001be4:	d400      	bmi.n	8001be8 <__aeabi_dsub+0x134>
 8001be6:	e0f2      	b.n	8001dce <__aeabi_dsub+0x31a>
 8001be8:	4b8c      	ldr	r3, [pc, #560]	; (8001e1c <__aeabi_dsub+0x368>)
 8001bea:	3601      	adds	r6, #1
 8001bec:	429e      	cmp	r6, r3
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x13e>
 8001bf0:	e10f      	b.n	8001e12 <__aeabi_dsub+0x35e>
 8001bf2:	4653      	mov	r3, sl
 8001bf4:	498a      	ldr	r1, [pc, #552]	; (8001e20 <__aeabi_dsub+0x36c>)
 8001bf6:	08e4      	lsrs	r4, r4, #3
 8001bf8:	400b      	ands	r3, r1
 8001bfa:	0019      	movs	r1, r3
 8001bfc:	075b      	lsls	r3, r3, #29
 8001bfe:	4323      	orrs	r3, r4
 8001c00:	0572      	lsls	r2, r6, #21
 8001c02:	024c      	lsls	r4, r1, #9
 8001c04:	0b24      	lsrs	r4, r4, #12
 8001c06:	0d52      	lsrs	r2, r2, #21
 8001c08:	0512      	lsls	r2, r2, #20
 8001c0a:	4322      	orrs	r2, r4
 8001c0c:	07ed      	lsls	r5, r5, #31
 8001c0e:	432a      	orrs	r2, r5
 8001c10:	0018      	movs	r0, r3
 8001c12:	0011      	movs	r1, r2
 8001c14:	b003      	add	sp, #12
 8001c16:	bcf0      	pop	{r4, r5, r6, r7}
 8001c18:	46bb      	mov	fp, r7
 8001c1a:	46b2      	mov	sl, r6
 8001c1c:	46a9      	mov	r9, r5
 8001c1e:	46a0      	mov	r8, r4
 8001c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c22:	1ab4      	subs	r4, r6, r2
 8001c24:	46a4      	mov	ip, r4
 8001c26:	2c00      	cmp	r4, #0
 8001c28:	dd59      	ble.n	8001cde <__aeabi_dsub+0x22a>
 8001c2a:	2a00      	cmp	r2, #0
 8001c2c:	d100      	bne.n	8001c30 <__aeabi_dsub+0x17c>
 8001c2e:	e0b0      	b.n	8001d92 <__aeabi_dsub+0x2de>
 8001c30:	4556      	cmp	r6, sl
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x182>
 8001c34:	e0fa      	b.n	8001e2c <__aeabi_dsub+0x378>
 8001c36:	2280      	movs	r2, #128	; 0x80
 8001c38:	0412      	lsls	r2, r2, #16
 8001c3a:	4317      	orrs	r7, r2
 8001c3c:	4662      	mov	r2, ip
 8001c3e:	2a38      	cmp	r2, #56	; 0x38
 8001c40:	dd00      	ble.n	8001c44 <__aeabi_dsub+0x190>
 8001c42:	e0d4      	b.n	8001dee <__aeabi_dsub+0x33a>
 8001c44:	2a1f      	cmp	r2, #31
 8001c46:	dc00      	bgt.n	8001c4a <__aeabi_dsub+0x196>
 8001c48:	e1c0      	b.n	8001fcc <__aeabi_dsub+0x518>
 8001c4a:	0039      	movs	r1, r7
 8001c4c:	3a20      	subs	r2, #32
 8001c4e:	40d1      	lsrs	r1, r2
 8001c50:	4662      	mov	r2, ip
 8001c52:	2a20      	cmp	r2, #32
 8001c54:	d006      	beq.n	8001c64 <__aeabi_dsub+0x1b0>
 8001c56:	4664      	mov	r4, ip
 8001c58:	2240      	movs	r2, #64	; 0x40
 8001c5a:	1b12      	subs	r2, r2, r4
 8001c5c:	003c      	movs	r4, r7
 8001c5e:	4094      	lsls	r4, r2
 8001c60:	4304      	orrs	r4, r0
 8001c62:	9401      	str	r4, [sp, #4]
 8001c64:	9c01      	ldr	r4, [sp, #4]
 8001c66:	1e62      	subs	r2, r4, #1
 8001c68:	4194      	sbcs	r4, r2
 8001c6a:	430c      	orrs	r4, r1
 8001c6c:	e0c3      	b.n	8001df6 <__aeabi_dsub+0x342>
 8001c6e:	003c      	movs	r4, r7
 8001c70:	4304      	orrs	r4, r0
 8001c72:	d02b      	beq.n	8001ccc <__aeabi_dsub+0x218>
 8001c74:	468b      	mov	fp, r1
 8001c76:	428d      	cmp	r5, r1
 8001c78:	d02e      	beq.n	8001cd8 <__aeabi_dsub+0x224>
 8001c7a:	4c6a      	ldr	r4, [pc, #424]	; (8001e24 <__aeabi_dsub+0x370>)
 8001c7c:	46a4      	mov	ip, r4
 8001c7e:	44b4      	add	ip, r6
 8001c80:	4664      	mov	r4, ip
 8001c82:	2c00      	cmp	r4, #0
 8001c84:	d05f      	beq.n	8001d46 <__aeabi_dsub+0x292>
 8001c86:	1b94      	subs	r4, r2, r6
 8001c88:	46a4      	mov	ip, r4
 8001c8a:	2e00      	cmp	r6, #0
 8001c8c:	d000      	beq.n	8001c90 <__aeabi_dsub+0x1dc>
 8001c8e:	e120      	b.n	8001ed2 <__aeabi_dsub+0x41e>
 8001c90:	464c      	mov	r4, r9
 8001c92:	431c      	orrs	r4, r3
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x1e4>
 8001c96:	e1c7      	b.n	8002028 <__aeabi_dsub+0x574>
 8001c98:	4661      	mov	r1, ip
 8001c9a:	1e4c      	subs	r4, r1, #1
 8001c9c:	2901      	cmp	r1, #1
 8001c9e:	d100      	bne.n	8001ca2 <__aeabi_dsub+0x1ee>
 8001ca0:	e223      	b.n	80020ea <__aeabi_dsub+0x636>
 8001ca2:	4d5e      	ldr	r5, [pc, #376]	; (8001e1c <__aeabi_dsub+0x368>)
 8001ca4:	45ac      	cmp	ip, r5
 8001ca6:	d100      	bne.n	8001caa <__aeabi_dsub+0x1f6>
 8001ca8:	e1d8      	b.n	800205c <__aeabi_dsub+0x5a8>
 8001caa:	46a4      	mov	ip, r4
 8001cac:	e11a      	b.n	8001ee4 <__aeabi_dsub+0x430>
 8001cae:	003a      	movs	r2, r7
 8001cb0:	4302      	orrs	r2, r0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x202>
 8001cb4:	e0e4      	b.n	8001e80 <__aeabi_dsub+0x3cc>
 8001cb6:	0022      	movs	r2, r4
 8001cb8:	3a01      	subs	r2, #1
 8001cba:	2c01      	cmp	r4, #1
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x20c>
 8001cbe:	e1c3      	b.n	8002048 <__aeabi_dsub+0x594>
 8001cc0:	4956      	ldr	r1, [pc, #344]	; (8001e1c <__aeabi_dsub+0x368>)
 8001cc2:	428c      	cmp	r4, r1
 8001cc4:	d100      	bne.n	8001cc8 <__aeabi_dsub+0x214>
 8001cc6:	e0b1      	b.n	8001e2c <__aeabi_dsub+0x378>
 8001cc8:	4694      	mov	ip, r2
 8001cca:	e72b      	b.n	8001b24 <__aeabi_dsub+0x70>
 8001ccc:	2401      	movs	r4, #1
 8001cce:	4061      	eors	r1, r4
 8001cd0:	468b      	mov	fp, r1
 8001cd2:	428d      	cmp	r5, r1
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x224>
 8001cd6:	e716      	b.n	8001b06 <__aeabi_dsub+0x52>
 8001cd8:	4952      	ldr	r1, [pc, #328]	; (8001e24 <__aeabi_dsub+0x370>)
 8001cda:	468c      	mov	ip, r1
 8001cdc:	44b4      	add	ip, r6
 8001cde:	4664      	mov	r4, ip
 8001ce0:	2c00      	cmp	r4, #0
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dsub+0x232>
 8001ce4:	e0d3      	b.n	8001e8e <__aeabi_dsub+0x3da>
 8001ce6:	1b91      	subs	r1, r2, r6
 8001ce8:	468c      	mov	ip, r1
 8001cea:	2e00      	cmp	r6, #0
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_dsub+0x23c>
 8001cee:	e15e      	b.n	8001fae <__aeabi_dsub+0x4fa>
 8001cf0:	494a      	ldr	r1, [pc, #296]	; (8001e1c <__aeabi_dsub+0x368>)
 8001cf2:	428a      	cmp	r2, r1
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_dsub+0x244>
 8001cf6:	e1be      	b.n	8002076 <__aeabi_dsub+0x5c2>
 8001cf8:	2180      	movs	r1, #128	; 0x80
 8001cfa:	464c      	mov	r4, r9
 8001cfc:	0409      	lsls	r1, r1, #16
 8001cfe:	430c      	orrs	r4, r1
 8001d00:	46a1      	mov	r9, r4
 8001d02:	4661      	mov	r1, ip
 8001d04:	2938      	cmp	r1, #56	; 0x38
 8001d06:	dd00      	ble.n	8001d0a <__aeabi_dsub+0x256>
 8001d08:	e1ba      	b.n	8002080 <__aeabi_dsub+0x5cc>
 8001d0a:	291f      	cmp	r1, #31
 8001d0c:	dd00      	ble.n	8001d10 <__aeabi_dsub+0x25c>
 8001d0e:	e227      	b.n	8002160 <__aeabi_dsub+0x6ac>
 8001d10:	2420      	movs	r4, #32
 8001d12:	1a64      	subs	r4, r4, r1
 8001d14:	4649      	mov	r1, r9
 8001d16:	40a1      	lsls	r1, r4
 8001d18:	001e      	movs	r6, r3
 8001d1a:	4688      	mov	r8, r1
 8001d1c:	4661      	mov	r1, ip
 8001d1e:	40a3      	lsls	r3, r4
 8001d20:	40ce      	lsrs	r6, r1
 8001d22:	4641      	mov	r1, r8
 8001d24:	1e5c      	subs	r4, r3, #1
 8001d26:	41a3      	sbcs	r3, r4
 8001d28:	4331      	orrs	r1, r6
 8001d2a:	4319      	orrs	r1, r3
 8001d2c:	000c      	movs	r4, r1
 8001d2e:	4663      	mov	r3, ip
 8001d30:	4649      	mov	r1, r9
 8001d32:	40d9      	lsrs	r1, r3
 8001d34:	187f      	adds	r7, r7, r1
 8001d36:	1824      	adds	r4, r4, r0
 8001d38:	4284      	cmp	r4, r0
 8001d3a:	419b      	sbcs	r3, r3
 8001d3c:	425b      	negs	r3, r3
 8001d3e:	469a      	mov	sl, r3
 8001d40:	0016      	movs	r6, r2
 8001d42:	44ba      	add	sl, r7
 8001d44:	e05d      	b.n	8001e02 <__aeabi_dsub+0x34e>
 8001d46:	4c38      	ldr	r4, [pc, #224]	; (8001e28 <__aeabi_dsub+0x374>)
 8001d48:	1c72      	adds	r2, r6, #1
 8001d4a:	4222      	tst	r2, r4
 8001d4c:	d000      	beq.n	8001d50 <__aeabi_dsub+0x29c>
 8001d4e:	e0df      	b.n	8001f10 <__aeabi_dsub+0x45c>
 8001d50:	464a      	mov	r2, r9
 8001d52:	431a      	orrs	r2, r3
 8001d54:	2e00      	cmp	r6, #0
 8001d56:	d000      	beq.n	8001d5a <__aeabi_dsub+0x2a6>
 8001d58:	e15c      	b.n	8002014 <__aeabi_dsub+0x560>
 8001d5a:	2a00      	cmp	r2, #0
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_dsub+0x2ac>
 8001d5e:	e1cf      	b.n	8002100 <__aeabi_dsub+0x64c>
 8001d60:	003a      	movs	r2, r7
 8001d62:	4302      	orrs	r2, r0
 8001d64:	d100      	bne.n	8001d68 <__aeabi_dsub+0x2b4>
 8001d66:	e17f      	b.n	8002068 <__aeabi_dsub+0x5b4>
 8001d68:	1a1c      	subs	r4, r3, r0
 8001d6a:	464a      	mov	r2, r9
 8001d6c:	42a3      	cmp	r3, r4
 8001d6e:	4189      	sbcs	r1, r1
 8001d70:	1bd2      	subs	r2, r2, r7
 8001d72:	4249      	negs	r1, r1
 8001d74:	1a52      	subs	r2, r2, r1
 8001d76:	4692      	mov	sl, r2
 8001d78:	0212      	lsls	r2, r2, #8
 8001d7a:	d400      	bmi.n	8001d7e <__aeabi_dsub+0x2ca>
 8001d7c:	e20a      	b.n	8002194 <__aeabi_dsub+0x6e0>
 8001d7e:	1ac4      	subs	r4, r0, r3
 8001d80:	42a0      	cmp	r0, r4
 8001d82:	4180      	sbcs	r0, r0
 8001d84:	464b      	mov	r3, r9
 8001d86:	4240      	negs	r0, r0
 8001d88:	1aff      	subs	r7, r7, r3
 8001d8a:	1a3b      	subs	r3, r7, r0
 8001d8c:	469a      	mov	sl, r3
 8001d8e:	465d      	mov	r5, fp
 8001d90:	e71a      	b.n	8001bc8 <__aeabi_dsub+0x114>
 8001d92:	003a      	movs	r2, r7
 8001d94:	4302      	orrs	r2, r0
 8001d96:	d073      	beq.n	8001e80 <__aeabi_dsub+0x3cc>
 8001d98:	0022      	movs	r2, r4
 8001d9a:	3a01      	subs	r2, #1
 8001d9c:	2c01      	cmp	r4, #1
 8001d9e:	d100      	bne.n	8001da2 <__aeabi_dsub+0x2ee>
 8001da0:	e0cb      	b.n	8001f3a <__aeabi_dsub+0x486>
 8001da2:	4554      	cmp	r4, sl
 8001da4:	d042      	beq.n	8001e2c <__aeabi_dsub+0x378>
 8001da6:	4694      	mov	ip, r2
 8001da8:	e748      	b.n	8001c3c <__aeabi_dsub+0x188>
 8001daa:	0010      	movs	r0, r2
 8001dac:	3b1f      	subs	r3, #31
 8001dae:	40d8      	lsrs	r0, r3
 8001db0:	2920      	cmp	r1, #32
 8001db2:	d003      	beq.n	8001dbc <__aeabi_dsub+0x308>
 8001db4:	2340      	movs	r3, #64	; 0x40
 8001db6:	1a5b      	subs	r3, r3, r1
 8001db8:	409a      	lsls	r2, r3
 8001dba:	4314      	orrs	r4, r2
 8001dbc:	1e63      	subs	r3, r4, #1
 8001dbe:	419c      	sbcs	r4, r3
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	2600      	movs	r6, #0
 8001dc4:	469a      	mov	sl, r3
 8001dc6:	4304      	orrs	r4, r0
 8001dc8:	0763      	lsls	r3, r4, #29
 8001dca:	d000      	beq.n	8001dce <__aeabi_dsub+0x31a>
 8001dcc:	e6fe      	b.n	8001bcc <__aeabi_dsub+0x118>
 8001dce:	4652      	mov	r2, sl
 8001dd0:	08e3      	lsrs	r3, r4, #3
 8001dd2:	0752      	lsls	r2, r2, #29
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	4652      	mov	r2, sl
 8001dd8:	46b4      	mov	ip, r6
 8001dda:	08d2      	lsrs	r2, r2, #3
 8001ddc:	490f      	ldr	r1, [pc, #60]	; (8001e1c <__aeabi_dsub+0x368>)
 8001dde:	458c      	cmp	ip, r1
 8001de0:	d02a      	beq.n	8001e38 <__aeabi_dsub+0x384>
 8001de2:	0312      	lsls	r2, r2, #12
 8001de4:	0b14      	lsrs	r4, r2, #12
 8001de6:	4662      	mov	r2, ip
 8001de8:	0552      	lsls	r2, r2, #21
 8001dea:	0d52      	lsrs	r2, r2, #21
 8001dec:	e70c      	b.n	8001c08 <__aeabi_dsub+0x154>
 8001dee:	003c      	movs	r4, r7
 8001df0:	4304      	orrs	r4, r0
 8001df2:	1e62      	subs	r2, r4, #1
 8001df4:	4194      	sbcs	r4, r2
 8001df6:	18e4      	adds	r4, r4, r3
 8001df8:	429c      	cmp	r4, r3
 8001dfa:	4192      	sbcs	r2, r2
 8001dfc:	4252      	negs	r2, r2
 8001dfe:	444a      	add	r2, r9
 8001e00:	4692      	mov	sl, r2
 8001e02:	4653      	mov	r3, sl
 8001e04:	021b      	lsls	r3, r3, #8
 8001e06:	d5df      	bpl.n	8001dc8 <__aeabi_dsub+0x314>
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <__aeabi_dsub+0x368>)
 8001e0a:	3601      	adds	r6, #1
 8001e0c:	429e      	cmp	r6, r3
 8001e0e:	d000      	beq.n	8001e12 <__aeabi_dsub+0x35e>
 8001e10:	e0a0      	b.n	8001f54 <__aeabi_dsub+0x4a0>
 8001e12:	0032      	movs	r2, r6
 8001e14:	2400      	movs	r4, #0
 8001e16:	2300      	movs	r3, #0
 8001e18:	e6f6      	b.n	8001c08 <__aeabi_dsub+0x154>
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	000007ff 	.word	0x000007ff
 8001e20:	ff7fffff 	.word	0xff7fffff
 8001e24:	fffff801 	.word	0xfffff801
 8001e28:	000007fe 	.word	0x000007fe
 8001e2c:	08db      	lsrs	r3, r3, #3
 8001e2e:	464a      	mov	r2, r9
 8001e30:	0752      	lsls	r2, r2, #29
 8001e32:	4313      	orrs	r3, r2
 8001e34:	464a      	mov	r2, r9
 8001e36:	08d2      	lsrs	r2, r2, #3
 8001e38:	0019      	movs	r1, r3
 8001e3a:	4311      	orrs	r1, r2
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x38c>
 8001e3e:	e1b5      	b.n	80021ac <__aeabi_dsub+0x6f8>
 8001e40:	2480      	movs	r4, #128	; 0x80
 8001e42:	0324      	lsls	r4, r4, #12
 8001e44:	4314      	orrs	r4, r2
 8001e46:	0324      	lsls	r4, r4, #12
 8001e48:	4ad5      	ldr	r2, [pc, #852]	; (80021a0 <__aeabi_dsub+0x6ec>)
 8001e4a:	0b24      	lsrs	r4, r4, #12
 8001e4c:	e6dc      	b.n	8001c08 <__aeabi_dsub+0x154>
 8001e4e:	0020      	movs	r0, r4
 8001e50:	f000 fa5c 	bl	800230c <__clzsi2>
 8001e54:	0003      	movs	r3, r0
 8001e56:	3318      	adds	r3, #24
 8001e58:	2b1f      	cmp	r3, #31
 8001e5a:	dc00      	bgt.n	8001e5e <__aeabi_dsub+0x3aa>
 8001e5c:	e695      	b.n	8001b8a <__aeabi_dsub+0xd6>
 8001e5e:	0022      	movs	r2, r4
 8001e60:	3808      	subs	r0, #8
 8001e62:	4082      	lsls	r2, r0
 8001e64:	2400      	movs	r4, #0
 8001e66:	429e      	cmp	r6, r3
 8001e68:	dc00      	bgt.n	8001e6c <__aeabi_dsub+0x3b8>
 8001e6a:	e69a      	b.n	8001ba2 <__aeabi_dsub+0xee>
 8001e6c:	1af6      	subs	r6, r6, r3
 8001e6e:	4bcd      	ldr	r3, [pc, #820]	; (80021a4 <__aeabi_dsub+0x6f0>)
 8001e70:	401a      	ands	r2, r3
 8001e72:	4692      	mov	sl, r2
 8001e74:	e6a8      	b.n	8001bc8 <__aeabi_dsub+0x114>
 8001e76:	003c      	movs	r4, r7
 8001e78:	4304      	orrs	r4, r0
 8001e7a:	1e62      	subs	r2, r4, #1
 8001e7c:	4194      	sbcs	r4, r2
 8001e7e:	e66c      	b.n	8001b5a <__aeabi_dsub+0xa6>
 8001e80:	464a      	mov	r2, r9
 8001e82:	08db      	lsrs	r3, r3, #3
 8001e84:	0752      	lsls	r2, r2, #29
 8001e86:	4313      	orrs	r3, r2
 8001e88:	464a      	mov	r2, r9
 8001e8a:	08d2      	lsrs	r2, r2, #3
 8001e8c:	e7a6      	b.n	8001ddc <__aeabi_dsub+0x328>
 8001e8e:	4cc6      	ldr	r4, [pc, #792]	; (80021a8 <__aeabi_dsub+0x6f4>)
 8001e90:	1c72      	adds	r2, r6, #1
 8001e92:	4222      	tst	r2, r4
 8001e94:	d000      	beq.n	8001e98 <__aeabi_dsub+0x3e4>
 8001e96:	e0ac      	b.n	8001ff2 <__aeabi_dsub+0x53e>
 8001e98:	464a      	mov	r2, r9
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	2e00      	cmp	r6, #0
 8001e9e:	d000      	beq.n	8001ea2 <__aeabi_dsub+0x3ee>
 8001ea0:	e105      	b.n	80020ae <__aeabi_dsub+0x5fa>
 8001ea2:	2a00      	cmp	r2, #0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x3f4>
 8001ea6:	e156      	b.n	8002156 <__aeabi_dsub+0x6a2>
 8001ea8:	003a      	movs	r2, r7
 8001eaa:	4302      	orrs	r2, r0
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dsub+0x3fc>
 8001eae:	e0db      	b.n	8002068 <__aeabi_dsub+0x5b4>
 8001eb0:	181c      	adds	r4, r3, r0
 8001eb2:	429c      	cmp	r4, r3
 8001eb4:	419b      	sbcs	r3, r3
 8001eb6:	444f      	add	r7, r9
 8001eb8:	46ba      	mov	sl, r7
 8001eba:	425b      	negs	r3, r3
 8001ebc:	449a      	add	sl, r3
 8001ebe:	4653      	mov	r3, sl
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	d400      	bmi.n	8001ec6 <__aeabi_dsub+0x412>
 8001ec4:	e780      	b.n	8001dc8 <__aeabi_dsub+0x314>
 8001ec6:	4652      	mov	r2, sl
 8001ec8:	4bb6      	ldr	r3, [pc, #728]	; (80021a4 <__aeabi_dsub+0x6f0>)
 8001eca:	2601      	movs	r6, #1
 8001ecc:	401a      	ands	r2, r3
 8001ece:	4692      	mov	sl, r2
 8001ed0:	e77a      	b.n	8001dc8 <__aeabi_dsub+0x314>
 8001ed2:	4cb3      	ldr	r4, [pc, #716]	; (80021a0 <__aeabi_dsub+0x6ec>)
 8001ed4:	42a2      	cmp	r2, r4
 8001ed6:	d100      	bne.n	8001eda <__aeabi_dsub+0x426>
 8001ed8:	e0c0      	b.n	800205c <__aeabi_dsub+0x5a8>
 8001eda:	2480      	movs	r4, #128	; 0x80
 8001edc:	464d      	mov	r5, r9
 8001ede:	0424      	lsls	r4, r4, #16
 8001ee0:	4325      	orrs	r5, r4
 8001ee2:	46a9      	mov	r9, r5
 8001ee4:	4664      	mov	r4, ip
 8001ee6:	2c38      	cmp	r4, #56	; 0x38
 8001ee8:	dc53      	bgt.n	8001f92 <__aeabi_dsub+0x4de>
 8001eea:	4661      	mov	r1, ip
 8001eec:	2c1f      	cmp	r4, #31
 8001eee:	dd00      	ble.n	8001ef2 <__aeabi_dsub+0x43e>
 8001ef0:	e0cd      	b.n	800208e <__aeabi_dsub+0x5da>
 8001ef2:	2520      	movs	r5, #32
 8001ef4:	001e      	movs	r6, r3
 8001ef6:	1b2d      	subs	r5, r5, r4
 8001ef8:	464c      	mov	r4, r9
 8001efa:	40ab      	lsls	r3, r5
 8001efc:	40ac      	lsls	r4, r5
 8001efe:	40ce      	lsrs	r6, r1
 8001f00:	1e5d      	subs	r5, r3, #1
 8001f02:	41ab      	sbcs	r3, r5
 8001f04:	4334      	orrs	r4, r6
 8001f06:	4323      	orrs	r3, r4
 8001f08:	464c      	mov	r4, r9
 8001f0a:	40cc      	lsrs	r4, r1
 8001f0c:	1b3f      	subs	r7, r7, r4
 8001f0e:	e045      	b.n	8001f9c <__aeabi_dsub+0x4e8>
 8001f10:	464a      	mov	r2, r9
 8001f12:	1a1c      	subs	r4, r3, r0
 8001f14:	1bd1      	subs	r1, r2, r7
 8001f16:	42a3      	cmp	r3, r4
 8001f18:	4192      	sbcs	r2, r2
 8001f1a:	4252      	negs	r2, r2
 8001f1c:	4692      	mov	sl, r2
 8001f1e:	000a      	movs	r2, r1
 8001f20:	4651      	mov	r1, sl
 8001f22:	1a52      	subs	r2, r2, r1
 8001f24:	4692      	mov	sl, r2
 8001f26:	0212      	lsls	r2, r2, #8
 8001f28:	d500      	bpl.n	8001f2c <__aeabi_dsub+0x478>
 8001f2a:	e083      	b.n	8002034 <__aeabi_dsub+0x580>
 8001f2c:	4653      	mov	r3, sl
 8001f2e:	4323      	orrs	r3, r4
 8001f30:	d000      	beq.n	8001f34 <__aeabi_dsub+0x480>
 8001f32:	e621      	b.n	8001b78 <__aeabi_dsub+0xc4>
 8001f34:	2200      	movs	r2, #0
 8001f36:	2500      	movs	r5, #0
 8001f38:	e753      	b.n	8001de2 <__aeabi_dsub+0x32e>
 8001f3a:	181c      	adds	r4, r3, r0
 8001f3c:	429c      	cmp	r4, r3
 8001f3e:	419b      	sbcs	r3, r3
 8001f40:	444f      	add	r7, r9
 8001f42:	46ba      	mov	sl, r7
 8001f44:	425b      	negs	r3, r3
 8001f46:	449a      	add	sl, r3
 8001f48:	4653      	mov	r3, sl
 8001f4a:	2601      	movs	r6, #1
 8001f4c:	021b      	lsls	r3, r3, #8
 8001f4e:	d400      	bmi.n	8001f52 <__aeabi_dsub+0x49e>
 8001f50:	e73a      	b.n	8001dc8 <__aeabi_dsub+0x314>
 8001f52:	2602      	movs	r6, #2
 8001f54:	4652      	mov	r2, sl
 8001f56:	4b93      	ldr	r3, [pc, #588]	; (80021a4 <__aeabi_dsub+0x6f0>)
 8001f58:	2101      	movs	r1, #1
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	0013      	movs	r3, r2
 8001f5e:	4021      	ands	r1, r4
 8001f60:	0862      	lsrs	r2, r4, #1
 8001f62:	430a      	orrs	r2, r1
 8001f64:	07dc      	lsls	r4, r3, #31
 8001f66:	085b      	lsrs	r3, r3, #1
 8001f68:	469a      	mov	sl, r3
 8001f6a:	4314      	orrs	r4, r2
 8001f6c:	e62c      	b.n	8001bc8 <__aeabi_dsub+0x114>
 8001f6e:	0039      	movs	r1, r7
 8001f70:	3a20      	subs	r2, #32
 8001f72:	40d1      	lsrs	r1, r2
 8001f74:	4662      	mov	r2, ip
 8001f76:	2a20      	cmp	r2, #32
 8001f78:	d006      	beq.n	8001f88 <__aeabi_dsub+0x4d4>
 8001f7a:	4664      	mov	r4, ip
 8001f7c:	2240      	movs	r2, #64	; 0x40
 8001f7e:	1b12      	subs	r2, r2, r4
 8001f80:	003c      	movs	r4, r7
 8001f82:	4094      	lsls	r4, r2
 8001f84:	4304      	orrs	r4, r0
 8001f86:	9401      	str	r4, [sp, #4]
 8001f88:	9c01      	ldr	r4, [sp, #4]
 8001f8a:	1e62      	subs	r2, r4, #1
 8001f8c:	4194      	sbcs	r4, r2
 8001f8e:	430c      	orrs	r4, r1
 8001f90:	e5e3      	b.n	8001b5a <__aeabi_dsub+0xa6>
 8001f92:	4649      	mov	r1, r9
 8001f94:	4319      	orrs	r1, r3
 8001f96:	000b      	movs	r3, r1
 8001f98:	1e5c      	subs	r4, r3, #1
 8001f9a:	41a3      	sbcs	r3, r4
 8001f9c:	1ac4      	subs	r4, r0, r3
 8001f9e:	42a0      	cmp	r0, r4
 8001fa0:	419b      	sbcs	r3, r3
 8001fa2:	425b      	negs	r3, r3
 8001fa4:	1afb      	subs	r3, r7, r3
 8001fa6:	469a      	mov	sl, r3
 8001fa8:	465d      	mov	r5, fp
 8001faa:	0016      	movs	r6, r2
 8001fac:	e5dc      	b.n	8001b68 <__aeabi_dsub+0xb4>
 8001fae:	4649      	mov	r1, r9
 8001fb0:	4319      	orrs	r1, r3
 8001fb2:	d100      	bne.n	8001fb6 <__aeabi_dsub+0x502>
 8001fb4:	e0ae      	b.n	8002114 <__aeabi_dsub+0x660>
 8001fb6:	4661      	mov	r1, ip
 8001fb8:	4664      	mov	r4, ip
 8001fba:	3901      	subs	r1, #1
 8001fbc:	2c01      	cmp	r4, #1
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dsub+0x50e>
 8001fc0:	e0e0      	b.n	8002184 <__aeabi_dsub+0x6d0>
 8001fc2:	4c77      	ldr	r4, [pc, #476]	; (80021a0 <__aeabi_dsub+0x6ec>)
 8001fc4:	45a4      	cmp	ip, r4
 8001fc6:	d056      	beq.n	8002076 <__aeabi_dsub+0x5c2>
 8001fc8:	468c      	mov	ip, r1
 8001fca:	e69a      	b.n	8001d02 <__aeabi_dsub+0x24e>
 8001fcc:	4661      	mov	r1, ip
 8001fce:	2220      	movs	r2, #32
 8001fd0:	003c      	movs	r4, r7
 8001fd2:	1a52      	subs	r2, r2, r1
 8001fd4:	4094      	lsls	r4, r2
 8001fd6:	0001      	movs	r1, r0
 8001fd8:	4090      	lsls	r0, r2
 8001fda:	46a0      	mov	r8, r4
 8001fdc:	4664      	mov	r4, ip
 8001fde:	1e42      	subs	r2, r0, #1
 8001fe0:	4190      	sbcs	r0, r2
 8001fe2:	4662      	mov	r2, ip
 8001fe4:	40e1      	lsrs	r1, r4
 8001fe6:	4644      	mov	r4, r8
 8001fe8:	40d7      	lsrs	r7, r2
 8001fea:	430c      	orrs	r4, r1
 8001fec:	4304      	orrs	r4, r0
 8001fee:	44b9      	add	r9, r7
 8001ff0:	e701      	b.n	8001df6 <__aeabi_dsub+0x342>
 8001ff2:	496b      	ldr	r1, [pc, #428]	; (80021a0 <__aeabi_dsub+0x6ec>)
 8001ff4:	428a      	cmp	r2, r1
 8001ff6:	d100      	bne.n	8001ffa <__aeabi_dsub+0x546>
 8001ff8:	e70c      	b.n	8001e14 <__aeabi_dsub+0x360>
 8001ffa:	1818      	adds	r0, r3, r0
 8001ffc:	4298      	cmp	r0, r3
 8001ffe:	419b      	sbcs	r3, r3
 8002000:	444f      	add	r7, r9
 8002002:	425b      	negs	r3, r3
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	07dc      	lsls	r4, r3, #31
 8002008:	0840      	lsrs	r0, r0, #1
 800200a:	085b      	lsrs	r3, r3, #1
 800200c:	469a      	mov	sl, r3
 800200e:	0016      	movs	r6, r2
 8002010:	4304      	orrs	r4, r0
 8002012:	e6d9      	b.n	8001dc8 <__aeabi_dsub+0x314>
 8002014:	2a00      	cmp	r2, #0
 8002016:	d000      	beq.n	800201a <__aeabi_dsub+0x566>
 8002018:	e081      	b.n	800211e <__aeabi_dsub+0x66a>
 800201a:	003b      	movs	r3, r7
 800201c:	4303      	orrs	r3, r0
 800201e:	d11d      	bne.n	800205c <__aeabi_dsub+0x5a8>
 8002020:	2280      	movs	r2, #128	; 0x80
 8002022:	2500      	movs	r5, #0
 8002024:	0312      	lsls	r2, r2, #12
 8002026:	e70b      	b.n	8001e40 <__aeabi_dsub+0x38c>
 8002028:	08c0      	lsrs	r0, r0, #3
 800202a:	077b      	lsls	r3, r7, #29
 800202c:	465d      	mov	r5, fp
 800202e:	4303      	orrs	r3, r0
 8002030:	08fa      	lsrs	r2, r7, #3
 8002032:	e6d3      	b.n	8001ddc <__aeabi_dsub+0x328>
 8002034:	1ac4      	subs	r4, r0, r3
 8002036:	42a0      	cmp	r0, r4
 8002038:	4180      	sbcs	r0, r0
 800203a:	464b      	mov	r3, r9
 800203c:	4240      	negs	r0, r0
 800203e:	1aff      	subs	r7, r7, r3
 8002040:	1a3b      	subs	r3, r7, r0
 8002042:	469a      	mov	sl, r3
 8002044:	465d      	mov	r5, fp
 8002046:	e597      	b.n	8001b78 <__aeabi_dsub+0xc4>
 8002048:	1a1c      	subs	r4, r3, r0
 800204a:	464a      	mov	r2, r9
 800204c:	42a3      	cmp	r3, r4
 800204e:	419b      	sbcs	r3, r3
 8002050:	1bd7      	subs	r7, r2, r7
 8002052:	425b      	negs	r3, r3
 8002054:	1afb      	subs	r3, r7, r3
 8002056:	469a      	mov	sl, r3
 8002058:	2601      	movs	r6, #1
 800205a:	e585      	b.n	8001b68 <__aeabi_dsub+0xb4>
 800205c:	08c0      	lsrs	r0, r0, #3
 800205e:	077b      	lsls	r3, r7, #29
 8002060:	465d      	mov	r5, fp
 8002062:	4303      	orrs	r3, r0
 8002064:	08fa      	lsrs	r2, r7, #3
 8002066:	e6e7      	b.n	8001e38 <__aeabi_dsub+0x384>
 8002068:	464a      	mov	r2, r9
 800206a:	08db      	lsrs	r3, r3, #3
 800206c:	0752      	lsls	r2, r2, #29
 800206e:	4313      	orrs	r3, r2
 8002070:	464a      	mov	r2, r9
 8002072:	08d2      	lsrs	r2, r2, #3
 8002074:	e6b5      	b.n	8001de2 <__aeabi_dsub+0x32e>
 8002076:	08c0      	lsrs	r0, r0, #3
 8002078:	077b      	lsls	r3, r7, #29
 800207a:	4303      	orrs	r3, r0
 800207c:	08fa      	lsrs	r2, r7, #3
 800207e:	e6db      	b.n	8001e38 <__aeabi_dsub+0x384>
 8002080:	4649      	mov	r1, r9
 8002082:	4319      	orrs	r1, r3
 8002084:	000b      	movs	r3, r1
 8002086:	1e59      	subs	r1, r3, #1
 8002088:	418b      	sbcs	r3, r1
 800208a:	001c      	movs	r4, r3
 800208c:	e653      	b.n	8001d36 <__aeabi_dsub+0x282>
 800208e:	464d      	mov	r5, r9
 8002090:	3c20      	subs	r4, #32
 8002092:	40e5      	lsrs	r5, r4
 8002094:	2920      	cmp	r1, #32
 8002096:	d005      	beq.n	80020a4 <__aeabi_dsub+0x5f0>
 8002098:	2440      	movs	r4, #64	; 0x40
 800209a:	1a64      	subs	r4, r4, r1
 800209c:	4649      	mov	r1, r9
 800209e:	40a1      	lsls	r1, r4
 80020a0:	430b      	orrs	r3, r1
 80020a2:	4698      	mov	r8, r3
 80020a4:	4643      	mov	r3, r8
 80020a6:	1e5c      	subs	r4, r3, #1
 80020a8:	41a3      	sbcs	r3, r4
 80020aa:	432b      	orrs	r3, r5
 80020ac:	e776      	b.n	8001f9c <__aeabi_dsub+0x4e8>
 80020ae:	2a00      	cmp	r2, #0
 80020b0:	d0e1      	beq.n	8002076 <__aeabi_dsub+0x5c2>
 80020b2:	003a      	movs	r2, r7
 80020b4:	08db      	lsrs	r3, r3, #3
 80020b6:	4302      	orrs	r2, r0
 80020b8:	d100      	bne.n	80020bc <__aeabi_dsub+0x608>
 80020ba:	e6b8      	b.n	8001e2e <__aeabi_dsub+0x37a>
 80020bc:	464a      	mov	r2, r9
 80020be:	0752      	lsls	r2, r2, #29
 80020c0:	2480      	movs	r4, #128	; 0x80
 80020c2:	4313      	orrs	r3, r2
 80020c4:	464a      	mov	r2, r9
 80020c6:	0324      	lsls	r4, r4, #12
 80020c8:	08d2      	lsrs	r2, r2, #3
 80020ca:	4222      	tst	r2, r4
 80020cc:	d007      	beq.n	80020de <__aeabi_dsub+0x62a>
 80020ce:	08fe      	lsrs	r6, r7, #3
 80020d0:	4226      	tst	r6, r4
 80020d2:	d104      	bne.n	80020de <__aeabi_dsub+0x62a>
 80020d4:	465d      	mov	r5, fp
 80020d6:	0032      	movs	r2, r6
 80020d8:	08c3      	lsrs	r3, r0, #3
 80020da:	077f      	lsls	r7, r7, #29
 80020dc:	433b      	orrs	r3, r7
 80020de:	0f59      	lsrs	r1, r3, #29
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	0749      	lsls	r1, r1, #29
 80020e4:	08db      	lsrs	r3, r3, #3
 80020e6:	430b      	orrs	r3, r1
 80020e8:	e6a6      	b.n	8001e38 <__aeabi_dsub+0x384>
 80020ea:	1ac4      	subs	r4, r0, r3
 80020ec:	42a0      	cmp	r0, r4
 80020ee:	4180      	sbcs	r0, r0
 80020f0:	464b      	mov	r3, r9
 80020f2:	4240      	negs	r0, r0
 80020f4:	1aff      	subs	r7, r7, r3
 80020f6:	1a3b      	subs	r3, r7, r0
 80020f8:	469a      	mov	sl, r3
 80020fa:	465d      	mov	r5, fp
 80020fc:	2601      	movs	r6, #1
 80020fe:	e533      	b.n	8001b68 <__aeabi_dsub+0xb4>
 8002100:	003b      	movs	r3, r7
 8002102:	4303      	orrs	r3, r0
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x654>
 8002106:	e715      	b.n	8001f34 <__aeabi_dsub+0x480>
 8002108:	08c0      	lsrs	r0, r0, #3
 800210a:	077b      	lsls	r3, r7, #29
 800210c:	465d      	mov	r5, fp
 800210e:	4303      	orrs	r3, r0
 8002110:	08fa      	lsrs	r2, r7, #3
 8002112:	e666      	b.n	8001de2 <__aeabi_dsub+0x32e>
 8002114:	08c0      	lsrs	r0, r0, #3
 8002116:	077b      	lsls	r3, r7, #29
 8002118:	4303      	orrs	r3, r0
 800211a:	08fa      	lsrs	r2, r7, #3
 800211c:	e65e      	b.n	8001ddc <__aeabi_dsub+0x328>
 800211e:	003a      	movs	r2, r7
 8002120:	08db      	lsrs	r3, r3, #3
 8002122:	4302      	orrs	r2, r0
 8002124:	d100      	bne.n	8002128 <__aeabi_dsub+0x674>
 8002126:	e682      	b.n	8001e2e <__aeabi_dsub+0x37a>
 8002128:	464a      	mov	r2, r9
 800212a:	0752      	lsls	r2, r2, #29
 800212c:	2480      	movs	r4, #128	; 0x80
 800212e:	4313      	orrs	r3, r2
 8002130:	464a      	mov	r2, r9
 8002132:	0324      	lsls	r4, r4, #12
 8002134:	08d2      	lsrs	r2, r2, #3
 8002136:	4222      	tst	r2, r4
 8002138:	d007      	beq.n	800214a <__aeabi_dsub+0x696>
 800213a:	08fe      	lsrs	r6, r7, #3
 800213c:	4226      	tst	r6, r4
 800213e:	d104      	bne.n	800214a <__aeabi_dsub+0x696>
 8002140:	465d      	mov	r5, fp
 8002142:	0032      	movs	r2, r6
 8002144:	08c3      	lsrs	r3, r0, #3
 8002146:	077f      	lsls	r7, r7, #29
 8002148:	433b      	orrs	r3, r7
 800214a:	0f59      	lsrs	r1, r3, #29
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	08db      	lsrs	r3, r3, #3
 8002150:	0749      	lsls	r1, r1, #29
 8002152:	430b      	orrs	r3, r1
 8002154:	e670      	b.n	8001e38 <__aeabi_dsub+0x384>
 8002156:	08c0      	lsrs	r0, r0, #3
 8002158:	077b      	lsls	r3, r7, #29
 800215a:	4303      	orrs	r3, r0
 800215c:	08fa      	lsrs	r2, r7, #3
 800215e:	e640      	b.n	8001de2 <__aeabi_dsub+0x32e>
 8002160:	464c      	mov	r4, r9
 8002162:	3920      	subs	r1, #32
 8002164:	40cc      	lsrs	r4, r1
 8002166:	4661      	mov	r1, ip
 8002168:	2920      	cmp	r1, #32
 800216a:	d006      	beq.n	800217a <__aeabi_dsub+0x6c6>
 800216c:	4666      	mov	r6, ip
 800216e:	2140      	movs	r1, #64	; 0x40
 8002170:	1b89      	subs	r1, r1, r6
 8002172:	464e      	mov	r6, r9
 8002174:	408e      	lsls	r6, r1
 8002176:	4333      	orrs	r3, r6
 8002178:	4698      	mov	r8, r3
 800217a:	4643      	mov	r3, r8
 800217c:	1e59      	subs	r1, r3, #1
 800217e:	418b      	sbcs	r3, r1
 8002180:	431c      	orrs	r4, r3
 8002182:	e5d8      	b.n	8001d36 <__aeabi_dsub+0x282>
 8002184:	181c      	adds	r4, r3, r0
 8002186:	4284      	cmp	r4, r0
 8002188:	4180      	sbcs	r0, r0
 800218a:	444f      	add	r7, r9
 800218c:	46ba      	mov	sl, r7
 800218e:	4240      	negs	r0, r0
 8002190:	4482      	add	sl, r0
 8002192:	e6d9      	b.n	8001f48 <__aeabi_dsub+0x494>
 8002194:	4653      	mov	r3, sl
 8002196:	4323      	orrs	r3, r4
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x6e8>
 800219a:	e6cb      	b.n	8001f34 <__aeabi_dsub+0x480>
 800219c:	e614      	b.n	8001dc8 <__aeabi_dsub+0x314>
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	000007ff 	.word	0x000007ff
 80021a4:	ff7fffff 	.word	0xff7fffff
 80021a8:	000007fe 	.word	0x000007fe
 80021ac:	2300      	movs	r3, #0
 80021ae:	4a01      	ldr	r2, [pc, #4]	; (80021b4 <__aeabi_dsub+0x700>)
 80021b0:	001c      	movs	r4, r3
 80021b2:	e529      	b.n	8001c08 <__aeabi_dsub+0x154>
 80021b4:	000007ff 	.word	0x000007ff

080021b8 <__aeabi_dcmpun>:
 80021b8:	b570      	push	{r4, r5, r6, lr}
 80021ba:	0005      	movs	r5, r0
 80021bc:	480c      	ldr	r0, [pc, #48]	; (80021f0 <__aeabi_dcmpun+0x38>)
 80021be:	031c      	lsls	r4, r3, #12
 80021c0:	0016      	movs	r6, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	030a      	lsls	r2, r1, #12
 80021c6:	0049      	lsls	r1, r1, #1
 80021c8:	0b12      	lsrs	r2, r2, #12
 80021ca:	0d49      	lsrs	r1, r1, #21
 80021cc:	0b24      	lsrs	r4, r4, #12
 80021ce:	0d5b      	lsrs	r3, r3, #21
 80021d0:	4281      	cmp	r1, r0
 80021d2:	d008      	beq.n	80021e6 <__aeabi_dcmpun+0x2e>
 80021d4:	4a06      	ldr	r2, [pc, #24]	; (80021f0 <__aeabi_dcmpun+0x38>)
 80021d6:	2000      	movs	r0, #0
 80021d8:	4293      	cmp	r3, r2
 80021da:	d103      	bne.n	80021e4 <__aeabi_dcmpun+0x2c>
 80021dc:	0020      	movs	r0, r4
 80021de:	4330      	orrs	r0, r6
 80021e0:	1e43      	subs	r3, r0, #1
 80021e2:	4198      	sbcs	r0, r3
 80021e4:	bd70      	pop	{r4, r5, r6, pc}
 80021e6:	2001      	movs	r0, #1
 80021e8:	432a      	orrs	r2, r5
 80021ea:	d1fb      	bne.n	80021e4 <__aeabi_dcmpun+0x2c>
 80021ec:	e7f2      	b.n	80021d4 <__aeabi_dcmpun+0x1c>
 80021ee:	46c0      	nop			; (mov r8, r8)
 80021f0:	000007ff 	.word	0x000007ff

080021f4 <__aeabi_d2iz>:
 80021f4:	000a      	movs	r2, r1
 80021f6:	b530      	push	{r4, r5, lr}
 80021f8:	4c13      	ldr	r4, [pc, #76]	; (8002248 <__aeabi_d2iz+0x54>)
 80021fa:	0053      	lsls	r3, r2, #1
 80021fc:	0309      	lsls	r1, r1, #12
 80021fe:	0005      	movs	r5, r0
 8002200:	0b09      	lsrs	r1, r1, #12
 8002202:	2000      	movs	r0, #0
 8002204:	0d5b      	lsrs	r3, r3, #21
 8002206:	0fd2      	lsrs	r2, r2, #31
 8002208:	42a3      	cmp	r3, r4
 800220a:	dd04      	ble.n	8002216 <__aeabi_d2iz+0x22>
 800220c:	480f      	ldr	r0, [pc, #60]	; (800224c <__aeabi_d2iz+0x58>)
 800220e:	4283      	cmp	r3, r0
 8002210:	dd02      	ble.n	8002218 <__aeabi_d2iz+0x24>
 8002212:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <__aeabi_d2iz+0x5c>)
 8002214:	18d0      	adds	r0, r2, r3
 8002216:	bd30      	pop	{r4, r5, pc}
 8002218:	2080      	movs	r0, #128	; 0x80
 800221a:	0340      	lsls	r0, r0, #13
 800221c:	4301      	orrs	r1, r0
 800221e:	480d      	ldr	r0, [pc, #52]	; (8002254 <__aeabi_d2iz+0x60>)
 8002220:	1ac0      	subs	r0, r0, r3
 8002222:	281f      	cmp	r0, #31
 8002224:	dd08      	ble.n	8002238 <__aeabi_d2iz+0x44>
 8002226:	480c      	ldr	r0, [pc, #48]	; (8002258 <__aeabi_d2iz+0x64>)
 8002228:	1ac3      	subs	r3, r0, r3
 800222a:	40d9      	lsrs	r1, r3
 800222c:	000b      	movs	r3, r1
 800222e:	4258      	negs	r0, r3
 8002230:	2a00      	cmp	r2, #0
 8002232:	d1f0      	bne.n	8002216 <__aeabi_d2iz+0x22>
 8002234:	0018      	movs	r0, r3
 8002236:	e7ee      	b.n	8002216 <__aeabi_d2iz+0x22>
 8002238:	4c08      	ldr	r4, [pc, #32]	; (800225c <__aeabi_d2iz+0x68>)
 800223a:	40c5      	lsrs	r5, r0
 800223c:	46a4      	mov	ip, r4
 800223e:	4463      	add	r3, ip
 8002240:	4099      	lsls	r1, r3
 8002242:	000b      	movs	r3, r1
 8002244:	432b      	orrs	r3, r5
 8002246:	e7f2      	b.n	800222e <__aeabi_d2iz+0x3a>
 8002248:	000003fe 	.word	0x000003fe
 800224c:	0000041d 	.word	0x0000041d
 8002250:	7fffffff 	.word	0x7fffffff
 8002254:	00000433 	.word	0x00000433
 8002258:	00000413 	.word	0x00000413
 800225c:	fffffbed 	.word	0xfffffbed

08002260 <__aeabi_i2d>:
 8002260:	b570      	push	{r4, r5, r6, lr}
 8002262:	2800      	cmp	r0, #0
 8002264:	d016      	beq.n	8002294 <__aeabi_i2d+0x34>
 8002266:	17c3      	asrs	r3, r0, #31
 8002268:	18c5      	adds	r5, r0, r3
 800226a:	405d      	eors	r5, r3
 800226c:	0fc4      	lsrs	r4, r0, #31
 800226e:	0028      	movs	r0, r5
 8002270:	f000 f84c 	bl	800230c <__clzsi2>
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <__aeabi_i2d+0x5c>)
 8002276:	1a1b      	subs	r3, r3, r0
 8002278:	280a      	cmp	r0, #10
 800227a:	dc16      	bgt.n	80022aa <__aeabi_i2d+0x4a>
 800227c:	0002      	movs	r2, r0
 800227e:	002e      	movs	r6, r5
 8002280:	3215      	adds	r2, #21
 8002282:	4096      	lsls	r6, r2
 8002284:	220b      	movs	r2, #11
 8002286:	1a12      	subs	r2, r2, r0
 8002288:	40d5      	lsrs	r5, r2
 800228a:	055b      	lsls	r3, r3, #21
 800228c:	032d      	lsls	r5, r5, #12
 800228e:	0b2d      	lsrs	r5, r5, #12
 8002290:	0d5b      	lsrs	r3, r3, #21
 8002292:	e003      	b.n	800229c <__aeabi_i2d+0x3c>
 8002294:	2400      	movs	r4, #0
 8002296:	2300      	movs	r3, #0
 8002298:	2500      	movs	r5, #0
 800229a:	2600      	movs	r6, #0
 800229c:	051b      	lsls	r3, r3, #20
 800229e:	432b      	orrs	r3, r5
 80022a0:	07e4      	lsls	r4, r4, #31
 80022a2:	4323      	orrs	r3, r4
 80022a4:	0030      	movs	r0, r6
 80022a6:	0019      	movs	r1, r3
 80022a8:	bd70      	pop	{r4, r5, r6, pc}
 80022aa:	380b      	subs	r0, #11
 80022ac:	4085      	lsls	r5, r0
 80022ae:	055b      	lsls	r3, r3, #21
 80022b0:	032d      	lsls	r5, r5, #12
 80022b2:	2600      	movs	r6, #0
 80022b4:	0b2d      	lsrs	r5, r5, #12
 80022b6:	0d5b      	lsrs	r3, r3, #21
 80022b8:	e7f0      	b.n	800229c <__aeabi_i2d+0x3c>
 80022ba:	46c0      	nop			; (mov r8, r8)
 80022bc:	0000041e 	.word	0x0000041e

080022c0 <__aeabi_ui2d>:
 80022c0:	b510      	push	{r4, lr}
 80022c2:	1e04      	subs	r4, r0, #0
 80022c4:	d010      	beq.n	80022e8 <__aeabi_ui2d+0x28>
 80022c6:	f000 f821 	bl	800230c <__clzsi2>
 80022ca:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <__aeabi_ui2d+0x48>)
 80022cc:	1a1b      	subs	r3, r3, r0
 80022ce:	280a      	cmp	r0, #10
 80022d0:	dc11      	bgt.n	80022f6 <__aeabi_ui2d+0x36>
 80022d2:	220b      	movs	r2, #11
 80022d4:	0021      	movs	r1, r4
 80022d6:	1a12      	subs	r2, r2, r0
 80022d8:	40d1      	lsrs	r1, r2
 80022da:	3015      	adds	r0, #21
 80022dc:	030a      	lsls	r2, r1, #12
 80022de:	055b      	lsls	r3, r3, #21
 80022e0:	4084      	lsls	r4, r0
 80022e2:	0b12      	lsrs	r2, r2, #12
 80022e4:	0d5b      	lsrs	r3, r3, #21
 80022e6:	e001      	b.n	80022ec <__aeabi_ui2d+0x2c>
 80022e8:	2300      	movs	r3, #0
 80022ea:	2200      	movs	r2, #0
 80022ec:	051b      	lsls	r3, r3, #20
 80022ee:	4313      	orrs	r3, r2
 80022f0:	0020      	movs	r0, r4
 80022f2:	0019      	movs	r1, r3
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	0022      	movs	r2, r4
 80022f8:	380b      	subs	r0, #11
 80022fa:	4082      	lsls	r2, r0
 80022fc:	055b      	lsls	r3, r3, #21
 80022fe:	0312      	lsls	r2, r2, #12
 8002300:	2400      	movs	r4, #0
 8002302:	0b12      	lsrs	r2, r2, #12
 8002304:	0d5b      	lsrs	r3, r3, #21
 8002306:	e7f1      	b.n	80022ec <__aeabi_ui2d+0x2c>
 8002308:	0000041e 	.word	0x0000041e

0800230c <__clzsi2>:
 800230c:	211c      	movs	r1, #28
 800230e:	2301      	movs	r3, #1
 8002310:	041b      	lsls	r3, r3, #16
 8002312:	4298      	cmp	r0, r3
 8002314:	d301      	bcc.n	800231a <__clzsi2+0xe>
 8002316:	0c00      	lsrs	r0, r0, #16
 8002318:	3910      	subs	r1, #16
 800231a:	0a1b      	lsrs	r3, r3, #8
 800231c:	4298      	cmp	r0, r3
 800231e:	d301      	bcc.n	8002324 <__clzsi2+0x18>
 8002320:	0a00      	lsrs	r0, r0, #8
 8002322:	3908      	subs	r1, #8
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	4298      	cmp	r0, r3
 8002328:	d301      	bcc.n	800232e <__clzsi2+0x22>
 800232a:	0900      	lsrs	r0, r0, #4
 800232c:	3904      	subs	r1, #4
 800232e:	a202      	add	r2, pc, #8	; (adr r2, 8002338 <__clzsi2+0x2c>)
 8002330:	5c10      	ldrb	r0, [r2, r0]
 8002332:	1840      	adds	r0, r0, r1
 8002334:	4770      	bx	lr
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	02020304 	.word	0x02020304
 800233c:	01010101 	.word	0x01010101
	...

08002348 <__clzdi2>:
 8002348:	b510      	push	{r4, lr}
 800234a:	2900      	cmp	r1, #0
 800234c:	d103      	bne.n	8002356 <__clzdi2+0xe>
 800234e:	f7ff ffdd 	bl	800230c <__clzsi2>
 8002352:	3020      	adds	r0, #32
 8002354:	e002      	b.n	800235c <__clzdi2+0x14>
 8002356:	0008      	movs	r0, r1
 8002358:	f7ff ffd8 	bl	800230c <__clzsi2>
 800235c:	bd10      	pop	{r4, pc}
 800235e:	46c0      	nop			; (mov r8, r8)

08002360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002364:	f000 ff7c 	bl	8003260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002368:	f000 f81c 	bl	80023a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800236c:	f000 faae 	bl	80028cc <MX_GPIO_Init>
  MX_RTC_Init();
 8002370:	f000 f86e 	bl	8002450 <MX_RTC_Init>
  MX_TIM6_Init();
 8002374:	f000 f94e 	bl	8002614 <MX_TIM6_Init>
  MX_SPI1_Init();
 8002378:	f000 f90e 	bl	8002598 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800237c:	f000 f988 	bl	8002690 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002380:	f000 f9d4 	bl	800272c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002384:	f000 fa20 	bl	80027c8 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 8002388:	f000 fa6c 	bl	8002864 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */
  // System hello
  send_debug_logs ( hello ) ;
 800238c:	4b04      	ldr	r3, [pc, #16]	; (80023a0 <main+0x40>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	0018      	movs	r0, r3
 8002392:	f000 fb9f 	bl	8002ad4 <send_debug_logs>
  //HAL_UART_Transmit ( &HUART_DBG , (uint8_t*) hello , strlen ( hello ) , UART_TIMEOUT ) ;

  if ( !is_system_initialized () )
 8002396:	f000 fbcd 	bl	8002b34 <is_system_initialized>
  {
  }


  my_gnss_sw_on () ;
 800239a:	f000 fc19 	bl	8002bd0 <my_gnss_sw_on>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800239e:	e7fe      	b.n	800239e <main+0x3e>
 80023a0:	20000000 	.word	0x20000000

080023a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a4:	b590      	push	{r4, r7, lr}
 80023a6:	b095      	sub	sp, #84	; 0x54
 80023a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023aa:	2414      	movs	r4, #20
 80023ac:	193b      	adds	r3, r7, r4
 80023ae:	0018      	movs	r0, r3
 80023b0:	233c      	movs	r3, #60	; 0x3c
 80023b2:	001a      	movs	r2, r3
 80023b4:	2100      	movs	r1, #0
 80023b6:	f004 fd97 	bl	8006ee8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	0018      	movs	r0, r3
 80023be:	2310      	movs	r3, #16
 80023c0:	001a      	movs	r2, r3
 80023c2:	2100      	movs	r1, #0
 80023c4:	f004 fd90 	bl	8006ee8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c8:	2380      	movs	r3, #128	; 0x80
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	0018      	movs	r0, r3
 80023ce:	f001 fa59 	bl	8003884 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80023d2:	f001 fa49 	bl	8003868 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80023d6:	4b1d      	ldr	r3, [pc, #116]	; (800244c <SystemClock_Config+0xa8>)
 80023d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023da:	4b1c      	ldr	r3, [pc, #112]	; (800244c <SystemClock_Config+0xa8>)
 80023dc:	2118      	movs	r1, #24
 80023de:	438a      	bics	r2, r1
 80023e0:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80023e2:	193b      	adds	r3, r7, r4
 80023e4:	2206      	movs	r2, #6
 80023e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023e8:	193b      	adds	r3, r7, r4
 80023ea:	2201      	movs	r2, #1
 80023ec:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023ee:	193b      	adds	r3, r7, r4
 80023f0:	2280      	movs	r2, #128	; 0x80
 80023f2:	0052      	lsls	r2, r2, #1
 80023f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80023f6:	193b      	adds	r3, r7, r4
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023fc:	193b      	adds	r3, r7, r4
 80023fe:	2240      	movs	r2, #64	; 0x40
 8002400:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002402:	193b      	adds	r3, r7, r4
 8002404:	2200      	movs	r2, #0
 8002406:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002408:	193b      	adds	r3, r7, r4
 800240a:	0018      	movs	r0, r3
 800240c:	f001 fa86 	bl	800391c <HAL_RCC_OscConfig>
 8002410:	1e03      	subs	r3, r0, #0
 8002412:	d001      	beq.n	8002418 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002414:	f000 fbf6 	bl	8002c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	2207      	movs	r2, #7
 800241c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	2200      	movs	r2, #0
 8002422:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002424:	1d3b      	adds	r3, r7, #4
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800242a:	1d3b      	adds	r3, r7, #4
 800242c:	2200      	movs	r2, #0
 800242e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002430:	1d3b      	adds	r3, r7, #4
 8002432:	2100      	movs	r1, #0
 8002434:	0018      	movs	r0, r3
 8002436:	f001 fdd1 	bl	8003fdc <HAL_RCC_ClockConfig>
 800243a:	1e03      	subs	r3, r0, #0
 800243c:	d001      	beq.n	8002442 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800243e:	f000 fbe1 	bl	8002c04 <Error_Handler>
  }
}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b015      	add	sp, #84	; 0x54
 8002448:	bd90      	pop	{r4, r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	40021000 	.word	0x40021000

08002450 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b090      	sub	sp, #64	; 0x40
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002456:	232c      	movs	r3, #44	; 0x2c
 8002458:	18fb      	adds	r3, r7, r3
 800245a:	0018      	movs	r0, r3
 800245c:	2314      	movs	r3, #20
 800245e:	001a      	movs	r2, r3
 8002460:	2100      	movs	r1, #0
 8002462:	f004 fd41 	bl	8006ee8 <memset>
  RTC_DateTypeDef sDate = {0};
 8002466:	2328      	movs	r3, #40	; 0x28
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800246e:	003b      	movs	r3, r7
 8002470:	0018      	movs	r0, r3
 8002472:	2328      	movs	r3, #40	; 0x28
 8002474:	001a      	movs	r2, r3
 8002476:	2100      	movs	r1, #0
 8002478:	f004 fd36 	bl	8006ee8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800247c:	4b44      	ldr	r3, [pc, #272]	; (8002590 <MX_RTC_Init+0x140>)
 800247e:	4a45      	ldr	r2, [pc, #276]	; (8002594 <MX_RTC_Init+0x144>)
 8002480:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002482:	4b43      	ldr	r3, [pc, #268]	; (8002590 <MX_RTC_Init+0x140>)
 8002484:	2200      	movs	r2, #0
 8002486:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002488:	4b41      	ldr	r3, [pc, #260]	; (8002590 <MX_RTC_Init+0x140>)
 800248a:	227f      	movs	r2, #127	; 0x7f
 800248c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800248e:	4b40      	ldr	r3, [pc, #256]	; (8002590 <MX_RTC_Init+0x140>)
 8002490:	22ff      	movs	r2, #255	; 0xff
 8002492:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002494:	4b3e      	ldr	r3, [pc, #248]	; (8002590 <MX_RTC_Init+0x140>)
 8002496:	2200      	movs	r2, #0
 8002498:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800249a:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <MX_RTC_Init+0x140>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80024a0:	4b3b      	ldr	r3, [pc, #236]	; (8002590 <MX_RTC_Init+0x140>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80024a6:	4b3a      	ldr	r3, [pc, #232]	; (8002590 <MX_RTC_Init+0x140>)
 80024a8:	2280      	movs	r2, #128	; 0x80
 80024aa:	05d2      	lsls	r2, r2, #23
 80024ac:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80024ae:	4b38      	ldr	r3, [pc, #224]	; (8002590 <MX_RTC_Init+0x140>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80024b4:	4b36      	ldr	r3, [pc, #216]	; (8002590 <MX_RTC_Init+0x140>)
 80024b6:	0018      	movs	r0, r3
 80024b8:	f002 f976 	bl	80047a8 <HAL_RTC_Init>
 80024bc:	1e03      	subs	r3, r0, #0
 80024be:	d001      	beq.n	80024c4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80024c0:	f000 fba0 	bl	8002c04 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80024c4:	212c      	movs	r1, #44	; 0x2c
 80024c6:	187b      	adds	r3, r7, r1
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80024cc:	187b      	adds	r3, r7, r1
 80024ce:	2200      	movs	r2, #0
 80024d0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	2200      	movs	r2, #0
 80024d6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80024d8:	187b      	adds	r3, r7, r1
 80024da:	2200      	movs	r2, #0
 80024dc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80024de:	187b      	adds	r3, r7, r1
 80024e0:	2200      	movs	r2, #0
 80024e2:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80024ea:	1879      	adds	r1, r7, r1
 80024ec:	4b28      	ldr	r3, [pc, #160]	; (8002590 <MX_RTC_Init+0x140>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	0018      	movs	r0, r3
 80024f2:	f002 f9fb 	bl	80048ec <HAL_RTC_SetTime>
 80024f6:	1e03      	subs	r3, r0, #0
 80024f8:	d001      	beq.n	80024fe <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80024fa:	f000 fb83 	bl	8002c04 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80024fe:	2128      	movs	r1, #40	; 0x28
 8002500:	187b      	adds	r3, r7, r1
 8002502:	2206      	movs	r2, #6
 8002504:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002506:	187b      	adds	r3, r7, r1
 8002508:	2201      	movs	r2, #1
 800250a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800250c:	187b      	adds	r3, r7, r1
 800250e:	2201      	movs	r2, #1
 8002510:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002512:	187b      	adds	r3, r7, r1
 8002514:	2200      	movs	r2, #0
 8002516:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002518:	1879      	adds	r1, r7, r1
 800251a:	4b1d      	ldr	r3, [pc, #116]	; (8002590 <MX_RTC_Init+0x140>)
 800251c:	2201      	movs	r2, #1
 800251e:	0018      	movs	r0, r3
 8002520:	f002 fae8 	bl	8004af4 <HAL_RTC_SetDate>
 8002524:	1e03      	subs	r3, r0, #0
 8002526:	d001      	beq.n	800252c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002528:	f000 fb6c 	bl	8002c04 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800252c:	003b      	movs	r3, r7
 800252e:	2200      	movs	r2, #0
 8002530:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002532:	003b      	movs	r3, r7
 8002534:	2200      	movs	r2, #0
 8002536:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002538:	003b      	movs	r3, r7
 800253a:	2200      	movs	r2, #0
 800253c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800253e:	003b      	movs	r3, r7
 8002540:	2200      	movs	r2, #0
 8002542:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002544:	003b      	movs	r3, r7
 8002546:	2200      	movs	r2, #0
 8002548:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800254a:	003b      	movs	r3, r7
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002550:	003b      	movs	r3, r7
 8002552:	2200      	movs	r2, #0
 8002554:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002556:	003b      	movs	r3, r7
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800255c:	003b      	movs	r3, r7
 800255e:	2200      	movs	r2, #0
 8002560:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002562:	003b      	movs	r3, r7
 8002564:	2220      	movs	r2, #32
 8002566:	2101      	movs	r1, #1
 8002568:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800256a:	003b      	movs	r3, r7
 800256c:	2280      	movs	r2, #128	; 0x80
 800256e:	0052      	lsls	r2, r2, #1
 8002570:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002572:	0039      	movs	r1, r7
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <MX_RTC_Init+0x140>)
 8002576:	2201      	movs	r2, #1
 8002578:	0018      	movs	r0, r3
 800257a:	f002 fb9b 	bl	8004cb4 <HAL_RTC_SetAlarm_IT>
 800257e:	1e03      	subs	r3, r0, #0
 8002580:	d001      	beq.n	8002586 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002582:	f000 fb3f 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b010      	add	sp, #64	; 0x40
 800258c:	bd80      	pop	{r7, pc}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	200006dc 	.word	0x200006dc
 8002594:	40002800 	.word	0x40002800

08002598 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800259c:	4b1b      	ldr	r3, [pc, #108]	; (800260c <MX_SPI1_Init+0x74>)
 800259e:	4a1c      	ldr	r2, [pc, #112]	; (8002610 <MX_SPI1_Init+0x78>)
 80025a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025a2:	4b1a      	ldr	r3, [pc, #104]	; (800260c <MX_SPI1_Init+0x74>)
 80025a4:	2282      	movs	r2, #130	; 0x82
 80025a6:	0052      	lsls	r2, r2, #1
 80025a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025aa:	4b18      	ldr	r3, [pc, #96]	; (800260c <MX_SPI1_Init+0x74>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025b0:	4b16      	ldr	r3, [pc, #88]	; (800260c <MX_SPI1_Init+0x74>)
 80025b2:	22e0      	movs	r2, #224	; 0xe0
 80025b4:	00d2      	lsls	r2, r2, #3
 80025b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <MX_SPI1_Init+0x74>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025be:	4b13      	ldr	r3, [pc, #76]	; (800260c <MX_SPI1_Init+0x74>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <MX_SPI1_Init+0x74>)
 80025c6:	2280      	movs	r2, #128	; 0x80
 80025c8:	0092      	lsls	r2, r2, #2
 80025ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025cc:	4b0f      	ldr	r3, [pc, #60]	; (800260c <MX_SPI1_Init+0x74>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025d2:	4b0e      	ldr	r3, [pc, #56]	; (800260c <MX_SPI1_Init+0x74>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <MX_SPI1_Init+0x74>)
 80025da:	2200      	movs	r2, #0
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025de:	4b0b      	ldr	r3, [pc, #44]	; (800260c <MX_SPI1_Init+0x74>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025e4:	4b09      	ldr	r3, [pc, #36]	; (800260c <MX_SPI1_Init+0x74>)
 80025e6:	2207      	movs	r2, #7
 80025e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025ea:	4b08      	ldr	r3, [pc, #32]	; (800260c <MX_SPI1_Init+0x74>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025f0:	4b06      	ldr	r3, [pc, #24]	; (800260c <MX_SPI1_Init+0x74>)
 80025f2:	2208      	movs	r2, #8
 80025f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025f6:	4b05      	ldr	r3, [pc, #20]	; (800260c <MX_SPI1_Init+0x74>)
 80025f8:	0018      	movs	r0, r3
 80025fa:	f002 fddb 	bl	80051b4 <HAL_SPI_Init>
 80025fe:	1e03      	subs	r3, r0, #0
 8002600:	d001      	beq.n	8002606 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002602:	f000 faff 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20000708 	.word	0x20000708
 8002610:	40013000 	.word	0x40013000

08002614 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800261a:	1d3b      	adds	r3, r7, #4
 800261c:	0018      	movs	r0, r3
 800261e:	230c      	movs	r3, #12
 8002620:	001a      	movs	r2, r3
 8002622:	2100      	movs	r1, #0
 8002624:	f004 fc60 	bl	8006ee8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002628:	4b15      	ldr	r3, [pc, #84]	; (8002680 <MX_TIM6_Init+0x6c>)
 800262a:	4a16      	ldr	r2, [pc, #88]	; (8002684 <MX_TIM6_Init+0x70>)
 800262c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 800262e:	4b14      	ldr	r3, [pc, #80]	; (8002680 <MX_TIM6_Init+0x6c>)
 8002630:	4a15      	ldr	r2, [pc, #84]	; (8002688 <MX_TIM6_Init+0x74>)
 8002632:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002634:	4b12      	ldr	r3, [pc, #72]	; (8002680 <MX_TIM6_Init+0x6c>)
 8002636:	2200      	movs	r2, #0
 8002638:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800263a:	4b11      	ldr	r3, [pc, #68]	; (8002680 <MX_TIM6_Init+0x6c>)
 800263c:	4a13      	ldr	r2, [pc, #76]	; (800268c <MX_TIM6_Init+0x78>)
 800263e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002640:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <MX_TIM6_Init+0x6c>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002646:	4b0e      	ldr	r3, [pc, #56]	; (8002680 <MX_TIM6_Init+0x6c>)
 8002648:	0018      	movs	r0, r3
 800264a:	f002 fe6b 	bl	8005324 <HAL_TIM_Base_Init>
 800264e:	1e03      	subs	r3, r0, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002652:	f000 fad7 	bl	8002c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002662:	1d3a      	adds	r2, r7, #4
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <MX_TIM6_Init+0x6c>)
 8002666:	0011      	movs	r1, r2
 8002668:	0018      	movs	r0, r3
 800266a:	f003 f87b 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 800266e:	1e03      	subs	r3, r0, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002672:	f000 fac7 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	b004      	add	sp, #16
 800267c:	bd80      	pop	{r7, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	2000076c 	.word	0x2000076c
 8002684:	40001000 	.word	0x40001000
 8002688:	00003e7f 	.word	0x00003e7f
 800268c:	000003e7 	.word	0x000003e7

08002690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <MX_USART1_UART_Init+0x94>)
 8002696:	4a24      	ldr	r2, [pc, #144]	; (8002728 <MX_USART1_UART_Init+0x98>)
 8002698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800269a:	4b22      	ldr	r3, [pc, #136]	; (8002724 <MX_USART1_UART_Init+0x94>)
 800269c:	22e1      	movs	r2, #225	; 0xe1
 800269e:	0252      	lsls	r2, r2, #9
 80026a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026a2:	4b20      	ldr	r3, [pc, #128]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026a8:	4b1e      	ldr	r3, [pc, #120]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026ae:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026b6:	220c      	movs	r2, #12
 80026b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026bc:	2200      	movs	r2, #0
 80026be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c0:	4b18      	ldr	r3, [pc, #96]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026c6:	4b17      	ldr	r3, [pc, #92]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026cc:	4b15      	ldr	r3, [pc, #84]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026d2:	4b14      	ldr	r3, [pc, #80]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026d8:	4b12      	ldr	r3, [pc, #72]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026da:	0018      	movs	r0, r3
 80026dc:	f003 f8d0 	bl	8005880 <HAL_UART_Init>
 80026e0:	1e03      	subs	r3, r0, #0
 80026e2:	d001      	beq.n	80026e8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80026e4:	f000 fa8e 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026e8:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026ea:	2100      	movs	r1, #0
 80026ec:	0018      	movs	r0, r3
 80026ee:	f003 ff85 	bl	80065fc <HAL_UARTEx_SetTxFifoThreshold>
 80026f2:	1e03      	subs	r3, r0, #0
 80026f4:	d001      	beq.n	80026fa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80026f6:	f000 fa85 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026fa:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <MX_USART1_UART_Init+0x94>)
 80026fc:	2100      	movs	r1, #0
 80026fe:	0018      	movs	r0, r3
 8002700:	f003 ffbc 	bl	800667c <HAL_UARTEx_SetRxFifoThreshold>
 8002704:	1e03      	subs	r3, r0, #0
 8002706:	d001      	beq.n	800270c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002708:	f000 fa7c 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <MX_USART1_UART_Init+0x94>)
 800270e:	0018      	movs	r0, r3
 8002710:	f003 ff3a 	bl	8006588 <HAL_UARTEx_DisableFifoMode>
 8002714:	1e03      	subs	r3, r0, #0
 8002716:	d001      	beq.n	800271c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002718:	f000 fa74 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800271c:	46c0      	nop			; (mov r8, r8)
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	200007b8 	.word	0x200007b8
 8002728:	40013800 	.word	0x40013800

0800272c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002730:	4b23      	ldr	r3, [pc, #140]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002732:	4a24      	ldr	r2, [pc, #144]	; (80027c4 <MX_USART2_UART_Init+0x98>)
 8002734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8002736:	4b22      	ldr	r3, [pc, #136]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002738:	22e1      	movs	r2, #225	; 0xe1
 800273a:	0292      	lsls	r2, r2, #10
 800273c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800273e:	4b20      	ldr	r3, [pc, #128]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002740:	2200      	movs	r2, #0
 8002742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002744:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002746:	2200      	movs	r2, #0
 8002748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800274a:	4b1d      	ldr	r3, [pc, #116]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 800274c:	2200      	movs	r2, #0
 800274e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002750:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002752:	220c      	movs	r2, #12
 8002754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002756:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800275c:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 800275e:	2200      	movs	r2, #0
 8002760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002762:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002764:	2200      	movs	r2, #0
 8002766:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002768:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 800276a:	2200      	movs	r2, #0
 800276c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800276e:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002770:	2200      	movs	r2, #0
 8002772:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002774:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002776:	0018      	movs	r0, r3
 8002778:	f003 f882 	bl	8005880 <HAL_UART_Init>
 800277c:	1e03      	subs	r3, r0, #0
 800277e:	d001      	beq.n	8002784 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002780:	f000 fa40 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002786:	2100      	movs	r1, #0
 8002788:	0018      	movs	r0, r3
 800278a:	f003 ff37 	bl	80065fc <HAL_UARTEx_SetTxFifoThreshold>
 800278e:	1e03      	subs	r3, r0, #0
 8002790:	d001      	beq.n	8002796 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002792:	f000 fa37 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 8002798:	2100      	movs	r1, #0
 800279a:	0018      	movs	r0, r3
 800279c:	f003 ff6e 	bl	800667c <HAL_UARTEx_SetRxFifoThreshold>
 80027a0:	1e03      	subs	r3, r0, #0
 80027a2:	d001      	beq.n	80027a8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80027a4:	f000 fa2e 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80027a8:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <MX_USART2_UART_Init+0x94>)
 80027aa:	0018      	movs	r0, r3
 80027ac:	f003 feec 	bl	8006588 <HAL_UARTEx_DisableFifoMode>
 80027b0:	1e03      	subs	r3, r0, #0
 80027b2:	d001      	beq.n	80027b8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80027b4:	f000 fa26 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027b8:	46c0      	nop			; (mov r8, r8)
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	2000084c 	.word	0x2000084c
 80027c4:	40004400 	.word	0x40004400

080027c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027cc:	4b23      	ldr	r3, [pc, #140]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027ce:	4a24      	ldr	r2, [pc, #144]	; (8002860 <MX_USART3_UART_Init+0x98>)
 80027d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80027d2:	4b22      	ldr	r3, [pc, #136]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027d4:	2296      	movs	r2, #150	; 0x96
 80027d6:	0192      	lsls	r2, r2, #6
 80027d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027da:	4b20      	ldr	r3, [pc, #128]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027e0:	4b1e      	ldr	r3, [pc, #120]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027e6:	4b1d      	ldr	r3, [pc, #116]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027ec:	4b1b      	ldr	r3, [pc, #108]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027ee:	220c      	movs	r2, #12
 80027f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027f2:	4b1a      	ldr	r3, [pc, #104]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f8:	4b18      	ldr	r3, [pc, #96]	; (800285c <MX_USART3_UART_Init+0x94>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027fe:	4b17      	ldr	r3, [pc, #92]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002804:	4b15      	ldr	r3, [pc, #84]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002806:	2200      	movs	r2, #0
 8002808:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800280a:	4b14      	ldr	r3, [pc, #80]	; (800285c <MX_USART3_UART_Init+0x94>)
 800280c:	2200      	movs	r2, #0
 800280e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002812:	0018      	movs	r0, r3
 8002814:	f003 f834 	bl	8005880 <HAL_UART_Init>
 8002818:	1e03      	subs	r3, r0, #0
 800281a:	d001      	beq.n	8002820 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800281c:	f000 f9f2 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002822:	2100      	movs	r1, #0
 8002824:	0018      	movs	r0, r3
 8002826:	f003 fee9 	bl	80065fc <HAL_UARTEx_SetTxFifoThreshold>
 800282a:	1e03      	subs	r3, r0, #0
 800282c:	d001      	beq.n	8002832 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800282e:	f000 f9e9 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002832:	4b0a      	ldr	r3, [pc, #40]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002834:	2100      	movs	r1, #0
 8002836:	0018      	movs	r0, r3
 8002838:	f003 ff20 	bl	800667c <HAL_UARTEx_SetRxFifoThreshold>
 800283c:	1e03      	subs	r3, r0, #0
 800283e:	d001      	beq.n	8002844 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002840:	f000 f9e0 	bl	8002c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <MX_USART3_UART_Init+0x94>)
 8002846:	0018      	movs	r0, r3
 8002848:	f003 fe9e 	bl	8006588 <HAL_UARTEx_DisableFifoMode>
 800284c:	1e03      	subs	r3, r0, #0
 800284e:	d001      	beq.n	8002854 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002850:	f000 f9d8 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002854:	46c0      	nop			; (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	200008e0 	.word	0x200008e0
 8002860:	40004800 	.word	0x40004800

08002864 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002868:	4b16      	ldr	r3, [pc, #88]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 800286a:	4a17      	ldr	r2, [pc, #92]	; (80028c8 <MX_USART5_UART_Init+0x64>)
 800286c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800286e:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 8002870:	22e1      	movs	r2, #225	; 0xe1
 8002872:	0252      	lsls	r2, r2, #9
 8002874:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002876:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800287c:	4b11      	ldr	r3, [pc, #68]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 800287e:	2200      	movs	r2, #0
 8002880:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002882:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002888:	4b0e      	ldr	r3, [pc, #56]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 800288a:	220c      	movs	r2, #12
 800288c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 8002890:	2200      	movs	r2, #0
 8002892:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 8002896:	2200      	movs	r2, #0
 8002898:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 800289c:	2200      	movs	r2, #0
 800289e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028a0:	4b08      	ldr	r3, [pc, #32]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028a6:	4b07      	ldr	r3, [pc, #28]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <MX_USART5_UART_Init+0x60>)
 80028ae:	0018      	movs	r0, r3
 80028b0:	f002 ffe6 	bl	8005880 <HAL_UART_Init>
 80028b4:	1e03      	subs	r3, r0, #0
 80028b6:	d001      	beq.n	80028bc <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 80028b8:	f000 f9a4 	bl	8002c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 80028bc:	46c0      	nop			; (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20000974 	.word	0x20000974
 80028c8:	40005000 	.word	0x40005000

080028cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b08b      	sub	sp, #44	; 0x2c
 80028d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d2:	2414      	movs	r4, #20
 80028d4:	193b      	adds	r3, r7, r4
 80028d6:	0018      	movs	r0, r3
 80028d8:	2314      	movs	r3, #20
 80028da:	001a      	movs	r2, r3
 80028dc:	2100      	movs	r1, #0
 80028de:	f004 fb03 	bl	8006ee8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e2:	4b76      	ldr	r3, [pc, #472]	; (8002abc <MX_GPIO_Init+0x1f0>)
 80028e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028e6:	4b75      	ldr	r3, [pc, #468]	; (8002abc <MX_GPIO_Init+0x1f0>)
 80028e8:	2104      	movs	r1, #4
 80028ea:	430a      	orrs	r2, r1
 80028ec:	635a      	str	r2, [r3, #52]	; 0x34
 80028ee:	4b73      	ldr	r3, [pc, #460]	; (8002abc <MX_GPIO_Init+0x1f0>)
 80028f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f2:	2204      	movs	r2, #4
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fa:	4b70      	ldr	r3, [pc, #448]	; (8002abc <MX_GPIO_Init+0x1f0>)
 80028fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fe:	4b6f      	ldr	r3, [pc, #444]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002900:	2101      	movs	r1, #1
 8002902:	430a      	orrs	r2, r1
 8002904:	635a      	str	r2, [r3, #52]	; 0x34
 8002906:	4b6d      	ldr	r3, [pc, #436]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800290a:	2201      	movs	r2, #1
 800290c:	4013      	ands	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002912:	4b6a      	ldr	r3, [pc, #424]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002916:	4b69      	ldr	r3, [pc, #420]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002918:	2102      	movs	r1, #2
 800291a:	430a      	orrs	r2, r1
 800291c:	635a      	str	r2, [r3, #52]	; 0x34
 800291e:	4b67      	ldr	r3, [pc, #412]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002922:	2202      	movs	r2, #2
 8002924:	4013      	ands	r3, r2
 8002926:	60bb      	str	r3, [r7, #8]
 8002928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800292a:	4b64      	ldr	r3, [pc, #400]	; (8002abc <MX_GPIO_Init+0x1f0>)
 800292c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800292e:	4b63      	ldr	r3, [pc, #396]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002930:	2108      	movs	r1, #8
 8002932:	430a      	orrs	r2, r1
 8002934:	635a      	str	r2, [r3, #52]	; 0x34
 8002936:	4b61      	ldr	r3, [pc, #388]	; (8002abc <MX_GPIO_Init+0x1f0>)
 8002938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800293a:	2208      	movs	r2, #8
 800293c:	4013      	ands	r3, r2
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002942:	23a0      	movs	r3, #160	; 0xa0
 8002944:	05db      	lsls	r3, r3, #23
 8002946:	2200      	movs	r2, #0
 8002948:	2110      	movs	r1, #16
 800294a:	0018      	movs	r0, r3
 800294c:	f000 ff6e 	bl	800382c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002950:	495b      	ldr	r1, [pc, #364]	; (8002ac0 <MX_GPIO_Init+0x1f4>)
 8002952:	4b5c      	ldr	r3, [pc, #368]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 8002954:	2200      	movs	r2, #0
 8002956:	0018      	movs	r0, r3
 8002958:	f000 ff68 	bl	800382c <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 800295c:	2380      	movs	r3, #128	; 0x80
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	4858      	ldr	r0, [pc, #352]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 8002962:	2201      	movs	r2, #1
 8002964:	0019      	movs	r1, r3
 8002966:	f000 ff61 	bl	800382c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 800296a:	4b57      	ldr	r3, [pc, #348]	; (8002ac8 <MX_GPIO_Init+0x1fc>)
 800296c:	2200      	movs	r2, #0
 800296e:	2103      	movs	r1, #3
 8002970:	0018      	movs	r0, r3
 8002972:	f000 ff5b 	bl	800382c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002976:	193b      	adds	r3, r7, r4
 8002978:	2201      	movs	r2, #1
 800297a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800297c:	193b      	adds	r3, r7, r4
 800297e:	2288      	movs	r2, #136	; 0x88
 8002980:	0352      	lsls	r2, r2, #13
 8002982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	193b      	adds	r3, r7, r4
 8002986:	2200      	movs	r2, #0
 8002988:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800298a:	193a      	adds	r2, r7, r4
 800298c:	23a0      	movs	r3, #160	; 0xa0
 800298e:	05db      	lsls	r3, r3, #23
 8002990:	0011      	movs	r1, r2
 8002992:	0018      	movs	r0, r3
 8002994:	f000 fdde 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 8002998:	193b      	adds	r3, r7, r4
 800299a:	2202      	movs	r2, #2
 800299c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800299e:	193b      	adds	r3, r7, r4
 80029a0:	2200      	movs	r2, #0
 80029a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	193b      	adds	r3, r7, r4
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 80029aa:	193a      	adds	r2, r7, r4
 80029ac:	23a0      	movs	r3, #160	; 0xa0
 80029ae:	05db      	lsls	r3, r3, #23
 80029b0:	0011      	movs	r1, r2
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fdce 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 80029b8:	193b      	adds	r3, r7, r4
 80029ba:	2210      	movs	r2, #16
 80029bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029be:	193b      	adds	r3, r7, r4
 80029c0:	2201      	movs	r2, #1
 80029c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	193b      	adds	r3, r7, r4
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ca:	193b      	adds	r3, r7, r4
 80029cc:	2200      	movs	r2, #0
 80029ce:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80029d0:	193a      	adds	r2, r7, r4
 80029d2:	23a0      	movs	r3, #160	; 0xa0
 80029d4:	05db      	lsls	r3, r3, #23
 80029d6:	0011      	movs	r1, r2
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 fdbb 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 80029de:	193b      	adds	r3, r7, r4
 80029e0:	4a3a      	ldr	r2, [pc, #232]	; (8002acc <MX_GPIO_Init+0x200>)
 80029e2:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e4:	193b      	adds	r3, r7, r4
 80029e6:	2201      	movs	r2, #1
 80029e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	193b      	adds	r3, r7, r4
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f0:	193b      	adds	r3, r7, r4
 80029f2:	2200      	movs	r2, #0
 80029f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f6:	193b      	adds	r3, r7, r4
 80029f8:	4a32      	ldr	r2, [pc, #200]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 80029fa:	0019      	movs	r1, r3
 80029fc:	0010      	movs	r0, r2
 80029fe:	f000 fda9 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8002a02:	0021      	movs	r1, r4
 8002a04:	187b      	adds	r3, r7, r1
 8002a06:	2224      	movs	r2, #36	; 0x24
 8002a08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a0a:	187b      	adds	r3, r7, r1
 8002a0c:	2288      	movs	r2, #136	; 0x88
 8002a0e:	0352      	lsls	r2, r2, #13
 8002a10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	187b      	adds	r3, r7, r1
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a18:	000c      	movs	r4, r1
 8002a1a:	187b      	adds	r3, r7, r1
 8002a1c:	4a29      	ldr	r2, [pc, #164]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 8002a1e:	0019      	movs	r1, r3
 8002a20:	0010      	movs	r0, r2
 8002a22:	f000 fd97 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8002a26:	0021      	movs	r1, r4
 8002a28:	187b      	adds	r3, r7, r1
 8002a2a:	2280      	movs	r2, #128	; 0x80
 8002a2c:	0192      	lsls	r2, r2, #6
 8002a2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002a30:	000c      	movs	r4, r1
 8002a32:	193b      	adds	r3, r7, r4
 8002a34:	2211      	movs	r2, #17
 8002a36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	193b      	adds	r3, r7, r4
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	193b      	adds	r3, r7, r4
 8002a40:	2200      	movs	r2, #0
 8002a42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	4a1f      	ldr	r2, [pc, #124]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 8002a48:	0019      	movs	r1, r3
 8002a4a:	0010      	movs	r0, r2
 8002a4c:	f000 fd82 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8002a50:	193b      	adds	r3, r7, r4
 8002a52:	4a1f      	ldr	r2, [pc, #124]	; (8002ad0 <MX_GPIO_Init+0x204>)
 8002a54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a56:	193b      	adds	r3, r7, r4
 8002a58:	2200      	movs	r2, #0
 8002a5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	193b      	adds	r3, r7, r4
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a62:	193b      	adds	r3, r7, r4
 8002a64:	4a17      	ldr	r2, [pc, #92]	; (8002ac4 <MX_GPIO_Init+0x1f8>)
 8002a66:	0019      	movs	r1, r3
 8002a68:	0010      	movs	r0, r2
 8002a6a:	f000 fd73 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8002a6e:	193b      	adds	r3, r7, r4
 8002a70:	2203      	movs	r2, #3
 8002a72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a74:	193b      	adds	r3, r7, r4
 8002a76:	2201      	movs	r2, #1
 8002a78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a80:	193b      	adds	r3, r7, r4
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a86:	193b      	adds	r3, r7, r4
 8002a88:	4a0f      	ldr	r2, [pc, #60]	; (8002ac8 <MX_GPIO_Init+0x1fc>)
 8002a8a:	0019      	movs	r1, r3
 8002a8c:	0010      	movs	r0, r2
 8002a8e:	f000 fd61 	bl	8003554 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8002a92:	0021      	movs	r1, r4
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	220c      	movs	r2, #12
 8002a98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9a:	187b      	adds	r3, r7, r1
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	4a07      	ldr	r2, [pc, #28]	; (8002ac8 <MX_GPIO_Init+0x1fc>)
 8002aaa:	0019      	movs	r1, r3
 8002aac:	0010      	movs	r0, r2
 8002aae:	f000 fd51 	bl	8003554 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b00b      	add	sp, #44	; 0x2c
 8002ab8:	bd90      	pop	{r4, r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	0000a403 	.word	0x0000a403
 8002ac4:	50000400 	.word	0x50000400
 8002ac8:	50000c00 	.word	0x50000c00
 8002acc:	00008c03 	.word	0x00008c03
 8002ad0:	00004040 	.word	0x00004040

08002ad4 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f7fd fb10 	bl	8000104 <strlen>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2bfa      	cmp	r3, #250	; 0xfa
 8002aec:	d908      	bls.n	8002b00 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002aee:	23fa      	movs	r3, #250	; 0xfa
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	490d      	ldr	r1, [pc, #52]	; (8002b28 <send_debug_logs+0x54>)
 8002af4:	480d      	ldr	r0, [pc, #52]	; (8002b2c <send_debug_logs+0x58>)
 8002af6:	222a      	movs	r2, #42	; 0x2a
 8002af8:	f002 ff18 	bl	800592c <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8002afc:	23fa      	movs	r3, #250	; 0xfa
 8002afe:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	23fa      	movs	r3, #250	; 0xfa
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	6879      	ldr	r1, [r7, #4]
 8002b0a:	4808      	ldr	r0, [pc, #32]	; (8002b2c <send_debug_logs+0x58>)
 8002b0c:	f002 ff0e 	bl	800592c <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8002b10:	23fa      	movs	r3, #250	; 0xfa
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4906      	ldr	r1, [pc, #24]	; (8002b30 <send_debug_logs+0x5c>)
 8002b16:	4805      	ldr	r0, [pc, #20]	; (8002b2c <send_debug_logs+0x58>)
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f002 ff07 	bl	800592c <HAL_UART_Transmit>
}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b004      	add	sp, #16
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	46c0      	nop			; (mov r8, r8)
 8002b28:	0800b598 	.word	0x0800b598
 8002b2c:	2000084c 	.word	0x2000084c
 8002b30:	0800b5c4 	.word	0x0800b5c4

08002b34 <is_system_initialized>:
// System functions
bool is_system_initialized ( void )
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
	// Nie próbuj robić nic z Astronode, bo nie wiesz czy nie trzeba go zainicjować restartem. Ogranicz się do samego systemu.
	uint16_t yyyy = my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002b3a:	1dbc      	adds	r4, r7, #6
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <is_system_initialized+0x34>)
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f003 fe3c 	bl	80067bc <my_rtc_get_dt_s>
 8002b44:	0003      	movs	r3, r0
 8002b46:	8023      	strh	r3, [r4, #0]
	send_debug_logs ( rtc_dt_s ) ;
 8002b48:	4b07      	ldr	r3, [pc, #28]	; (8002b68 <is_system_initialized+0x34>)
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f7ff ffc2 	bl	8002ad4 <send_debug_logs>
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
 8002b50:	1dbb      	adds	r3, r7, #6
 8002b52:	8819      	ldrh	r1, [r3, #0]
 8002b54:	23fd      	movs	r3, #253	; 0xfd
 8002b56:	00da      	lsls	r2, r3, #3
 8002b58:	2300      	movs	r3, #0
 8002b5a:	4291      	cmp	r1, r2
 8002b5c:	415b      	adcs	r3, r3
 8002b5e:	b2db      	uxtb	r3, r3
}
 8002b60:	0018      	movs	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b003      	add	sp, #12
 8002b66:	bd90      	pop	{r4, r7, pc}
 8002b68:	20000a08 	.word	0x20000a08

08002b6c <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	0002      	movs	r2, r0
 8002b74:	1dfb      	adds	r3, r7, #7
 8002b76:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8002b78:	1dfb      	adds	r3, r7, #7
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d10e      	bne.n	8002b9e <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 8002b80:	2380      	movs	r3, #128	; 0x80
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	4811      	ldr	r0, [pc, #68]	; (8002bcc <my_ant_sw_pos+0x60>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	0019      	movs	r1, r3
 8002b8a:	f000 fe4f 	bl	800382c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	480e      	ldr	r0, [pc, #56]	; (8002bcc <my_ant_sw_pos+0x60>)
 8002b94:	2201      	movs	r2, #1
 8002b96:	0019      	movs	r1, r3
 8002b98:	f000 fe48 	bl	800382c <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8002b9c:	e011      	b.n	8002bc2 <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 8002b9e:	1dfb      	adds	r3, r7, #7
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d10d      	bne.n	8002bc2 <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	4808      	ldr	r0, [pc, #32]	; (8002bcc <my_ant_sw_pos+0x60>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	0019      	movs	r1, r3
 8002bb0:	f000 fe3c 	bl	800382c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 8002bb4:	2380      	movs	r3, #128	; 0x80
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4804      	ldr	r0, [pc, #16]	; (8002bcc <my_ant_sw_pos+0x60>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	f000 fe35 	bl	800382c <HAL_GPIO_WritePin>
}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b002      	add	sp, #8
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	50000400 	.word	0x50000400

08002bd0 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	f7ff ffc9 	bl	8002b6c <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002bda:	2380      	movs	r3, #128	; 0x80
 8002bdc:	021b      	lsls	r3, r3, #8
 8002bde:	4808      	ldr	r0, [pc, #32]	; (8002c00 <my_gnss_sw_on+0x30>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	0019      	movs	r1, r3
 8002be4:	f000 fe22 	bl	800382c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	019b      	lsls	r3, r3, #6
 8002bec:	4804      	ldr	r0, [pc, #16]	; (8002c00 <my_gnss_sw_on+0x30>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	f000 fe1b 	bl	800382c <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 8002bf6:	f7ff fe35 	bl	8002864 <MX_USART5_UART_Init>
}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	50000400 	.word	0x50000400

08002c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c08:	b672      	cpsid	i
}
 8002c0a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c0c:	e7fe      	b.n	8002c0c <Error_Handler+0x8>
	...

08002c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c16:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c1a:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	641a      	str	r2, [r3, #64]	; 0x40
 8002c22:	4b0e      	ldr	r3, [pc, #56]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	2201      	movs	r2, #1
 8002c28:	4013      	ands	r3, r2
 8002c2a:	607b      	str	r3, [r7, #4]
 8002c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c32:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c34:	2180      	movs	r1, #128	; 0x80
 8002c36:	0549      	lsls	r1, r1, #21
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c3c:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <HAL_MspInit+0x4c>)
 8002c3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	055b      	lsls	r3, r3, #21
 8002c44:	4013      	ands	r3, r2
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002c4a:	23c0      	movs	r3, #192	; 0xc0
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f000 fb8c 	bl	800336c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c54:	46c0      	nop			; (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b002      	add	sp, #8
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40021000 	.word	0x40021000

08002c60 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b097      	sub	sp, #92	; 0x5c
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c68:	240c      	movs	r4, #12
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	234c      	movs	r3, #76	; 0x4c
 8002c70:	001a      	movs	r2, r3
 8002c72:	2100      	movs	r1, #0
 8002c74:	f004 f938 	bl	8006ee8 <memset>
  if(hrtc->Instance==RTC)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a19      	ldr	r2, [pc, #100]	; (8002ce4 <HAL_RTC_MspInit+0x84>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d12c      	bne.n	8002cdc <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002c82:	193b      	adds	r3, r7, r4
 8002c84:	2280      	movs	r2, #128	; 0x80
 8002c86:	0292      	lsls	r2, r2, #10
 8002c88:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002c8a:	193b      	adds	r3, r7, r4
 8002c8c:	2280      	movs	r2, #128	; 0x80
 8002c8e:	0052      	lsls	r2, r2, #1
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c92:	193b      	adds	r3, r7, r4
 8002c94:	0018      	movs	r0, r3
 8002c96:	f001 fb4b 	bl	8004330 <HAL_RCCEx_PeriphCLKConfig>
 8002c9a:	1e03      	subs	r3, r0, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002c9e:	f7ff ffb1 	bl	8002c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002ca2:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <HAL_RTC_MspInit+0x88>)
 8002ca4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ca6:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <HAL_RTC_MspInit+0x88>)
 8002ca8:	2180      	movs	r1, #128	; 0x80
 8002caa:	0209      	lsls	r1, r1, #8
 8002cac:	430a      	orrs	r2, r1
 8002cae:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002cb0:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <HAL_RTC_MspInit+0x88>)
 8002cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <HAL_RTC_MspInit+0x88>)
 8002cb6:	2180      	movs	r1, #128	; 0x80
 8002cb8:	00c9      	lsls	r1, r1, #3
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	63da      	str	r2, [r3, #60]	; 0x3c
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <HAL_RTC_MspInit+0x88>)
 8002cc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cc2:	2380      	movs	r3, #128	; 0x80
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2103      	movs	r1, #3
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	f000 fc0d 	bl	80034f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8002cd6:	2002      	movs	r0, #2
 8002cd8:	f000 fc1f 	bl	800351a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002cdc:	46c0      	nop			; (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b017      	add	sp, #92	; 0x5c
 8002ce2:	bd90      	pop	{r4, r7, pc}
 8002ce4:	40002800 	.word	0x40002800
 8002ce8:	40021000 	.word	0x40021000

08002cec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b08b      	sub	sp, #44	; 0x2c
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	2414      	movs	r4, #20
 8002cf6:	193b      	adds	r3, r7, r4
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	2314      	movs	r3, #20
 8002cfc:	001a      	movs	r2, r3
 8002cfe:	2100      	movs	r1, #0
 8002d00:	f004 f8f2 	bl	8006ee8 <memset>
  if(hspi->Instance==SPI1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1b      	ldr	r2, [pc, #108]	; (8002d78 <HAL_SPI_MspInit+0x8c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d130      	bne.n	8002d70 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d12:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	0149      	lsls	r1, r1, #5
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d1c:	4b17      	ldr	r3, [pc, #92]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	015b      	lsls	r3, r3, #5
 8002d24:	4013      	ands	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2a:	4b14      	ldr	r3, [pc, #80]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d2e:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d30:	2101      	movs	r1, #1
 8002d32:	430a      	orrs	r2, r1
 8002d34:	635a      	str	r2, [r3, #52]	; 0x34
 8002d36:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <HAL_SPI_MspInit+0x90>)
 8002d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8002d42:	0021      	movs	r1, r4
 8002d44:	187b      	adds	r3, r7, r1
 8002d46:	22e0      	movs	r2, #224	; 0xe0
 8002d48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	187b      	adds	r3, r7, r1
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d56:	187b      	adds	r3, r7, r1
 8002d58:	2200      	movs	r2, #0
 8002d5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002d5c:	187b      	adds	r3, r7, r1
 8002d5e:	2200      	movs	r2, #0
 8002d60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d62:	187a      	adds	r2, r7, r1
 8002d64:	23a0      	movs	r3, #160	; 0xa0
 8002d66:	05db      	lsls	r3, r3, #23
 8002d68:	0011      	movs	r1, r2
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 fbf2 	bl	8003554 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d70:	46c0      	nop			; (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b00b      	add	sp, #44	; 0x2c
 8002d76:	bd90      	pop	{r4, r7, pc}
 8002d78:	40013000 	.word	0x40013000
 8002d7c:	40021000 	.word	0x40021000

08002d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a0d      	ldr	r2, [pc, #52]	; (8002dc4 <HAL_TIM_Base_MspInit+0x44>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d113      	bne.n	8002dba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d92:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <HAL_TIM_Base_MspInit+0x48>)
 8002d94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <HAL_TIM_Base_MspInit+0x48>)
 8002d98:	2110      	movs	r1, #16
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <HAL_TIM_Base_MspInit+0x48>)
 8002da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da2:	2210      	movs	r2, #16
 8002da4:	4013      	ands	r3, r2
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8002daa:	2200      	movs	r2, #0
 8002dac:	2102      	movs	r1, #2
 8002dae:	2011      	movs	r0, #17
 8002db0:	f000 fb9e 	bl	80034f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8002db4:	2011      	movs	r0, #17
 8002db6:	f000 fbb0 	bl	800351a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b004      	add	sp, #16
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	46c0      	nop			; (mov r8, r8)
 8002dc4:	40001000 	.word	0x40001000
 8002dc8:	40021000 	.word	0x40021000

08002dcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b0a3      	sub	sp, #140	; 0x8c
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd4:	2374      	movs	r3, #116	; 0x74
 8002dd6:	18fb      	adds	r3, r7, r3
 8002dd8:	0018      	movs	r0, r3
 8002dda:	2314      	movs	r3, #20
 8002ddc:	001a      	movs	r2, r3
 8002dde:	2100      	movs	r1, #0
 8002de0:	f004 f882 	bl	8006ee8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002de4:	2428      	movs	r4, #40	; 0x28
 8002de6:	193b      	adds	r3, r7, r4
 8002de8:	0018      	movs	r0, r3
 8002dea:	234c      	movs	r3, #76	; 0x4c
 8002dec:	001a      	movs	r2, r3
 8002dee:	2100      	movs	r1, #0
 8002df0:	f004 f87a 	bl	8006ee8 <memset>
  if(huart->Instance==USART1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a84      	ldr	r2, [pc, #528]	; (800300c <HAL_UART_MspInit+0x240>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d140      	bne.n	8002e80 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dfe:	193b      	adds	r3, r7, r4
 8002e00:	2201      	movs	r2, #1
 8002e02:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002e04:	193b      	adds	r3, r7, r4
 8002e06:	2200      	movs	r2, #0
 8002e08:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e0a:	193b      	adds	r3, r7, r4
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f001 fa8f 	bl	8004330 <HAL_RCCEx_PeriphCLKConfig>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e16:	f7ff fef5 	bl	8002c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e1a:	4b7d      	ldr	r3, [pc, #500]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e1e:	4b7c      	ldr	r3, [pc, #496]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e20:	2180      	movs	r1, #128	; 0x80
 8002e22:	01c9      	lsls	r1, r1, #7
 8002e24:	430a      	orrs	r2, r1
 8002e26:	641a      	str	r2, [r3, #64]	; 0x40
 8002e28:	4b79      	ldr	r3, [pc, #484]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2c:	2380      	movs	r3, #128	; 0x80
 8002e2e:	01db      	lsls	r3, r3, #7
 8002e30:	4013      	ands	r3, r2
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e36:	4b76      	ldr	r3, [pc, #472]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e3a:	4b75      	ldr	r3, [pc, #468]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	635a      	str	r2, [r3, #52]	; 0x34
 8002e42:	4b73      	ldr	r3, [pc, #460]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e46:	2201      	movs	r2, #1
 8002e48:	4013      	ands	r3, r2
 8002e4a:	623b      	str	r3, [r7, #32]
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8002e4e:	2174      	movs	r1, #116	; 0x74
 8002e50:	187b      	adds	r3, r7, r1
 8002e52:	22c0      	movs	r2, #192	; 0xc0
 8002e54:	00d2      	lsls	r2, r2, #3
 8002e56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e58:	187b      	adds	r3, r7, r1
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	187b      	adds	r3, r7, r1
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e64:	187b      	adds	r3, r7, r1
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002e6a:	187b      	adds	r3, r7, r1
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e70:	187a      	adds	r2, r7, r1
 8002e72:	23a0      	movs	r3, #160	; 0xa0
 8002e74:	05db      	lsls	r3, r3, #23
 8002e76:	0011      	movs	r1, r2
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f000 fb6b 	bl	8003554 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8002e7e:	e0c0      	b.n	8003002 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a63      	ldr	r2, [pc, #396]	; (8003014 <HAL_UART_MspInit+0x248>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d140      	bne.n	8002f0c <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e8a:	2128      	movs	r1, #40	; 0x28
 8002e8c:	187b      	adds	r3, r7, r1
 8002e8e:	2202      	movs	r2, #2
 8002e90:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e92:	187b      	adds	r3, r7, r1
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e98:	187b      	adds	r3, r7, r1
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f001 fa48 	bl	8004330 <HAL_RCCEx_PeriphCLKConfig>
 8002ea0:	1e03      	subs	r3, r0, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8002ea4:	f7ff feae 	bl	8002c04 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ea8:	4b59      	ldr	r3, [pc, #356]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002eaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eac:	4b58      	ldr	r3, [pc, #352]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002eae:	2180      	movs	r1, #128	; 0x80
 8002eb0:	0289      	lsls	r1, r1, #10
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002eb6:	4b56      	ldr	r3, [pc, #344]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002eb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eba:	2380      	movs	r3, #128	; 0x80
 8002ebc:	029b      	lsls	r3, r3, #10
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec4:	4b52      	ldr	r3, [pc, #328]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002ec6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ec8:	4b51      	ldr	r3, [pc, #324]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002eca:	2101      	movs	r1, #1
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	635a      	str	r2, [r3, #52]	; 0x34
 8002ed0:	4b4f      	ldr	r3, [pc, #316]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
 8002eda:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8002edc:	2174      	movs	r1, #116	; 0x74
 8002ede:	187b      	adds	r3, r7, r1
 8002ee0:	220c      	movs	r2, #12
 8002ee2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	187b      	adds	r3, r7, r1
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eea:	187b      	adds	r3, r7, r1
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef0:	187b      	adds	r3, r7, r1
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2201      	movs	r2, #1
 8002efa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efc:	187a      	adds	r2, r7, r1
 8002efe:	23a0      	movs	r3, #160	; 0xa0
 8002f00:	05db      	lsls	r3, r3, #23
 8002f02:	0011      	movs	r1, r2
 8002f04:	0018      	movs	r0, r3
 8002f06:	f000 fb25 	bl	8003554 <HAL_GPIO_Init>
}
 8002f0a:	e07a      	b.n	8003002 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a41      	ldr	r2, [pc, #260]	; (8003018 <HAL_UART_MspInit+0x24c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d140      	bne.n	8002f98 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002f16:	2128      	movs	r1, #40	; 0x28
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002f1e:	187b      	adds	r3, r7, r1
 8002f20:	2200      	movs	r2, #0
 8002f22:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f24:	187b      	adds	r3, r7, r1
 8002f26:	0018      	movs	r0, r3
 8002f28:	f001 fa02 	bl	8004330 <HAL_RCCEx_PeriphCLKConfig>
 8002f2c:	1e03      	subs	r3, r0, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8002f30:	f7ff fe68 	bl	8002c04 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f34:	4b36      	ldr	r3, [pc, #216]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f38:	4b35      	ldr	r3, [pc, #212]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f3a:	2180      	movs	r1, #128	; 0x80
 8002f3c:	02c9      	lsls	r1, r1, #11
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f42:	4b33      	ldr	r3, [pc, #204]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	02db      	lsls	r3, r3, #11
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f50:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f54:	4b2e      	ldr	r3, [pc, #184]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f56:	2102      	movs	r1, #2
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	635a      	str	r2, [r3, #52]	; 0x34
 8002f5c:	4b2c      	ldr	r3, [pc, #176]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f60:	2202      	movs	r2, #2
 8002f62:	4013      	ands	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8002f68:	2174      	movs	r1, #116	; 0x74
 8002f6a:	187b      	adds	r3, r7, r1
 8002f6c:	22c0      	movs	r2, #192	; 0xc0
 8002f6e:	0092      	lsls	r2, r2, #2
 8002f70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f72:	187b      	adds	r3, r7, r1
 8002f74:	2202      	movs	r2, #2
 8002f76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f78:	187b      	adds	r3, r7, r1
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f7e:	187b      	adds	r3, r7, r1
 8002f80:	2200      	movs	r2, #0
 8002f82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002f84:	187b      	adds	r3, r7, r1
 8002f86:	2204      	movs	r2, #4
 8002f88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f8a:	187b      	adds	r3, r7, r1
 8002f8c:	4a23      	ldr	r2, [pc, #140]	; (800301c <HAL_UART_MspInit+0x250>)
 8002f8e:	0019      	movs	r1, r3
 8002f90:	0010      	movs	r0, r2
 8002f92:	f000 fadf 	bl	8003554 <HAL_GPIO_Init>
}
 8002f96:	e034      	b.n	8003002 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a20      	ldr	r2, [pc, #128]	; (8003020 <HAL_UART_MspInit+0x254>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d12f      	bne.n	8003002 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8002fa2:	4b1b      	ldr	r3, [pc, #108]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fa6:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	0049      	lsls	r1, r1, #1
 8002fac:	430a      	orrs	r2, r1
 8002fae:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fb0:	4b17      	ldr	r3, [pc, #92]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fb4:	2380      	movs	r3, #128	; 0x80
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fbe:	4b14      	ldr	r3, [pc, #80]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fc2:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fc4:	2102      	movs	r1, #2
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fca:	4b11      	ldr	r3, [pc, #68]	; (8003010 <HAL_UART_MspInit+0x244>)
 8002fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fce:	2202      	movs	r2, #2
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8002fd6:	2174      	movs	r1, #116	; 0x74
 8002fd8:	187b      	adds	r3, r7, r1
 8002fda:	2218      	movs	r2, #24
 8002fdc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fde:	187b      	adds	r3, r7, r1
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	187b      	adds	r3, r7, r1
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	187b      	adds	r3, r7, r1
 8002fec:	2200      	movs	r2, #0
 8002fee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8002ff0:	187b      	adds	r3, r7, r1
 8002ff2:	2203      	movs	r2, #3
 8002ff4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff6:	187b      	adds	r3, r7, r1
 8002ff8:	4a08      	ldr	r2, [pc, #32]	; (800301c <HAL_UART_MspInit+0x250>)
 8002ffa:	0019      	movs	r1, r3
 8002ffc:	0010      	movs	r0, r2
 8002ffe:	f000 faa9 	bl	8003554 <HAL_GPIO_Init>
}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	46bd      	mov	sp, r7
 8003006:	b023      	add	sp, #140	; 0x8c
 8003008:	bd90      	pop	{r4, r7, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	40013800 	.word	0x40013800
 8003010:	40021000 	.word	0x40021000
 8003014:	40004400 	.word	0x40004400
 8003018:	40004800 	.word	0x40004800
 800301c:	50000400 	.word	0x50000400
 8003020:	40005000 	.word	0x40005000

08003024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003028:	e7fe      	b.n	8003028 <NMI_Handler+0x4>

0800302a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800302e:	e7fe      	b.n	800302e <HardFault_Handler+0x4>

08003030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003034:	46c0      	nop			; (mov r8, r8)
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003048:	f000 f974 	bl	8003334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800304c:	46c0      	nop			; (mov r8, r8)
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <RTC_TAMP_IRQHandler+0x14>)
 800305a:	0018      	movs	r0, r3
 800305c:	f001 ff6a 	bl	8004f34 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003060:	46c0      	nop			; (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	200006dc 	.word	0x200006dc

0800306c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003072:	0018      	movs	r0, r3
 8003074:	f002 f9ae 	bl	80053d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003078:	46c0      	nop			; (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	2000076c 	.word	0x2000076c

08003084 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  return 1;
 8003088:	2301      	movs	r3, #1
}
 800308a:	0018      	movs	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <_kill>:

int _kill(int pid, int sig)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800309a:	f003 ffa9 	bl	8006ff0 <__errno>
 800309e:	0003      	movs	r3, r0
 80030a0:	2216      	movs	r2, #22
 80030a2:	601a      	str	r2, [r3, #0]
  return -1;
 80030a4:	2301      	movs	r3, #1
 80030a6:	425b      	negs	r3, r3
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b002      	add	sp, #8
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <_exit>:

void _exit (int status)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030b8:	2301      	movs	r3, #1
 80030ba:	425a      	negs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0011      	movs	r1, r2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff ffe5 	bl	8003090 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030c6:	e7fe      	b.n	80030c6 <_exit+0x16>

080030c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	e00a      	b.n	80030f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030da:	e000      	b.n	80030de <_read+0x16>
 80030dc:	bf00      	nop
 80030de:	0001      	movs	r1, r0
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	60ba      	str	r2, [r7, #8]
 80030e6:	b2ca      	uxtb	r2, r1
 80030e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3301      	adds	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	dbf0      	blt.n	80030da <_read+0x12>
  }

  return len;
 80030f8:	687b      	ldr	r3, [r7, #4]
}
 80030fa:	0018      	movs	r0, r3
 80030fc:	46bd      	mov	sp, r7
 80030fe:	b006      	add	sp, #24
 8003100:	bd80      	pop	{r7, pc}

08003102 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	e009      	b.n	8003128 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	1c5a      	adds	r2, r3, #1
 8003118:	60ba      	str	r2, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	0018      	movs	r0, r3
 800311e:	e000      	b.n	8003122 <_write+0x20>
 8003120:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	429a      	cmp	r2, r3
 800312e:	dbf1      	blt.n	8003114 <_write+0x12>
  }
  return len;
 8003130:	687b      	ldr	r3, [r7, #4]
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b006      	add	sp, #24
 8003138:	bd80      	pop	{r7, pc}

0800313a <_close>:

int _close(int file)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003142:	2301      	movs	r3, #1
 8003144:	425b      	negs	r3, r3
}
 8003146:	0018      	movs	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	b002      	add	sp, #8
 800314c:	bd80      	pop	{r7, pc}

0800314e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2280      	movs	r2, #128	; 0x80
 800315c:	0192      	lsls	r2, r2, #6
 800315e:	605a      	str	r2, [r3, #4]
  return 0;
 8003160:	2300      	movs	r3, #0
}
 8003162:	0018      	movs	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	b002      	add	sp, #8
 8003168:	bd80      	pop	{r7, pc}

0800316a <_isatty>:

int _isatty(int file)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003172:	2301      	movs	r3, #1
}
 8003174:	0018      	movs	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	b002      	add	sp, #8
 800317a:	bd80      	pop	{r7, pc}

0800317c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003188:	2300      	movs	r3, #0
}
 800318a:	0018      	movs	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	b004      	add	sp, #16
 8003190:	bd80      	pop	{r7, pc}
	...

08003194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800319c:	4a14      	ldr	r2, [pc, #80]	; (80031f0 <_sbrk+0x5c>)
 800319e:	4b15      	ldr	r3, [pc, #84]	; (80031f4 <_sbrk+0x60>)
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031a8:	4b13      	ldr	r3, [pc, #76]	; (80031f8 <_sbrk+0x64>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d102      	bne.n	80031b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b0:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <_sbrk+0x64>)
 80031b2:	4a12      	ldr	r2, [pc, #72]	; (80031fc <_sbrk+0x68>)
 80031b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031b6:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <_sbrk+0x64>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	18d3      	adds	r3, r2, r3
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d207      	bcs.n	80031d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c4:	f003 ff14 	bl	8006ff0 <__errno>
 80031c8:	0003      	movs	r3, r0
 80031ca:	220c      	movs	r2, #12
 80031cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ce:	2301      	movs	r3, #1
 80031d0:	425b      	negs	r3, r3
 80031d2:	e009      	b.n	80031e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <_sbrk+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031da:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <_sbrk+0x64>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	18d2      	adds	r2, r2, r3
 80031e2:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <_sbrk+0x64>)
 80031e4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80031e6:	68fb      	ldr	r3, [r7, #12]
}
 80031e8:	0018      	movs	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	b006      	add	sp, #24
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20024000 	.word	0x20024000
 80031f4:	00000400 	.word	0x00000400
 80031f8:	20000a1c 	.word	0x20000a1c
 80031fc:	20000d30 	.word	0x20000d30

08003200 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800320c:	480d      	ldr	r0, [pc, #52]	; (8003244 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800320e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003210:	f7ff fff6 	bl	8003200 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003214:	480c      	ldr	r0, [pc, #48]	; (8003248 <LoopForever+0x6>)
  ldr r1, =_edata
 8003216:	490d      	ldr	r1, [pc, #52]	; (800324c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003218:	4a0d      	ldr	r2, [pc, #52]	; (8003250 <LoopForever+0xe>)
  movs r3, #0
 800321a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800321c:	e002      	b.n	8003224 <LoopCopyDataInit>

0800321e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800321e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003222:	3304      	adds	r3, #4

08003224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003228:	d3f9      	bcc.n	800321e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800322a:	4a0a      	ldr	r2, [pc, #40]	; (8003254 <LoopForever+0x12>)
  ldr r4, =_ebss
 800322c:	4c0a      	ldr	r4, [pc, #40]	; (8003258 <LoopForever+0x16>)
  movs r3, #0
 800322e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003230:	e001      	b.n	8003236 <LoopFillZerobss>

08003232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003234:	3204      	adds	r2, #4

08003236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003238:	d3fb      	bcc.n	8003232 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800323a:	f003 fedf 	bl	8006ffc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800323e:	f7ff f88f 	bl	8002360 <main>

08003242 <LoopForever>:

LoopForever:
  b LoopForever
 8003242:	e7fe      	b.n	8003242 <LoopForever>
  ldr   r0, =_estack
 8003244:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800324c:	200006c0 	.word	0x200006c0
  ldr r2, =_sidata
 8003250:	0800baa0 	.word	0x0800baa0
  ldr r2, =_sbss
 8003254:	200006c0 	.word	0x200006c0
  ldr r4, =_ebss
 8003258:	20000d30 	.word	0x20000d30

0800325c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800325c:	e7fe      	b.n	800325c <ADC1_COMP_IRQHandler>
	...

08003260 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003266:	1dfb      	adds	r3, r7, #7
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800326c:	4b0b      	ldr	r3, [pc, #44]	; (800329c <HAL_Init+0x3c>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <HAL_Init+0x3c>)
 8003272:	2180      	movs	r1, #128	; 0x80
 8003274:	0049      	lsls	r1, r1, #1
 8003276:	430a      	orrs	r2, r1
 8003278:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800327a:	2003      	movs	r0, #3
 800327c:	f000 f810 	bl	80032a0 <HAL_InitTick>
 8003280:	1e03      	subs	r3, r0, #0
 8003282:	d003      	beq.n	800328c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003284:	1dfb      	adds	r3, r7, #7
 8003286:	2201      	movs	r2, #1
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	e001      	b.n	8003290 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800328c:	f7ff fcc0 	bl	8002c10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003290:	1dfb      	adds	r3, r7, #7
 8003292:	781b      	ldrb	r3, [r3, #0]
}
 8003294:	0018      	movs	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	b002      	add	sp, #8
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40022000 	.word	0x40022000

080032a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a0:	b590      	push	{r4, r7, lr}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032a8:	230f      	movs	r3, #15
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80032b0:	4b1d      	ldr	r3, [pc, #116]	; (8003328 <HAL_InitTick+0x88>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d02b      	beq.n	8003310 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80032b8:	4b1c      	ldr	r3, [pc, #112]	; (800332c <HAL_InitTick+0x8c>)
 80032ba:	681c      	ldr	r4, [r3, #0]
 80032bc:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <HAL_InitTick+0x88>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	0019      	movs	r1, r3
 80032c2:	23fa      	movs	r3, #250	; 0xfa
 80032c4:	0098      	lsls	r0, r3, #2
 80032c6:	f7fc ff39 	bl	800013c <__udivsi3>
 80032ca:	0003      	movs	r3, r0
 80032cc:	0019      	movs	r1, r3
 80032ce:	0020      	movs	r0, r4
 80032d0:	f7fc ff34 	bl	800013c <__udivsi3>
 80032d4:	0003      	movs	r3, r0
 80032d6:	0018      	movs	r0, r3
 80032d8:	f000 f92f 	bl	800353a <HAL_SYSTICK_Config>
 80032dc:	1e03      	subs	r3, r0, #0
 80032de:	d112      	bne.n	8003306 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d80a      	bhi.n	80032fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	2301      	movs	r3, #1
 80032ea:	425b      	negs	r3, r3
 80032ec:	2200      	movs	r2, #0
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 f8fe 	bl	80034f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032f4:	4b0e      	ldr	r3, [pc, #56]	; (8003330 <HAL_InitTick+0x90>)
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	e00d      	b.n	8003318 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80032fc:	230f      	movs	r3, #15
 80032fe:	18fb      	adds	r3, r7, r3
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]
 8003304:	e008      	b.n	8003318 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003306:	230f      	movs	r3, #15
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	2201      	movs	r2, #1
 800330c:	701a      	strb	r2, [r3, #0]
 800330e:	e003      	b.n	8003318 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003310:	230f      	movs	r3, #15
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003318:	230f      	movs	r3, #15
 800331a:	18fb      	adds	r3, r7, r3
 800331c:	781b      	ldrb	r3, [r3, #0]
}
 800331e:	0018      	movs	r0, r3
 8003320:	46bd      	mov	sp, r7
 8003322:	b005      	add	sp, #20
 8003324:	bd90      	pop	{r4, r7, pc}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	2000000c 	.word	0x2000000c
 800332c:	20000004 	.word	0x20000004
 8003330:	20000008 	.word	0x20000008

08003334 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_IncTick+0x1c>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	001a      	movs	r2, r3
 800333e:	4b05      	ldr	r3, [pc, #20]	; (8003354 <HAL_IncTick+0x20>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	18d2      	adds	r2, r2, r3
 8003344:	4b03      	ldr	r3, [pc, #12]	; (8003354 <HAL_IncTick+0x20>)
 8003346:	601a      	str	r2, [r3, #0]
}
 8003348:	46c0      	nop			; (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	2000000c 	.word	0x2000000c
 8003354:	20000a20 	.word	0x20000a20

08003358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  return uwTick;
 800335c:	4b02      	ldr	r3, [pc, #8]	; (8003368 <HAL_GetTick+0x10>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	0018      	movs	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	46c0      	nop			; (mov r8, r8)
 8003368:	20000a20 	.word	0x20000a20

0800336c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a06      	ldr	r2, [pc, #24]	; (8003394 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800337a:	4013      	ands	r3, r2
 800337c:	0019      	movs	r1, r3
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	430a      	orrs	r2, r1
 8003384:	601a      	str	r2, [r3, #0]
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b002      	add	sp, #8
 800338c:	bd80      	pop	{r7, pc}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	40010000 	.word	0x40010000
 8003394:	fffff9ff 	.word	0xfffff9ff

08003398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	0002      	movs	r2, r0
 80033a0:	1dfb      	adds	r3, r7, #7
 80033a2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033a4:	1dfb      	adds	r3, r7, #7
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b7f      	cmp	r3, #127	; 0x7f
 80033aa:	d809      	bhi.n	80033c0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ac:	1dfb      	adds	r3, r7, #7
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	001a      	movs	r2, r3
 80033b2:	231f      	movs	r3, #31
 80033b4:	401a      	ands	r2, r3
 80033b6:	4b04      	ldr	r3, [pc, #16]	; (80033c8 <__NVIC_EnableIRQ+0x30>)
 80033b8:	2101      	movs	r1, #1
 80033ba:	4091      	lsls	r1, r2
 80033bc:	000a      	movs	r2, r1
 80033be:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b002      	add	sp, #8
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	e000e100 	.word	0xe000e100

080033cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033cc:	b590      	push	{r4, r7, lr}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	0002      	movs	r2, r0
 80033d4:	6039      	str	r1, [r7, #0]
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033da:	1dfb      	adds	r3, r7, #7
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b7f      	cmp	r3, #127	; 0x7f
 80033e0:	d828      	bhi.n	8003434 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033e2:	4a2f      	ldr	r2, [pc, #188]	; (80034a0 <__NVIC_SetPriority+0xd4>)
 80033e4:	1dfb      	adds	r3, r7, #7
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	b25b      	sxtb	r3, r3
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	33c0      	adds	r3, #192	; 0xc0
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	589b      	ldr	r3, [r3, r2]
 80033f2:	1dfa      	adds	r2, r7, #7
 80033f4:	7812      	ldrb	r2, [r2, #0]
 80033f6:	0011      	movs	r1, r2
 80033f8:	2203      	movs	r2, #3
 80033fa:	400a      	ands	r2, r1
 80033fc:	00d2      	lsls	r2, r2, #3
 80033fe:	21ff      	movs	r1, #255	; 0xff
 8003400:	4091      	lsls	r1, r2
 8003402:	000a      	movs	r2, r1
 8003404:	43d2      	mvns	r2, r2
 8003406:	401a      	ands	r2, r3
 8003408:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	019b      	lsls	r3, r3, #6
 800340e:	22ff      	movs	r2, #255	; 0xff
 8003410:	401a      	ands	r2, r3
 8003412:	1dfb      	adds	r3, r7, #7
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	0018      	movs	r0, r3
 8003418:	2303      	movs	r3, #3
 800341a:	4003      	ands	r3, r0
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003420:	481f      	ldr	r0, [pc, #124]	; (80034a0 <__NVIC_SetPriority+0xd4>)
 8003422:	1dfb      	adds	r3, r7, #7
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	b25b      	sxtb	r3, r3
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	430a      	orrs	r2, r1
 800342c:	33c0      	adds	r3, #192	; 0xc0
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003432:	e031      	b.n	8003498 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003434:	4a1b      	ldr	r2, [pc, #108]	; (80034a4 <__NVIC_SetPriority+0xd8>)
 8003436:	1dfb      	adds	r3, r7, #7
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	0019      	movs	r1, r3
 800343c:	230f      	movs	r3, #15
 800343e:	400b      	ands	r3, r1
 8003440:	3b08      	subs	r3, #8
 8003442:	089b      	lsrs	r3, r3, #2
 8003444:	3306      	adds	r3, #6
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	18d3      	adds	r3, r2, r3
 800344a:	3304      	adds	r3, #4
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	1dfa      	adds	r2, r7, #7
 8003450:	7812      	ldrb	r2, [r2, #0]
 8003452:	0011      	movs	r1, r2
 8003454:	2203      	movs	r2, #3
 8003456:	400a      	ands	r2, r1
 8003458:	00d2      	lsls	r2, r2, #3
 800345a:	21ff      	movs	r1, #255	; 0xff
 800345c:	4091      	lsls	r1, r2
 800345e:	000a      	movs	r2, r1
 8003460:	43d2      	mvns	r2, r2
 8003462:	401a      	ands	r2, r3
 8003464:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	019b      	lsls	r3, r3, #6
 800346a:	22ff      	movs	r2, #255	; 0xff
 800346c:	401a      	ands	r2, r3
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	0018      	movs	r0, r3
 8003474:	2303      	movs	r3, #3
 8003476:	4003      	ands	r3, r0
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800347c:	4809      	ldr	r0, [pc, #36]	; (80034a4 <__NVIC_SetPriority+0xd8>)
 800347e:	1dfb      	adds	r3, r7, #7
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	001c      	movs	r4, r3
 8003484:	230f      	movs	r3, #15
 8003486:	4023      	ands	r3, r4
 8003488:	3b08      	subs	r3, #8
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	430a      	orrs	r2, r1
 800348e:	3306      	adds	r3, #6
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	18c3      	adds	r3, r0, r3
 8003494:	3304      	adds	r3, #4
 8003496:	601a      	str	r2, [r3, #0]
}
 8003498:	46c0      	nop			; (mov r8, r8)
 800349a:	46bd      	mov	sp, r7
 800349c:	b003      	add	sp, #12
 800349e:	bd90      	pop	{r4, r7, pc}
 80034a0:	e000e100 	.word	0xe000e100
 80034a4:	e000ed00 	.word	0xe000ed00

080034a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	1e5a      	subs	r2, r3, #1
 80034b4:	2380      	movs	r3, #128	; 0x80
 80034b6:	045b      	lsls	r3, r3, #17
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d301      	bcc.n	80034c0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034bc:	2301      	movs	r3, #1
 80034be:	e010      	b.n	80034e2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034c0:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <SysTick_Config+0x44>)
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	3a01      	subs	r2, #1
 80034c6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034c8:	2301      	movs	r3, #1
 80034ca:	425b      	negs	r3, r3
 80034cc:	2103      	movs	r1, #3
 80034ce:	0018      	movs	r0, r3
 80034d0:	f7ff ff7c 	bl	80033cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034d4:	4b05      	ldr	r3, [pc, #20]	; (80034ec <SysTick_Config+0x44>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <SysTick_Config+0x44>)
 80034dc:	2207      	movs	r2, #7
 80034de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	0018      	movs	r0, r3
 80034e4:	46bd      	mov	sp, r7
 80034e6:	b002      	add	sp, #8
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	46c0      	nop			; (mov r8, r8)
 80034ec:	e000e010 	.word	0xe000e010

080034f0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	607a      	str	r2, [r7, #4]
 80034fa:	210f      	movs	r1, #15
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	1c02      	adds	r2, r0, #0
 8003500:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	187b      	adds	r3, r7, r1
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	b25b      	sxtb	r3, r3
 800350a:	0011      	movs	r1, r2
 800350c:	0018      	movs	r0, r3
 800350e:	f7ff ff5d 	bl	80033cc <__NVIC_SetPriority>
}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	46bd      	mov	sp, r7
 8003516:	b004      	add	sp, #16
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b082      	sub	sp, #8
 800351e:	af00      	add	r7, sp, #0
 8003520:	0002      	movs	r2, r0
 8003522:	1dfb      	adds	r3, r7, #7
 8003524:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003526:	1dfb      	adds	r3, r7, #7
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	b25b      	sxtb	r3, r3
 800352c:	0018      	movs	r0, r3
 800352e:	f7ff ff33 	bl	8003398 <__NVIC_EnableIRQ>
}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	46bd      	mov	sp, r7
 8003536:	b002      	add	sp, #8
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b082      	sub	sp, #8
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0018      	movs	r0, r3
 8003546:	f7ff ffaf 	bl	80034a8 <SysTick_Config>
 800354a:	0003      	movs	r3, r0
}
 800354c:	0018      	movs	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	b002      	add	sp, #8
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003562:	e14d      	b.n	8003800 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2101      	movs	r1, #1
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4091      	lsls	r1, r2
 800356e:	000a      	movs	r2, r1
 8003570:	4013      	ands	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d100      	bne.n	800357c <HAL_GPIO_Init+0x28>
 800357a:	e13e      	b.n	80037fa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2203      	movs	r2, #3
 8003582:	4013      	ands	r3, r2
 8003584:	2b01      	cmp	r3, #1
 8003586:	d005      	beq.n	8003594 <HAL_GPIO_Init+0x40>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2203      	movs	r2, #3
 800358e:	4013      	ands	r3, r2
 8003590:	2b02      	cmp	r3, #2
 8003592:	d130      	bne.n	80035f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	2203      	movs	r2, #3
 80035a0:	409a      	lsls	r2, r3
 80035a2:	0013      	movs	r3, r2
 80035a4:	43da      	mvns	r2, r3
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	409a      	lsls	r2, r3
 80035b6:	0013      	movs	r3, r2
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ca:	2201      	movs	r2, #1
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	409a      	lsls	r2, r3
 80035d0:	0013      	movs	r3, r2
 80035d2:	43da      	mvns	r2, r3
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4013      	ands	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	091b      	lsrs	r3, r3, #4
 80035e0:	2201      	movs	r2, #1
 80035e2:	401a      	ands	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	409a      	lsls	r2, r3
 80035e8:	0013      	movs	r3, r2
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2203      	movs	r2, #3
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d017      	beq.n	8003632 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	2203      	movs	r2, #3
 800360e:	409a      	lsls	r2, r3
 8003610:	0013      	movs	r3, r2
 8003612:	43da      	mvns	r2, r3
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	4013      	ands	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	409a      	lsls	r2, r3
 8003624:	0013      	movs	r3, r2
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	2203      	movs	r2, #3
 8003638:	4013      	ands	r3, r2
 800363a:	2b02      	cmp	r3, #2
 800363c:	d123      	bne.n	8003686 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	08da      	lsrs	r2, r3, #3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3208      	adds	r2, #8
 8003646:	0092      	lsls	r2, r2, #2
 8003648:	58d3      	ldr	r3, [r2, r3]
 800364a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	2207      	movs	r2, #7
 8003650:	4013      	ands	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	220f      	movs	r2, #15
 8003656:	409a      	lsls	r2, r3
 8003658:	0013      	movs	r3, r2
 800365a:	43da      	mvns	r2, r3
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4013      	ands	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2107      	movs	r1, #7
 800366a:	400b      	ands	r3, r1
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	409a      	lsls	r2, r3
 8003670:	0013      	movs	r3, r2
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	08da      	lsrs	r2, r3, #3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3208      	adds	r2, #8
 8003680:	0092      	lsls	r2, r2, #2
 8003682:	6939      	ldr	r1, [r7, #16]
 8003684:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	2203      	movs	r2, #3
 8003692:	409a      	lsls	r2, r3
 8003694:	0013      	movs	r3, r2
 8003696:	43da      	mvns	r2, r3
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4013      	ands	r3, r2
 800369c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2203      	movs	r2, #3
 80036a4:	401a      	ands	r2, r3
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	409a      	lsls	r2, r3
 80036ac:	0013      	movs	r3, r2
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	23c0      	movs	r3, #192	; 0xc0
 80036c0:	029b      	lsls	r3, r3, #10
 80036c2:	4013      	ands	r3, r2
 80036c4:	d100      	bne.n	80036c8 <HAL_GPIO_Init+0x174>
 80036c6:	e098      	b.n	80037fa <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80036c8:	4a53      	ldr	r2, [pc, #332]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	089b      	lsrs	r3, r3, #2
 80036ce:	3318      	adds	r3, #24
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	589b      	ldr	r3, [r3, r2]
 80036d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2203      	movs	r2, #3
 80036da:	4013      	ands	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	220f      	movs	r2, #15
 80036e0:	409a      	lsls	r2, r3
 80036e2:	0013      	movs	r3, r2
 80036e4:	43da      	mvns	r2, r3
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4013      	ands	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	23a0      	movs	r3, #160	; 0xa0
 80036f0:	05db      	lsls	r3, r3, #23
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d019      	beq.n	800372a <HAL_GPIO_Init+0x1d6>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a48      	ldr	r2, [pc, #288]	; (800381c <HAL_GPIO_Init+0x2c8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <HAL_GPIO_Init+0x1d2>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a47      	ldr	r2, [pc, #284]	; (8003820 <HAL_GPIO_Init+0x2cc>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00d      	beq.n	8003722 <HAL_GPIO_Init+0x1ce>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a46      	ldr	r2, [pc, #280]	; (8003824 <HAL_GPIO_Init+0x2d0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d007      	beq.n	800371e <HAL_GPIO_Init+0x1ca>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a45      	ldr	r2, [pc, #276]	; (8003828 <HAL_GPIO_Init+0x2d4>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d101      	bne.n	800371a <HAL_GPIO_Init+0x1c6>
 8003716:	2304      	movs	r3, #4
 8003718:	e008      	b.n	800372c <HAL_GPIO_Init+0x1d8>
 800371a:	2305      	movs	r3, #5
 800371c:	e006      	b.n	800372c <HAL_GPIO_Init+0x1d8>
 800371e:	2303      	movs	r3, #3
 8003720:	e004      	b.n	800372c <HAL_GPIO_Init+0x1d8>
 8003722:	2302      	movs	r3, #2
 8003724:	e002      	b.n	800372c <HAL_GPIO_Init+0x1d8>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <HAL_GPIO_Init+0x1d8>
 800372a:	2300      	movs	r3, #0
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	2103      	movs	r1, #3
 8003730:	400a      	ands	r2, r1
 8003732:	00d2      	lsls	r2, r2, #3
 8003734:	4093      	lsls	r3, r2
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800373c:	4936      	ldr	r1, [pc, #216]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	089b      	lsrs	r3, r3, #2
 8003742:	3318      	adds	r3, #24
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800374a:	4b33      	ldr	r3, [pc, #204]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	43da      	mvns	r2, r3
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4013      	ands	r3, r2
 8003758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	035b      	lsls	r3, r3, #13
 8003762:	4013      	ands	r3, r2
 8003764:	d003      	beq.n	800376e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800376e:	4b2a      	ldr	r3, [pc, #168]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003774:	4b28      	ldr	r3, [pc, #160]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	43da      	mvns	r2, r3
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4013      	ands	r3, r2
 8003782:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	039b      	lsls	r3, r3, #14
 800378c:	4013      	ands	r3, r2
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003798:	4b1f      	ldr	r3, [pc, #124]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800379e:	4a1e      	ldr	r2, [pc, #120]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 80037a0:	2384      	movs	r3, #132	; 0x84
 80037a2:	58d3      	ldr	r3, [r2, r3]
 80037a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	43da      	mvns	r2, r3
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	4013      	ands	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	2380      	movs	r3, #128	; 0x80
 80037b6:	029b      	lsls	r3, r3, #10
 80037b8:	4013      	ands	r3, r2
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037c4:	4914      	ldr	r1, [pc, #80]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 80037c6:	2284      	movs	r2, #132	; 0x84
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80037cc:	4a12      	ldr	r2, [pc, #72]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 80037ce:	2380      	movs	r3, #128	; 0x80
 80037d0:	58d3      	ldr	r3, [r2, r3]
 80037d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	43da      	mvns	r2, r3
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4013      	ands	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	025b      	lsls	r3, r3, #9
 80037e6:	4013      	ands	r3, r2
 80037e8:	d003      	beq.n	80037f2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037f2:	4909      	ldr	r1, [pc, #36]	; (8003818 <HAL_GPIO_Init+0x2c4>)
 80037f4:	2280      	movs	r2, #128	; 0x80
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	3301      	adds	r3, #1
 80037fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	40da      	lsrs	r2, r3
 8003808:	1e13      	subs	r3, r2, #0
 800380a:	d000      	beq.n	800380e <HAL_GPIO_Init+0x2ba>
 800380c:	e6aa      	b.n	8003564 <HAL_GPIO_Init+0x10>
  }
}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	46bd      	mov	sp, r7
 8003814:	b006      	add	sp, #24
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40021800 	.word	0x40021800
 800381c:	50000400 	.word	0x50000400
 8003820:	50000800 	.word	0x50000800
 8003824:	50000c00 	.word	0x50000c00
 8003828:	50001000 	.word	0x50001000

0800382c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	0008      	movs	r0, r1
 8003836:	0011      	movs	r1, r2
 8003838:	1cbb      	adds	r3, r7, #2
 800383a:	1c02      	adds	r2, r0, #0
 800383c:	801a      	strh	r2, [r3, #0]
 800383e:	1c7b      	adds	r3, r7, #1
 8003840:	1c0a      	adds	r2, r1, #0
 8003842:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003844:	1c7b      	adds	r3, r7, #1
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d004      	beq.n	8003856 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800384c:	1cbb      	adds	r3, r7, #2
 800384e:	881a      	ldrh	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003854:	e003      	b.n	800385e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003856:	1cbb      	adds	r3, r7, #2
 8003858:	881a      	ldrh	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800385e:	46c0      	nop			; (mov r8, r8)
 8003860:	46bd      	mov	sp, r7
 8003862:	b002      	add	sp, #8
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800386c:	4b04      	ldr	r3, [pc, #16]	; (8003880 <HAL_PWR_EnableBkUpAccess+0x18>)
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	4b03      	ldr	r3, [pc, #12]	; (8003880 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003872:	2180      	movs	r1, #128	; 0x80
 8003874:	0049      	lsls	r1, r1, #1
 8003876:	430a      	orrs	r2, r1
 8003878:	601a      	str	r2, [r3, #0]
}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40007000 	.word	0x40007000

08003884 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800388c:	4b19      	ldr	r3, [pc, #100]	; (80038f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a19      	ldr	r2, [pc, #100]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003892:	4013      	ands	r3, r2
 8003894:	0019      	movs	r1, r3
 8003896:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	430a      	orrs	r2, r1
 800389c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	2380      	movs	r3, #128	; 0x80
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d11f      	bne.n	80038e8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80038a8:	4b14      	ldr	r3, [pc, #80]	; (80038fc <HAL_PWREx_ControlVoltageScaling+0x78>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	0013      	movs	r3, r2
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	189b      	adds	r3, r3, r2
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	4912      	ldr	r1, [pc, #72]	; (8003900 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80038b6:	0018      	movs	r0, r3
 80038b8:	f7fc fc40 	bl	800013c <__udivsi3>
 80038bc:	0003      	movs	r3, r0
 80038be:	3301      	adds	r3, #1
 80038c0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038c2:	e008      	b.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	e001      	b.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e009      	b.n	80038ea <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038d6:	4b07      	ldr	r3, [pc, #28]	; (80038f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80038d8:	695a      	ldr	r2, [r3, #20]
 80038da:	2380      	movs	r3, #128	; 0x80
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	401a      	ands	r2, r3
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d0ed      	beq.n	80038c4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	0018      	movs	r0, r3
 80038ec:	46bd      	mov	sp, r7
 80038ee:	b004      	add	sp, #16
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	40007000 	.word	0x40007000
 80038f8:	fffff9ff 	.word	0xfffff9ff
 80038fc:	20000004 	.word	0x20000004
 8003900:	000f4240 	.word	0x000f4240

08003904 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <LL_RCC_GetAPB1Prescaler+0x14>)
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	23e0      	movs	r3, #224	; 0xe0
 800390e:	01db      	lsls	r3, r3, #7
 8003910:	4013      	ands	r3, r2
}
 8003912:	0018      	movs	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40021000 	.word	0x40021000

0800391c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d102      	bne.n	8003930 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f000 fb50 	bl	8003fd0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2201      	movs	r2, #1
 8003936:	4013      	ands	r3, r2
 8003938:	d100      	bne.n	800393c <HAL_RCC_OscConfig+0x20>
 800393a:	e07c      	b.n	8003a36 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800393c:	4bc3      	ldr	r3, [pc, #780]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2238      	movs	r2, #56	; 0x38
 8003942:	4013      	ands	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003946:	4bc1      	ldr	r3, [pc, #772]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2203      	movs	r2, #3
 800394c:	4013      	ands	r3, r2
 800394e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b10      	cmp	r3, #16
 8003954:	d102      	bne.n	800395c <HAL_RCC_OscConfig+0x40>
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b03      	cmp	r3, #3
 800395a:	d002      	beq.n	8003962 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b08      	cmp	r3, #8
 8003960:	d10b      	bne.n	800397a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003962:	4bba      	ldr	r3, [pc, #744]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	2380      	movs	r3, #128	; 0x80
 8003968:	029b      	lsls	r3, r3, #10
 800396a:	4013      	ands	r3, r2
 800396c:	d062      	beq.n	8003a34 <HAL_RCC_OscConfig+0x118>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d15e      	bne.n	8003a34 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e32a      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	025b      	lsls	r3, r3, #9
 8003982:	429a      	cmp	r2, r3
 8003984:	d107      	bne.n	8003996 <HAL_RCC_OscConfig+0x7a>
 8003986:	4bb1      	ldr	r3, [pc, #708]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	4bb0      	ldr	r3, [pc, #704]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 800398c:	2180      	movs	r1, #128	; 0x80
 800398e:	0249      	lsls	r1, r1, #9
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	e020      	b.n	80039d8 <HAL_RCC_OscConfig+0xbc>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	23a0      	movs	r3, #160	; 0xa0
 800399c:	02db      	lsls	r3, r3, #11
 800399e:	429a      	cmp	r2, r3
 80039a0:	d10e      	bne.n	80039c0 <HAL_RCC_OscConfig+0xa4>
 80039a2:	4baa      	ldr	r3, [pc, #680]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	4ba9      	ldr	r3, [pc, #676]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039a8:	2180      	movs	r1, #128	; 0x80
 80039aa:	02c9      	lsls	r1, r1, #11
 80039ac:	430a      	orrs	r2, r1
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	4ba6      	ldr	r3, [pc, #664]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	4ba5      	ldr	r3, [pc, #660]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039b6:	2180      	movs	r1, #128	; 0x80
 80039b8:	0249      	lsls	r1, r1, #9
 80039ba:	430a      	orrs	r2, r1
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0xbc>
 80039c0:	4ba2      	ldr	r3, [pc, #648]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4ba1      	ldr	r3, [pc, #644]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039c6:	49a2      	ldr	r1, [pc, #648]	; (8003c50 <HAL_RCC_OscConfig+0x334>)
 80039c8:	400a      	ands	r2, r1
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	4b9f      	ldr	r3, [pc, #636]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	4b9e      	ldr	r3, [pc, #632]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039d2:	49a0      	ldr	r1, [pc, #640]	; (8003c54 <HAL_RCC_OscConfig+0x338>)
 80039d4:	400a      	ands	r2, r1
 80039d6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d014      	beq.n	8003a0a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7ff fcba 	bl	8003358 <HAL_GetTick>
 80039e4:	0003      	movs	r3, r0
 80039e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ea:	f7ff fcb5 	bl	8003358 <HAL_GetTick>
 80039ee:	0002      	movs	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b64      	cmp	r3, #100	; 0x64
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e2e9      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039fc:	4b93      	ldr	r3, [pc, #588]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	2380      	movs	r3, #128	; 0x80
 8003a02:	029b      	lsls	r3, r3, #10
 8003a04:	4013      	ands	r3, r2
 8003a06:	d0f0      	beq.n	80039ea <HAL_RCC_OscConfig+0xce>
 8003a08:	e015      	b.n	8003a36 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0a:	f7ff fca5 	bl	8003358 <HAL_GetTick>
 8003a0e:	0003      	movs	r3, r0
 8003a10:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a14:	f7ff fca0 	bl	8003358 <HAL_GetTick>
 8003a18:	0002      	movs	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b64      	cmp	r3, #100	; 0x64
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e2d4      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a26:	4b89      	ldr	r3, [pc, #548]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	2380      	movs	r3, #128	; 0x80
 8003a2c:	029b      	lsls	r3, r3, #10
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d1f0      	bne.n	8003a14 <HAL_RCC_OscConfig+0xf8>
 8003a32:	e000      	b.n	8003a36 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d100      	bne.n	8003a42 <HAL_RCC_OscConfig+0x126>
 8003a40:	e099      	b.n	8003b76 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a42:	4b82      	ldr	r3, [pc, #520]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2238      	movs	r2, #56	; 0x38
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a4c:	4b7f      	ldr	r3, [pc, #508]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	2203      	movs	r2, #3
 8003a52:	4013      	ands	r3, r2
 8003a54:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	2b10      	cmp	r3, #16
 8003a5a:	d102      	bne.n	8003a62 <HAL_RCC_OscConfig+0x146>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d002      	beq.n	8003a68 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d135      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a68:	4b78      	ldr	r3, [pc, #480]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	2380      	movs	r3, #128	; 0x80
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	4013      	ands	r3, r2
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_OscConfig+0x164>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e2a7      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a80:	4b72      	ldr	r3, [pc, #456]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	4a74      	ldr	r2, [pc, #464]	; (8003c58 <HAL_RCC_OscConfig+0x33c>)
 8003a86:	4013      	ands	r3, r2
 8003a88:	0019      	movs	r1, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	021a      	lsls	r2, r3, #8
 8003a90:	4b6e      	ldr	r3, [pc, #440]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d112      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a9c:	4b6b      	ldr	r3, [pc, #428]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a6e      	ldr	r2, [pc, #440]	; (8003c5c <HAL_RCC_OscConfig+0x340>)
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	0019      	movs	r1, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691a      	ldr	r2, [r3, #16]
 8003aaa:	4b68      	ldr	r3, [pc, #416]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003aac:	430a      	orrs	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003ab0:	4b66      	ldr	r3, [pc, #408]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	0adb      	lsrs	r3, r3, #11
 8003ab6:	2207      	movs	r2, #7
 8003ab8:	4013      	ands	r3, r2
 8003aba:	4a69      	ldr	r2, [pc, #420]	; (8003c60 <HAL_RCC_OscConfig+0x344>)
 8003abc:	40da      	lsrs	r2, r3
 8003abe:	4b69      	ldr	r3, [pc, #420]	; (8003c64 <HAL_RCC_OscConfig+0x348>)
 8003ac0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ac2:	4b69      	ldr	r3, [pc, #420]	; (8003c68 <HAL_RCC_OscConfig+0x34c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f7ff fbea 	bl	80032a0 <HAL_InitTick>
 8003acc:	1e03      	subs	r3, r0, #0
 8003ace:	d051      	beq.n	8003b74 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e27d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d030      	beq.n	8003b3e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003adc:	4b5b      	ldr	r3, [pc, #364]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a5e      	ldr	r2, [pc, #376]	; (8003c5c <HAL_RCC_OscConfig+0x340>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	0019      	movs	r1, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	4b58      	ldr	r3, [pc, #352]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003aec:	430a      	orrs	r2, r1
 8003aee:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003af0:	4b56      	ldr	r3, [pc, #344]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	4b55      	ldr	r3, [pc, #340]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003af6:	2180      	movs	r1, #128	; 0x80
 8003af8:	0049      	lsls	r1, r1, #1
 8003afa:	430a      	orrs	r2, r1
 8003afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afe:	f7ff fc2b 	bl	8003358 <HAL_GetTick>
 8003b02:	0003      	movs	r3, r0
 8003b04:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b08:	f7ff fc26 	bl	8003358 <HAL_GetTick>
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e25a      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b1a:	4b4c      	ldr	r3, [pc, #304]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4013      	ands	r3, r2
 8003b24:	d0f0      	beq.n	8003b08 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b26:	4b49      	ldr	r3, [pc, #292]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	4a4b      	ldr	r2, [pc, #300]	; (8003c58 <HAL_RCC_OscConfig+0x33c>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	0019      	movs	r1, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	021a      	lsls	r2, r3, #8
 8003b36:	4b45      	ldr	r3, [pc, #276]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	605a      	str	r2, [r3, #4]
 8003b3c:	e01b      	b.n	8003b76 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003b3e:	4b43      	ldr	r3, [pc, #268]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	4b42      	ldr	r3, [pc, #264]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b44:	4949      	ldr	r1, [pc, #292]	; (8003c6c <HAL_RCC_OscConfig+0x350>)
 8003b46:	400a      	ands	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4a:	f7ff fc05 	bl	8003358 <HAL_GetTick>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b54:	f7ff fc00 	bl	8003358 <HAL_GetTick>
 8003b58:	0002      	movs	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e234      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b66:	4b39      	ldr	r3, [pc, #228]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	2380      	movs	r3, #128	; 0x80
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d1f0      	bne.n	8003b54 <HAL_RCC_OscConfig+0x238>
 8003b72:	e000      	b.n	8003b76 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b74:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d047      	beq.n	8003c10 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003b80:	4b32      	ldr	r3, [pc, #200]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2238      	movs	r2, #56	; 0x38
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b18      	cmp	r3, #24
 8003b8a:	d10a      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003b8c:	4b2f      	ldr	r3, [pc, #188]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b90:	2202      	movs	r2, #2
 8003b92:	4013      	ands	r3, r2
 8003b94:	d03c      	beq.n	8003c10 <HAL_RCC_OscConfig+0x2f4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d138      	bne.n	8003c10 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e216      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d019      	beq.n	8003bde <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003baa:	4b28      	ldr	r3, [pc, #160]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003bac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bae:	4b27      	ldr	r3, [pc, #156]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7ff fbcf 	bl	8003358 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc0:	f7ff fbca 	bl	8003358 <HAL_GetTick>
 8003bc4:	0002      	movs	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e1fe      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d0f1      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x2a4>
 8003bdc:	e018      	b.n	8003c10 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003bde:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003be0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003be2:	4b1a      	ldr	r3, [pc, #104]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003be4:	2101      	movs	r1, #1
 8003be6:	438a      	bics	r2, r1
 8003be8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bea:	f7ff fbb5 	bl	8003358 <HAL_GetTick>
 8003bee:	0003      	movs	r3, r0
 8003bf0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf4:	f7ff fbb0 	bl	8003358 <HAL_GetTick>
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e1e4      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c06:	4b11      	ldr	r3, [pc, #68]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d1f1      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2204      	movs	r2, #4
 8003c16:	4013      	ands	r3, r2
 8003c18:	d100      	bne.n	8003c1c <HAL_RCC_OscConfig+0x300>
 8003c1a:	e0c7      	b.n	8003dac <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c1c:	231f      	movs	r3, #31
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003c24:	4b09      	ldr	r3, [pc, #36]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2238      	movs	r2, #56	; 0x38
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	d11f      	bne.n	8003c70 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003c30:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <HAL_RCC_OscConfig+0x330>)
 8003c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c34:	2202      	movs	r2, #2
 8003c36:	4013      	ands	r3, r2
 8003c38:	d100      	bne.n	8003c3c <HAL_RCC_OscConfig+0x320>
 8003c3a:	e0b7      	b.n	8003dac <HAL_RCC_OscConfig+0x490>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d000      	beq.n	8003c46 <HAL_RCC_OscConfig+0x32a>
 8003c44:	e0b2      	b.n	8003dac <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e1c2      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	fffeffff 	.word	0xfffeffff
 8003c54:	fffbffff 	.word	0xfffbffff
 8003c58:	ffff80ff 	.word	0xffff80ff
 8003c5c:	ffffc7ff 	.word	0xffffc7ff
 8003c60:	00f42400 	.word	0x00f42400
 8003c64:	20000004 	.word	0x20000004
 8003c68:	20000008 	.word	0x20000008
 8003c6c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c70:	4bb5      	ldr	r3, [pc, #724]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003c72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c74:	2380      	movs	r3, #128	; 0x80
 8003c76:	055b      	lsls	r3, r3, #21
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d101      	bne.n	8003c80 <HAL_RCC_OscConfig+0x364>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x366>
 8003c80:	2300      	movs	r3, #0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d011      	beq.n	8003caa <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003c86:	4bb0      	ldr	r3, [pc, #704]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003c88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c8a:	4baf      	ldr	r3, [pc, #700]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	0549      	lsls	r1, r1, #21
 8003c90:	430a      	orrs	r2, r1
 8003c92:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c94:	4bac      	ldr	r3, [pc, #688]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003c96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	055b      	lsls	r3, r3, #21
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003ca2:	231f      	movs	r3, #31
 8003ca4:	18fb      	adds	r3, r7, r3
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003caa:	4ba8      	ldr	r3, [pc, #672]	; (8003f4c <HAL_RCC_OscConfig+0x630>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	2380      	movs	r3, #128	; 0x80
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d11a      	bne.n	8003cec <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cb6:	4ba5      	ldr	r3, [pc, #660]	; (8003f4c <HAL_RCC_OscConfig+0x630>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	4ba4      	ldr	r3, [pc, #656]	; (8003f4c <HAL_RCC_OscConfig+0x630>)
 8003cbc:	2180      	movs	r1, #128	; 0x80
 8003cbe:	0049      	lsls	r1, r1, #1
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003cc4:	f7ff fb48 	bl	8003358 <HAL_GetTick>
 8003cc8:	0003      	movs	r3, r0
 8003cca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ccc:	e008      	b.n	8003ce0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cce:	f7ff fb43 	bl	8003358 <HAL_GetTick>
 8003cd2:	0002      	movs	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e177      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ce0:	4b9a      	ldr	r3, [pc, #616]	; (8003f4c <HAL_RCC_OscConfig+0x630>)
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	4013      	ands	r3, r2
 8003cea:	d0f0      	beq.n	8003cce <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d106      	bne.n	8003d02 <HAL_RCC_OscConfig+0x3e6>
 8003cf4:	4b94      	ldr	r3, [pc, #592]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003cf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003cf8:	4b93      	ldr	r3, [pc, #588]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d00:	e01c      	b.n	8003d3c <HAL_RCC_OscConfig+0x420>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	2b05      	cmp	r3, #5
 8003d08:	d10c      	bne.n	8003d24 <HAL_RCC_OscConfig+0x408>
 8003d0a:	4b8f      	ldr	r3, [pc, #572]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d0e:	4b8e      	ldr	r3, [pc, #568]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d10:	2104      	movs	r1, #4
 8003d12:	430a      	orrs	r2, r1
 8003d14:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d16:	4b8c      	ldr	r3, [pc, #560]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d1a:	4b8b      	ldr	r3, [pc, #556]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d22:	e00b      	b.n	8003d3c <HAL_RCC_OscConfig+0x420>
 8003d24:	4b88      	ldr	r3, [pc, #544]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d28:	4b87      	ldr	r3, [pc, #540]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	438a      	bics	r2, r1
 8003d2e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d30:	4b85      	ldr	r3, [pc, #532]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d34:	4b84      	ldr	r3, [pc, #528]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d36:	2104      	movs	r1, #4
 8003d38:	438a      	bics	r2, r1
 8003d3a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d014      	beq.n	8003d6e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7ff fb08 	bl	8003358 <HAL_GetTick>
 8003d48:	0003      	movs	r3, r0
 8003d4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4c:	e009      	b.n	8003d62 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d4e:	f7ff fb03 	bl	8003358 <HAL_GetTick>
 8003d52:	0002      	movs	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	4a7d      	ldr	r2, [pc, #500]	; (8003f50 <HAL_RCC_OscConfig+0x634>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e136      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d62:	4b79      	ldr	r3, [pc, #484]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d66:	2202      	movs	r2, #2
 8003d68:	4013      	ands	r3, r2
 8003d6a:	d0f0      	beq.n	8003d4e <HAL_RCC_OscConfig+0x432>
 8003d6c:	e013      	b.n	8003d96 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6e:	f7ff faf3 	bl	8003358 <HAL_GetTick>
 8003d72:	0003      	movs	r3, r0
 8003d74:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d76:	e009      	b.n	8003d8c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d78:	f7ff faee 	bl	8003358 <HAL_GetTick>
 8003d7c:	0002      	movs	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	4a73      	ldr	r2, [pc, #460]	; (8003f50 <HAL_RCC_OscConfig+0x634>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e121      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d8c:	4b6e      	ldr	r3, [pc, #440]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d90:	2202      	movs	r2, #2
 8003d92:	4013      	ands	r3, r2
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003d96:	231f      	movs	r3, #31
 8003d98:	18fb      	adds	r3, r7, r3
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d105      	bne.n	8003dac <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003da0:	4b69      	ldr	r3, [pc, #420]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003da2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003da4:	4b68      	ldr	r3, [pc, #416]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003da6:	496b      	ldr	r1, [pc, #428]	; (8003f54 <HAL_RCC_OscConfig+0x638>)
 8003da8:	400a      	ands	r2, r1
 8003daa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2220      	movs	r2, #32
 8003db2:	4013      	ands	r3, r2
 8003db4:	d039      	beq.n	8003e2a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d01b      	beq.n	8003df6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003dbe:	4b62      	ldr	r3, [pc, #392]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	4b61      	ldr	r3, [pc, #388]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003dc4:	2180      	movs	r1, #128	; 0x80
 8003dc6:	03c9      	lsls	r1, r1, #15
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7ff fac4 	bl	8003358 <HAL_GetTick>
 8003dd0:	0003      	movs	r3, r0
 8003dd2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dd6:	f7ff fabf 	bl	8003358 <HAL_GetTick>
 8003dda:	0002      	movs	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e0f3      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003de8:	4b57      	ldr	r3, [pc, #348]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	2380      	movs	r3, #128	; 0x80
 8003dee:	041b      	lsls	r3, r3, #16
 8003df0:	4013      	ands	r3, r2
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x4ba>
 8003df4:	e019      	b.n	8003e2a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003df6:	4b54      	ldr	r3, [pc, #336]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	4b53      	ldr	r3, [pc, #332]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003dfc:	4956      	ldr	r1, [pc, #344]	; (8003f58 <HAL_RCC_OscConfig+0x63c>)
 8003dfe:	400a      	ands	r2, r1
 8003e00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e02:	f7ff faa9 	bl	8003358 <HAL_GetTick>
 8003e06:	0003      	movs	r3, r0
 8003e08:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e0c:	f7ff faa4 	bl	8003358 <HAL_GetTick>
 8003e10:	0002      	movs	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e0d8      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003e1e:	4b4a      	ldr	r3, [pc, #296]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	2380      	movs	r3, #128	; 0x80
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	4013      	ands	r3, r2
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d100      	bne.n	8003e34 <HAL_RCC_OscConfig+0x518>
 8003e32:	e0cc      	b.n	8003fce <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e34:	4b44      	ldr	r3, [pc, #272]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2238      	movs	r2, #56	; 0x38
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b10      	cmp	r3, #16
 8003e3e:	d100      	bne.n	8003e42 <HAL_RCC_OscConfig+0x526>
 8003e40:	e07b      	b.n	8003f3a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d156      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e4a:	4b3f      	ldr	r3, [pc, #252]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	4b3e      	ldr	r3, [pc, #248]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e50:	4942      	ldr	r1, [pc, #264]	; (8003f5c <HAL_RCC_OscConfig+0x640>)
 8003e52:	400a      	ands	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e56:	f7ff fa7f 	bl	8003358 <HAL_GetTick>
 8003e5a:	0003      	movs	r3, r0
 8003e5c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e60:	f7ff fa7a 	bl	8003358 <HAL_GetTick>
 8003e64:	0002      	movs	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e0ae      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e72:	4b35      	ldr	r3, [pc, #212]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	2380      	movs	r3, #128	; 0x80
 8003e78:	049b      	lsls	r3, r3, #18
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	d1f0      	bne.n	8003e60 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e7e:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	4a37      	ldr	r2, [pc, #220]	; (8003f60 <HAL_RCC_OscConfig+0x644>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	0019      	movs	r1, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e96:	021b      	lsls	r3, r3, #8
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	4b26      	ldr	r3, [pc, #152]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eb2:	4b25      	ldr	r3, [pc, #148]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003eb8:	2180      	movs	r1, #128	; 0x80
 8003eba:	0449      	lsls	r1, r1, #17
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003ec0:	4b21      	ldr	r3, [pc, #132]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003ec6:	2180      	movs	r1, #128	; 0x80
 8003ec8:	0549      	lsls	r1, r1, #21
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ece:	f7ff fa43 	bl	8003358 <HAL_GetTick>
 8003ed2:	0003      	movs	r3, r0
 8003ed4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed8:	f7ff fa3e 	bl	8003358 <HAL_GetTick>
 8003edc:	0002      	movs	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e072      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	2380      	movs	r3, #128	; 0x80
 8003ef0:	049b      	lsls	r3, r3, #18
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x5bc>
 8003ef6:	e06a      	b.n	8003fce <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef8:	4b13      	ldr	r3, [pc, #76]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	4b12      	ldr	r3, [pc, #72]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003efe:	4917      	ldr	r1, [pc, #92]	; (8003f5c <HAL_RCC_OscConfig+0x640>)
 8003f00:	400a      	ands	r2, r1
 8003f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f04:	f7ff fa28 	bl	8003358 <HAL_GetTick>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f0c:	e008      	b.n	8003f20 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f0e:	f7ff fa23 	bl	8003358 <HAL_GetTick>
 8003f12:	0002      	movs	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e057      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f20:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	049b      	lsls	r3, r3, #18
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d1f0      	bne.n	8003f0e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003f2e:	68da      	ldr	r2, [r3, #12]
 8003f30:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <HAL_RCC_OscConfig+0x62c>)
 8003f32:	490c      	ldr	r1, [pc, #48]	; (8003f64 <HAL_RCC_OscConfig+0x648>)
 8003f34:	400a      	ands	r2, r1
 8003f36:	60da      	str	r2, [r3, #12]
 8003f38:	e049      	b.n	8003fce <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d112      	bne.n	8003f68 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e044      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
 8003f46:	46c0      	nop			; (mov r8, r8)
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40007000 	.word	0x40007000
 8003f50:	00001388 	.word	0x00001388
 8003f54:	efffffff 	.word	0xefffffff
 8003f58:	ffbfffff 	.word	0xffbfffff
 8003f5c:	feffffff 	.word	0xfeffffff
 8003f60:	11c1808c 	.word	0x11c1808c
 8003f64:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003f68:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <HAL_RCC_OscConfig+0x6bc>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2203      	movs	r2, #3
 8003f72:	401a      	ands	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d126      	bne.n	8003fca <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2270      	movs	r2, #112	; 0x70
 8003f80:	401a      	ands	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d11f      	bne.n	8003fca <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	23fe      	movs	r3, #254	; 0xfe
 8003f8e:	01db      	lsls	r3, r3, #7
 8003f90:	401a      	ands	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f96:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d116      	bne.n	8003fca <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	23f8      	movs	r3, #248	; 0xf8
 8003fa0:	039b      	lsls	r3, r3, #14
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d10e      	bne.n	8003fca <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	23e0      	movs	r3, #224	; 0xe0
 8003fb0:	051b      	lsls	r3, r3, #20
 8003fb2:	401a      	ands	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	0f5b      	lsrs	r3, r3, #29
 8003fc0:	075a      	lsls	r2, r3, #29
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b008      	add	sp, #32
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000

08003fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0e9      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b76      	ldr	r3, [pc, #472]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2207      	movs	r2, #7
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d91e      	bls.n	800403c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b73      	ldr	r3, [pc, #460]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2207      	movs	r2, #7
 8004004:	4393      	bics	r3, r2
 8004006:	0019      	movs	r1, r3
 8004008:	4b70      	ldr	r3, [pc, #448]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	430a      	orrs	r2, r1
 800400e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004010:	f7ff f9a2 	bl	8003358 <HAL_GetTick>
 8004014:	0003      	movs	r3, r0
 8004016:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004018:	e009      	b.n	800402e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401a:	f7ff f99d 	bl	8003358 <HAL_GetTick>
 800401e:	0002      	movs	r2, r0
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	4a6a      	ldr	r2, [pc, #424]	; (80041d0 <HAL_RCC_ClockConfig+0x1f4>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e0ca      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800402e:	4b67      	ldr	r3, [pc, #412]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2207      	movs	r2, #7
 8004034:	4013      	ands	r3, r2
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d1ee      	bne.n	800401a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2202      	movs	r2, #2
 8004042:	4013      	ands	r3, r2
 8004044:	d015      	beq.n	8004072 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2204      	movs	r2, #4
 800404c:	4013      	ands	r3, r2
 800404e:	d006      	beq.n	800405e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004050:	4b60      	ldr	r3, [pc, #384]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	4b5f      	ldr	r3, [pc, #380]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004056:	21e0      	movs	r1, #224	; 0xe0
 8004058:	01c9      	lsls	r1, r1, #7
 800405a:	430a      	orrs	r2, r1
 800405c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405e:	4b5d      	ldr	r3, [pc, #372]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	4a5d      	ldr	r2, [pc, #372]	; (80041d8 <HAL_RCC_ClockConfig+0x1fc>)
 8004064:	4013      	ands	r3, r2
 8004066:	0019      	movs	r1, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	4b59      	ldr	r3, [pc, #356]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2201      	movs	r2, #1
 8004078:	4013      	ands	r3, r2
 800407a:	d057      	beq.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d107      	bne.n	8004094 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004084:	4b53      	ldr	r3, [pc, #332]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	2380      	movs	r3, #128	; 0x80
 800408a:	029b      	lsls	r3, r3, #10
 800408c:	4013      	ands	r3, r2
 800408e:	d12b      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e097      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b02      	cmp	r3, #2
 800409a:	d107      	bne.n	80040ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800409c:	4b4d      	ldr	r3, [pc, #308]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	049b      	lsls	r3, r3, #18
 80040a4:	4013      	ands	r3, r2
 80040a6:	d11f      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e08b      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d107      	bne.n	80040c4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040b4:	4b47      	ldr	r3, [pc, #284]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	2380      	movs	r3, #128	; 0x80
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4013      	ands	r3, r2
 80040be:	d113      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e07f      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b03      	cmp	r3, #3
 80040ca:	d106      	bne.n	80040da <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040cc:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d0:	2202      	movs	r2, #2
 80040d2:	4013      	ands	r3, r2
 80040d4:	d108      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e074      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040da:	4b3e      	ldr	r3, [pc, #248]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80040dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040de:	2202      	movs	r2, #2
 80040e0:	4013      	ands	r3, r2
 80040e2:	d101      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e06d      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040e8:	4b3a      	ldr	r3, [pc, #232]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2207      	movs	r2, #7
 80040ee:	4393      	bics	r3, r2
 80040f0:	0019      	movs	r1, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	4b37      	ldr	r3, [pc, #220]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80040f8:	430a      	orrs	r2, r1
 80040fa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040fc:	f7ff f92c 	bl	8003358 <HAL_GetTick>
 8004100:	0003      	movs	r3, r0
 8004102:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004104:	e009      	b.n	800411a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004106:	f7ff f927 	bl	8003358 <HAL_GetTick>
 800410a:	0002      	movs	r2, r0
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	4a2f      	ldr	r2, [pc, #188]	; (80041d0 <HAL_RCC_ClockConfig+0x1f4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d901      	bls.n	800411a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e054      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411a:	4b2e      	ldr	r3, [pc, #184]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2238      	movs	r2, #56	; 0x38
 8004120:	401a      	ands	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	429a      	cmp	r2, r3
 800412a:	d1ec      	bne.n	8004106 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800412c:	4b27      	ldr	r3, [pc, #156]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2207      	movs	r2, #7
 8004132:	4013      	ands	r3, r2
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d21e      	bcs.n	8004178 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b24      	ldr	r3, [pc, #144]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2207      	movs	r2, #7
 8004140:	4393      	bics	r3, r2
 8004142:	0019      	movs	r1, r3
 8004144:	4b21      	ldr	r3, [pc, #132]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800414c:	f7ff f904 	bl	8003358 <HAL_GetTick>
 8004150:	0003      	movs	r3, r0
 8004152:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004154:	e009      	b.n	800416a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004156:	f7ff f8ff 	bl	8003358 <HAL_GetTick>
 800415a:	0002      	movs	r2, r0
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_RCC_ClockConfig+0x1f4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e02c      	b.n	80041c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800416a:	4b18      	ldr	r3, [pc, #96]	; (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2207      	movs	r2, #7
 8004170:	4013      	ands	r3, r2
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d1ee      	bne.n	8004156 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2204      	movs	r2, #4
 800417e:	4013      	ands	r3, r2
 8004180:	d009      	beq.n	8004196 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004182:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	4a15      	ldr	r2, [pc, #84]	; (80041dc <HAL_RCC_ClockConfig+0x200>)
 8004188:	4013      	ands	r3, r2
 800418a:	0019      	movs	r1, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68da      	ldr	r2, [r3, #12]
 8004190:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 8004192:	430a      	orrs	r2, r1
 8004194:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004196:	f000 f829 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 800419a:	0001      	movs	r1, r0
 800419c:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	0a1b      	lsrs	r3, r3, #8
 80041a2:	220f      	movs	r2, #15
 80041a4:	401a      	ands	r2, r3
 80041a6:	4b0e      	ldr	r3, [pc, #56]	; (80041e0 <HAL_RCC_ClockConfig+0x204>)
 80041a8:	0092      	lsls	r2, r2, #2
 80041aa:	58d3      	ldr	r3, [r2, r3]
 80041ac:	221f      	movs	r2, #31
 80041ae:	4013      	ands	r3, r2
 80041b0:	000a      	movs	r2, r1
 80041b2:	40da      	lsrs	r2, r3
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <HAL_RCC_ClockConfig+0x208>)
 80041b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_ClockConfig+0x20c>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	0018      	movs	r0, r3
 80041be:	f7ff f86f 	bl	80032a0 <HAL_InitTick>
 80041c2:	0003      	movs	r3, r0
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b004      	add	sp, #16
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40022000 	.word	0x40022000
 80041d0:	00001388 	.word	0x00001388
 80041d4:	40021000 	.word	0x40021000
 80041d8:	fffff0ff 	.word	0xfffff0ff
 80041dc:	ffff8fff 	.word	0xffff8fff
 80041e0:	0800b678 	.word	0x0800b678
 80041e4:	20000004 	.word	0x20000004
 80041e8:	20000008 	.word	0x20000008

080041ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041f2:	4b3c      	ldr	r3, [pc, #240]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	2238      	movs	r2, #56	; 0x38
 80041f8:	4013      	ands	r3, r2
 80041fa:	d10f      	bne.n	800421c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80041fc:	4b39      	ldr	r3, [pc, #228]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	0adb      	lsrs	r3, r3, #11
 8004202:	2207      	movs	r2, #7
 8004204:	4013      	ands	r3, r2
 8004206:	2201      	movs	r2, #1
 8004208:	409a      	lsls	r2, r3
 800420a:	0013      	movs	r3, r2
 800420c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800420e:	6839      	ldr	r1, [r7, #0]
 8004210:	4835      	ldr	r0, [pc, #212]	; (80042e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004212:	f7fb ff93 	bl	800013c <__udivsi3>
 8004216:	0003      	movs	r3, r0
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	e05d      	b.n	80042d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800421c:	4b31      	ldr	r3, [pc, #196]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	2238      	movs	r2, #56	; 0x38
 8004222:	4013      	ands	r3, r2
 8004224:	2b08      	cmp	r3, #8
 8004226:	d102      	bne.n	800422e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004228:	4b30      	ldr	r3, [pc, #192]	; (80042ec <HAL_RCC_GetSysClockFreq+0x100>)
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	e054      	b.n	80042d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800422e:	4b2d      	ldr	r3, [pc, #180]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	2238      	movs	r2, #56	; 0x38
 8004234:	4013      	ands	r3, r2
 8004236:	2b10      	cmp	r3, #16
 8004238:	d138      	bne.n	80042ac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800423a:	4b2a      	ldr	r3, [pc, #168]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	2203      	movs	r2, #3
 8004240:	4013      	ands	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004244:	4b27      	ldr	r3, [pc, #156]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	2207      	movs	r2, #7
 800424c:	4013      	ands	r3, r2
 800424e:	3301      	adds	r3, #1
 8004250:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d10d      	bne.n	8004274 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004258:	68b9      	ldr	r1, [r7, #8]
 800425a:	4824      	ldr	r0, [pc, #144]	; (80042ec <HAL_RCC_GetSysClockFreq+0x100>)
 800425c:	f7fb ff6e 	bl	800013c <__udivsi3>
 8004260:	0003      	movs	r3, r0
 8004262:	0019      	movs	r1, r3
 8004264:	4b1f      	ldr	r3, [pc, #124]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	0a1b      	lsrs	r3, r3, #8
 800426a:	227f      	movs	r2, #127	; 0x7f
 800426c:	4013      	ands	r3, r2
 800426e:	434b      	muls	r3, r1
 8004270:	617b      	str	r3, [r7, #20]
        break;
 8004272:	e00d      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004274:	68b9      	ldr	r1, [r7, #8]
 8004276:	481c      	ldr	r0, [pc, #112]	; (80042e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004278:	f7fb ff60 	bl	800013c <__udivsi3>
 800427c:	0003      	movs	r3, r0
 800427e:	0019      	movs	r1, r3
 8004280:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	0a1b      	lsrs	r3, r3, #8
 8004286:	227f      	movs	r2, #127	; 0x7f
 8004288:	4013      	ands	r3, r2
 800428a:	434b      	muls	r3, r1
 800428c:	617b      	str	r3, [r7, #20]
        break;
 800428e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004290:	4b14      	ldr	r3, [pc, #80]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	0f5b      	lsrs	r3, r3, #29
 8004296:	2207      	movs	r2, #7
 8004298:	4013      	ands	r3, r2
 800429a:	3301      	adds	r3, #1
 800429c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	6978      	ldr	r0, [r7, #20]
 80042a2:	f7fb ff4b 	bl	800013c <__udivsi3>
 80042a6:	0003      	movs	r3, r0
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	e015      	b.n	80042d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80042ac:	4b0d      	ldr	r3, [pc, #52]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	2238      	movs	r2, #56	; 0x38
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b20      	cmp	r3, #32
 80042b6:	d103      	bne.n	80042c0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	e00b      	b.n	80042d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042c0:	4b08      	ldr	r3, [pc, #32]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2238      	movs	r2, #56	; 0x38
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b18      	cmp	r3, #24
 80042ca:	d103      	bne.n	80042d4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80042cc:	23fa      	movs	r3, #250	; 0xfa
 80042ce:	01db      	lsls	r3, r3, #7
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	e001      	b.n	80042d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80042d8:	693b      	ldr	r3, [r7, #16]
}
 80042da:	0018      	movs	r0, r3
 80042dc:	46bd      	mov	sp, r7
 80042de:	b006      	add	sp, #24
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	40021000 	.word	0x40021000
 80042e8:	00f42400 	.word	0x00f42400
 80042ec:	007a1200 	.word	0x007a1200

080042f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f4:	4b02      	ldr	r3, [pc, #8]	; (8004300 <HAL_RCC_GetHCLKFreq+0x10>)
 80042f6:	681b      	ldr	r3, [r3, #0]
}
 80042f8:	0018      	movs	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	20000004 	.word	0x20000004

08004304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004304:	b5b0      	push	{r4, r5, r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004308:	f7ff fff2 	bl	80042f0 <HAL_RCC_GetHCLKFreq>
 800430c:	0004      	movs	r4, r0
 800430e:	f7ff faf9 	bl	8003904 <LL_RCC_GetAPB1Prescaler>
 8004312:	0003      	movs	r3, r0
 8004314:	0b1a      	lsrs	r2, r3, #12
 8004316:	4b05      	ldr	r3, [pc, #20]	; (800432c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004318:	0092      	lsls	r2, r2, #2
 800431a:	58d3      	ldr	r3, [r2, r3]
 800431c:	221f      	movs	r2, #31
 800431e:	4013      	ands	r3, r2
 8004320:	40dc      	lsrs	r4, r3
 8004322:	0023      	movs	r3, r4
}
 8004324:	0018      	movs	r0, r3
 8004326:	46bd      	mov	sp, r7
 8004328:	bdb0      	pop	{r4, r5, r7, pc}
 800432a:	46c0      	nop			; (mov r8, r8)
 800432c:	0800b6b8 	.word	0x0800b6b8

08004330 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004338:	2313      	movs	r3, #19
 800433a:	18fb      	adds	r3, r7, r3
 800433c:	2200      	movs	r2, #0
 800433e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004340:	2312      	movs	r3, #18
 8004342:	18fb      	adds	r3, r7, r3
 8004344:	2200      	movs	r2, #0
 8004346:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	029b      	lsls	r3, r3, #10
 8004350:	4013      	ands	r3, r2
 8004352:	d100      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004354:	e0ad      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004356:	2011      	movs	r0, #17
 8004358:	183b      	adds	r3, r7, r0
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800435e:	4b47      	ldr	r3, [pc, #284]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004360:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004362:	2380      	movs	r3, #128	; 0x80
 8004364:	055b      	lsls	r3, r3, #21
 8004366:	4013      	ands	r3, r2
 8004368:	d110      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800436a:	4b44      	ldr	r3, [pc, #272]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800436c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800436e:	4b43      	ldr	r3, [pc, #268]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004370:	2180      	movs	r1, #128	; 0x80
 8004372:	0549      	lsls	r1, r1, #21
 8004374:	430a      	orrs	r2, r1
 8004376:	63da      	str	r2, [r3, #60]	; 0x3c
 8004378:	4b40      	ldr	r3, [pc, #256]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800437a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800437c:	2380      	movs	r3, #128	; 0x80
 800437e:	055b      	lsls	r3, r3, #21
 8004380:	4013      	ands	r3, r2
 8004382:	60bb      	str	r3, [r7, #8]
 8004384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004386:	183b      	adds	r3, r7, r0
 8004388:	2201      	movs	r2, #1
 800438a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800438c:	4b3c      	ldr	r3, [pc, #240]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b3b      	ldr	r3, [pc, #236]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004392:	2180      	movs	r1, #128	; 0x80
 8004394:	0049      	lsls	r1, r1, #1
 8004396:	430a      	orrs	r2, r1
 8004398:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800439a:	f7fe ffdd 	bl	8003358 <HAL_GetTick>
 800439e:	0003      	movs	r3, r0
 80043a0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043a2:	e00b      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a4:	f7fe ffd8 	bl	8003358 <HAL_GetTick>
 80043a8:	0002      	movs	r2, r0
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d904      	bls.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80043b2:	2313      	movs	r3, #19
 80043b4:	18fb      	adds	r3, r7, r3
 80043b6:	2203      	movs	r2, #3
 80043b8:	701a      	strb	r2, [r3, #0]
        break;
 80043ba:	e005      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043bc:	4b30      	ldr	r3, [pc, #192]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	2380      	movs	r3, #128	; 0x80
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	4013      	ands	r3, r2
 80043c6:	d0ed      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80043c8:	2313      	movs	r3, #19
 80043ca:	18fb      	adds	r3, r7, r3
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d15e      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043d2:	4b2a      	ldr	r3, [pc, #168]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80043d6:	23c0      	movs	r3, #192	; 0xc0
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4013      	ands	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d019      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d014      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043ee:	4b23      	ldr	r3, [pc, #140]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f2:	4a24      	ldr	r2, [pc, #144]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043f8:	4b20      	ldr	r3, [pc, #128]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80043fc:	4b1f      	ldr	r3, [pc, #124]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043fe:	2180      	movs	r1, #128	; 0x80
 8004400:	0249      	lsls	r1, r1, #9
 8004402:	430a      	orrs	r2, r1
 8004404:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004406:	4b1d      	ldr	r3, [pc, #116]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004408:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800440a:	4b1c      	ldr	r3, [pc, #112]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800440c:	491e      	ldr	r1, [pc, #120]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800440e:	400a      	ands	r2, r1
 8004410:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004412:	4b1a      	ldr	r3, [pc, #104]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	2201      	movs	r2, #1
 800441c:	4013      	ands	r3, r2
 800441e:	d016      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004420:	f7fe ff9a 	bl	8003358 <HAL_GetTick>
 8004424:	0003      	movs	r3, r0
 8004426:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004428:	e00c      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fe ff95 	bl	8003358 <HAL_GetTick>
 800442e:	0002      	movs	r2, r0
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	4a15      	ldr	r2, [pc, #84]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d904      	bls.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800443a:	2313      	movs	r3, #19
 800443c:	18fb      	adds	r3, r7, r3
 800443e:	2203      	movs	r2, #3
 8004440:	701a      	strb	r2, [r3, #0]
            break;
 8004442:	e004      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004444:	4b0d      	ldr	r3, [pc, #52]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004448:	2202      	movs	r2, #2
 800444a:	4013      	ands	r3, r2
 800444c:	d0ed      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800444e:	2313      	movs	r3, #19
 8004450:	18fb      	adds	r3, r7, r3
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10a      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004458:	4b08      	ldr	r3, [pc, #32]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800445a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800445c:	4a09      	ldr	r2, [pc, #36]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800445e:	4013      	ands	r3, r2
 8004460:	0019      	movs	r1, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004466:	4b05      	ldr	r3, [pc, #20]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004468:	430a      	orrs	r2, r1
 800446a:	65da      	str	r2, [r3, #92]	; 0x5c
 800446c:	e016      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800446e:	2312      	movs	r3, #18
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	2213      	movs	r2, #19
 8004474:	18ba      	adds	r2, r7, r2
 8004476:	7812      	ldrb	r2, [r2, #0]
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	e00f      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800447c:	40021000 	.word	0x40021000
 8004480:	40007000 	.word	0x40007000
 8004484:	fffffcff 	.word	0xfffffcff
 8004488:	fffeffff 	.word	0xfffeffff
 800448c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004490:	2312      	movs	r3, #18
 8004492:	18fb      	adds	r3, r7, r3
 8004494:	2213      	movs	r2, #19
 8004496:	18ba      	adds	r2, r7, r2
 8004498:	7812      	ldrb	r2, [r2, #0]
 800449a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800449c:	2311      	movs	r3, #17
 800449e:	18fb      	adds	r3, r7, r3
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d105      	bne.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a6:	4bb6      	ldr	r3, [pc, #728]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044aa:	4bb5      	ldr	r3, [pc, #724]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044ac:	49b5      	ldr	r1, [pc, #724]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80044ae:	400a      	ands	r2, r1
 80044b0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2201      	movs	r2, #1
 80044b8:	4013      	ands	r3, r2
 80044ba:	d009      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044bc:	4bb0      	ldr	r3, [pc, #704]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c0:	2203      	movs	r2, #3
 80044c2:	4393      	bics	r3, r2
 80044c4:	0019      	movs	r1, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	4bad      	ldr	r3, [pc, #692]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044cc:	430a      	orrs	r2, r1
 80044ce:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2202      	movs	r2, #2
 80044d6:	4013      	ands	r3, r2
 80044d8:	d009      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044da:	4ba9      	ldr	r3, [pc, #676]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044de:	220c      	movs	r2, #12
 80044e0:	4393      	bics	r3, r2
 80044e2:	0019      	movs	r1, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	4ba5      	ldr	r3, [pc, #660]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044ea:	430a      	orrs	r2, r1
 80044ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2204      	movs	r2, #4
 80044f4:	4013      	ands	r3, r2
 80044f6:	d009      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044f8:	4ba1      	ldr	r3, [pc, #644]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fc:	2230      	movs	r2, #48	; 0x30
 80044fe:	4393      	bics	r3, r2
 8004500:	0019      	movs	r1, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	4b9e      	ldr	r3, [pc, #632]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004508:	430a      	orrs	r2, r1
 800450a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2210      	movs	r2, #16
 8004512:	4013      	ands	r3, r2
 8004514:	d009      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004516:	4b9a      	ldr	r3, [pc, #616]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451a:	4a9b      	ldr	r2, [pc, #620]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800451c:	4013      	ands	r3, r2
 800451e:	0019      	movs	r1, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	4b96      	ldr	r3, [pc, #600]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004526:	430a      	orrs	r2, r1
 8004528:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	015b      	lsls	r3, r3, #5
 8004532:	4013      	ands	r3, r2
 8004534:	d009      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004536:	4b92      	ldr	r3, [pc, #584]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	4a94      	ldr	r2, [pc, #592]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800453c:	4013      	ands	r3, r2
 800453e:	0019      	movs	r1, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	4b8e      	ldr	r3, [pc, #568]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004546:	430a      	orrs	r2, r1
 8004548:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4013      	ands	r3, r2
 8004554:	d009      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004556:	4b8a      	ldr	r3, [pc, #552]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455a:	4a8d      	ldr	r2, [pc, #564]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800455c:	4013      	ands	r3, r2
 800455e:	0019      	movs	r1, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004564:	4b86      	ldr	r3, [pc, #536]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004566:	430a      	orrs	r2, r1
 8004568:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	2380      	movs	r3, #128	; 0x80
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4013      	ands	r3, r2
 8004574:	d009      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004576:	4b82      	ldr	r3, [pc, #520]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457a:	4a86      	ldr	r2, [pc, #536]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800457c:	4013      	ands	r3, r2
 800457e:	0019      	movs	r1, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004584:	4b7e      	ldr	r3, [pc, #504]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004586:	430a      	orrs	r2, r1
 8004588:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2220      	movs	r2, #32
 8004590:	4013      	ands	r3, r2
 8004592:	d009      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004594:	4b7a      	ldr	r3, [pc, #488]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004598:	4a7f      	ldr	r2, [pc, #508]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800459a:	4013      	ands	r3, r2
 800459c:	0019      	movs	r1, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	699a      	ldr	r2, [r3, #24]
 80045a2:	4b77      	ldr	r3, [pc, #476]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045a4:	430a      	orrs	r2, r1
 80045a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2240      	movs	r2, #64	; 0x40
 80045ae:	4013      	ands	r3, r2
 80045b0:	d009      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045b2:	4b73      	ldr	r3, [pc, #460]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b6:	4a79      	ldr	r2, [pc, #484]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80045b8:	4013      	ands	r3, r2
 80045ba:	0019      	movs	r1, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	4b6f      	ldr	r3, [pc, #444]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045c2:	430a      	orrs	r2, r1
 80045c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	2380      	movs	r3, #128	; 0x80
 80045cc:	01db      	lsls	r3, r3, #7
 80045ce:	4013      	ands	r3, r2
 80045d0:	d015      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d2:	4b6b      	ldr	r3, [pc, #428]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	0899      	lsrs	r1, r3, #2
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045de:	4b68      	ldr	r3, [pc, #416]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045e0:	430a      	orrs	r2, r1
 80045e2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045e8:	2380      	movs	r3, #128	; 0x80
 80045ea:	05db      	lsls	r3, r3, #23
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d106      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80045f0:	4b63      	ldr	r3, [pc, #396]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045f2:	68da      	ldr	r2, [r3, #12]
 80045f4:	4b62      	ldr	r3, [pc, #392]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045f6:	2180      	movs	r1, #128	; 0x80
 80045f8:	0249      	lsls	r1, r1, #9
 80045fa:	430a      	orrs	r2, r1
 80045fc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	2380      	movs	r3, #128	; 0x80
 8004604:	031b      	lsls	r3, r3, #12
 8004606:	4013      	ands	r3, r2
 8004608:	d009      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800460a:	4b5d      	ldr	r3, [pc, #372]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800460c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460e:	2240      	movs	r2, #64	; 0x40
 8004610:	4393      	bics	r3, r2
 8004612:	0019      	movs	r1, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004618:	4b59      	ldr	r3, [pc, #356]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800461a:	430a      	orrs	r2, r1
 800461c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	2380      	movs	r3, #128	; 0x80
 8004624:	039b      	lsls	r3, r3, #14
 8004626:	4013      	ands	r3, r2
 8004628:	d016      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800462a:	4b55      	ldr	r3, [pc, #340]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800462c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800462e:	4a5c      	ldr	r2, [pc, #368]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004630:	4013      	ands	r3, r2
 8004632:	0019      	movs	r1, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004638:	4b51      	ldr	r3, [pc, #324]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800463a:	430a      	orrs	r2, r1
 800463c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004642:	2380      	movs	r3, #128	; 0x80
 8004644:	03db      	lsls	r3, r3, #15
 8004646:	429a      	cmp	r2, r3
 8004648:	d106      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800464a:	4b4d      	ldr	r3, [pc, #308]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800464c:	68da      	ldr	r2, [r3, #12]
 800464e:	4b4c      	ldr	r3, [pc, #304]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004650:	2180      	movs	r1, #128	; 0x80
 8004652:	0449      	lsls	r1, r1, #17
 8004654:	430a      	orrs	r2, r1
 8004656:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	03db      	lsls	r3, r3, #15
 8004660:	4013      	ands	r3, r2
 8004662:	d016      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004664:	4b46      	ldr	r3, [pc, #280]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004668:	4a4e      	ldr	r2, [pc, #312]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800466a:	4013      	ands	r3, r2
 800466c:	0019      	movs	r1, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004672:	4b43      	ldr	r3, [pc, #268]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004674:	430a      	orrs	r2, r1
 8004676:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800467c:	2380      	movs	r3, #128	; 0x80
 800467e:	045b      	lsls	r3, r3, #17
 8004680:	429a      	cmp	r2, r3
 8004682:	d106      	bne.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004684:	4b3e      	ldr	r3, [pc, #248]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	4b3d      	ldr	r3, [pc, #244]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800468a:	2180      	movs	r1, #128	; 0x80
 800468c:	0449      	lsls	r1, r1, #17
 800468e:	430a      	orrs	r2, r1
 8004690:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	2380      	movs	r3, #128	; 0x80
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	4013      	ands	r3, r2
 800469c:	d014      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800469e:	4b38      	ldr	r3, [pc, #224]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a2:	2203      	movs	r2, #3
 80046a4:	4393      	bics	r3, r2
 80046a6:	0019      	movs	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1a      	ldr	r2, [r3, #32]
 80046ac:	4b34      	ldr	r3, [pc, #208]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046ae:	430a      	orrs	r2, r1
 80046b0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d106      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80046ba:	4b31      	ldr	r3, [pc, #196]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	4b30      	ldr	r3, [pc, #192]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046c0:	2180      	movs	r1, #128	; 0x80
 80046c2:	0249      	lsls	r1, r1, #9
 80046c4:	430a      	orrs	r2, r1
 80046c6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	2380      	movs	r3, #128	; 0x80
 80046ce:	019b      	lsls	r3, r3, #6
 80046d0:	4013      	ands	r3, r2
 80046d2:	d014      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80046d4:	4b2a      	ldr	r3, [pc, #168]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d8:	220c      	movs	r2, #12
 80046da:	4393      	bics	r3, r2
 80046dc:	0019      	movs	r1, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046e2:	4b27      	ldr	r3, [pc, #156]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046e4:	430a      	orrs	r2, r1
 80046e6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d106      	bne.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80046f0:	4b23      	ldr	r3, [pc, #140]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	4b22      	ldr	r3, [pc, #136]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046f6:	2180      	movs	r1, #128	; 0x80
 80046f8:	0249      	lsls	r1, r1, #9
 80046fa:	430a      	orrs	r2, r1
 80046fc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	2380      	movs	r3, #128	; 0x80
 8004704:	045b      	lsls	r3, r3, #17
 8004706:	4013      	ands	r3, r2
 8004708:	d016      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800470a:	4b1d      	ldr	r3, [pc, #116]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800470c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470e:	4a22      	ldr	r2, [pc, #136]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004710:	4013      	ands	r3, r2
 8004712:	0019      	movs	r1, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004718:	4b19      	ldr	r3, [pc, #100]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800471a:	430a      	orrs	r2, r1
 800471c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004722:	2380      	movs	r3, #128	; 0x80
 8004724:	019b      	lsls	r3, r3, #6
 8004726:	429a      	cmp	r2, r3
 8004728:	d106      	bne.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800472a:	4b15      	ldr	r3, [pc, #84]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	4b14      	ldr	r3, [pc, #80]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	0449      	lsls	r1, r1, #17
 8004734:	430a      	orrs	r2, r1
 8004736:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	2380      	movs	r3, #128	; 0x80
 800473e:	049b      	lsls	r3, r3, #18
 8004740:	4013      	ands	r3, r2
 8004742:	d016      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004744:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004748:	4a10      	ldr	r2, [pc, #64]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800474a:	4013      	ands	r3, r2
 800474c:	0019      	movs	r1, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004752:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004754:	430a      	orrs	r2, r1
 8004756:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800475c:	2380      	movs	r3, #128	; 0x80
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	429a      	cmp	r2, r3
 8004762:	d106      	bne.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	4b05      	ldr	r3, [pc, #20]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800476a:	2180      	movs	r1, #128	; 0x80
 800476c:	0449      	lsls	r1, r1, #17
 800476e:	430a      	orrs	r2, r1
 8004770:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004772:	2312      	movs	r3, #18
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	781b      	ldrb	r3, [r3, #0]
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	b006      	add	sp, #24
 800477e:	bd80      	pop	{r7, pc}
 8004780:	40021000 	.word	0x40021000
 8004784:	efffffff 	.word	0xefffffff
 8004788:	fffff3ff 	.word	0xfffff3ff
 800478c:	fffffcff 	.word	0xfffffcff
 8004790:	fff3ffff 	.word	0xfff3ffff
 8004794:	ffcfffff 	.word	0xffcfffff
 8004798:	ffffcfff 	.word	0xffffcfff
 800479c:	ffff3fff 	.word	0xffff3fff
 80047a0:	ffbfffff 	.word	0xffbfffff
 80047a4:	feffffff 	.word	0xfeffffff

080047a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80047a8:	b5b0      	push	{r4, r5, r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80047b0:	230f      	movs	r3, #15
 80047b2:	18fb      	adds	r3, r7, r3
 80047b4:	2201      	movs	r2, #1
 80047b6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d100      	bne.n	80047c0 <HAL_RTC_Init+0x18>
 80047be:	e08c      	b.n	80048da <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2229      	movs	r2, #41	; 0x29
 80047c4:	5c9b      	ldrb	r3, [r3, r2]
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10b      	bne.n	80047e4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2228      	movs	r2, #40	; 0x28
 80047d0:	2100      	movs	r1, #0
 80047d2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2288      	movs	r2, #136	; 0x88
 80047d8:	0212      	lsls	r2, r2, #8
 80047da:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	0018      	movs	r0, r3
 80047e0:	f7fe fa3e 	bl	8002c60 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2229      	movs	r2, #41	; 0x29
 80047e8:	2102      	movs	r1, #2
 80047ea:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	2210      	movs	r2, #16
 80047f4:	4013      	ands	r3, r2
 80047f6:	2b10      	cmp	r3, #16
 80047f8:	d062      	beq.n	80048c0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	22ca      	movs	r2, #202	; 0xca
 8004800:	625a      	str	r2, [r3, #36]	; 0x24
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2253      	movs	r2, #83	; 0x53
 8004808:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800480a:	250f      	movs	r5, #15
 800480c:	197c      	adds	r4, r7, r5
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	0018      	movs	r0, r3
 8004812:	f000 fbfb 	bl	800500c <RTC_EnterInitMode>
 8004816:	0003      	movs	r3, r0
 8004818:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800481a:	0028      	movs	r0, r5
 800481c:	183b      	adds	r3, r7, r0
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d12c      	bne.n	800487e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699a      	ldr	r2, [r3, #24]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	492e      	ldr	r1, [pc, #184]	; (80048e8 <HAL_RTC_Init+0x140>)
 8004830:	400a      	ands	r2, r1
 8004832:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6999      	ldr	r1, [r3, #24]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689a      	ldr	r2, [r3, #8]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6912      	ldr	r2, [r2, #16]
 800485a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6919      	ldr	r1, [r3, #16]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	041a      	lsls	r2, r3, #16
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004870:	183c      	adds	r4, r7, r0
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	0018      	movs	r0, r3
 8004876:	f000 fc0b 	bl	8005090 <RTC_ExitInitMode>
 800487a:	0003      	movs	r3, r0
 800487c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800487e:	230f      	movs	r3, #15
 8004880:	18fb      	adds	r3, r7, r3
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d116      	bne.n	80048b6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699a      	ldr	r2, [r3, #24]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	00d2      	lsls	r2, r2, #3
 8004894:	08d2      	lsrs	r2, r2, #3
 8004896:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6999      	ldr	r1, [r3, #24]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	22ff      	movs	r2, #255	; 0xff
 80048bc:	625a      	str	r2, [r3, #36]	; 0x24
 80048be:	e003      	b.n	80048c8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80048c0:	230f      	movs	r3, #15
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80048c8:	230f      	movs	r3, #15
 80048ca:	18fb      	adds	r3, r7, r3
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d103      	bne.n	80048da <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2229      	movs	r2, #41	; 0x29
 80048d6:	2101      	movs	r1, #1
 80048d8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80048da:	230f      	movs	r3, #15
 80048dc:	18fb      	adds	r3, r7, r3
 80048de:	781b      	ldrb	r3, [r3, #0]
}
 80048e0:	0018      	movs	r0, r3
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b004      	add	sp, #16
 80048e6:	bdb0      	pop	{r4, r5, r7, pc}
 80048e8:	fb8fffbf 	.word	0xfb8fffbf

080048ec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80048ec:	b5b0      	push	{r4, r5, r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2228      	movs	r2, #40	; 0x28
 80048fc:	5c9b      	ldrb	r3, [r3, r2]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d101      	bne.n	8004906 <HAL_RTC_SetTime+0x1a>
 8004902:	2302      	movs	r3, #2
 8004904:	e092      	b.n	8004a2c <HAL_RTC_SetTime+0x140>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2228      	movs	r2, #40	; 0x28
 800490a:	2101      	movs	r1, #1
 800490c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2229      	movs	r2, #41	; 0x29
 8004912:	2102      	movs	r1, #2
 8004914:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	22ca      	movs	r2, #202	; 0xca
 800491c:	625a      	str	r2, [r3, #36]	; 0x24
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2253      	movs	r2, #83	; 0x53
 8004924:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004926:	2513      	movs	r5, #19
 8004928:	197c      	adds	r4, r7, r5
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	0018      	movs	r0, r3
 800492e:	f000 fb6d 	bl	800500c <RTC_EnterInitMode>
 8004932:	0003      	movs	r3, r0
 8004934:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004936:	197b      	adds	r3, r7, r5
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d162      	bne.n	8004a04 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d125      	bne.n	8004990 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	2240      	movs	r2, #64	; 0x40
 800494c:	4013      	ands	r3, r2
 800494e:	d102      	bne.n	8004956 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2200      	movs	r2, #0
 8004954:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	0018      	movs	r0, r3
 800495c:	f000 fbdc 	bl	8005118 <RTC_ByteToBcd2>
 8004960:	0003      	movs	r3, r0
 8004962:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	785b      	ldrb	r3, [r3, #1]
 8004968:	0018      	movs	r0, r3
 800496a:	f000 fbd5 	bl	8005118 <RTC_ByteToBcd2>
 800496e:	0003      	movs	r3, r0
 8004970:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004972:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	789b      	ldrb	r3, [r3, #2]
 8004978:	0018      	movs	r0, r3
 800497a:	f000 fbcd 	bl	8005118 <RTC_ByteToBcd2>
 800497e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004980:	0022      	movs	r2, r4
 8004982:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	78db      	ldrb	r3, [r3, #3]
 8004988:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800498a:	4313      	orrs	r3, r2
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	e017      	b.n	80049c0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	2240      	movs	r2, #64	; 0x40
 8004998:	4013      	ands	r3, r2
 800499a:	d102      	bne.n	80049a2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	2200      	movs	r2, #0
 80049a0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	785b      	ldrb	r3, [r3, #1]
 80049ac:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049ae:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049b4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	78db      	ldrb	r3, [r3, #3]
 80049ba:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	491b      	ldr	r1, [pc, #108]	; (8004a34 <HAL_RTC_SetTime+0x148>)
 80049c8:	400a      	ands	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699a      	ldr	r2, [r3, #24]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4918      	ldr	r1, [pc, #96]	; (8004a38 <HAL_RTC_SetTime+0x14c>)
 80049d8:	400a      	ands	r2, r1
 80049da:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6999      	ldr	r1, [r3, #24]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	431a      	orrs	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	430a      	orrs	r2, r1
 80049f2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80049f4:	2313      	movs	r3, #19
 80049f6:	18fc      	adds	r4, r7, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	0018      	movs	r0, r3
 80049fc:	f000 fb48 	bl	8005090 <RTC_ExitInitMode>
 8004a00:	0003      	movs	r3, r0
 8004a02:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	22ff      	movs	r2, #255	; 0xff
 8004a0a:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8004a0c:	2313      	movs	r3, #19
 8004a0e:	18fb      	adds	r3, r7, r3
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d103      	bne.n	8004a1e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2229      	movs	r2, #41	; 0x29
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2228      	movs	r2, #40	; 0x28
 8004a22:	2100      	movs	r1, #0
 8004a24:	5499      	strb	r1, [r3, r2]

  return status;
 8004a26:	2313      	movs	r3, #19
 8004a28:	18fb      	adds	r3, r7, r3
 8004a2a:	781b      	ldrb	r3, [r3, #0]
}
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b006      	add	sp, #24
 8004a32:	bdb0      	pop	{r4, r5, r7, pc}
 8004a34:	007f7f7f 	.word	0x007f7f7f
 8004a38:	fffbffff 	.word	0xfffbffff

08004a3c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	045b      	lsls	r3, r3, #17
 8004a5a:	0c5a      	lsrs	r2, r3, #17
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a22      	ldr	r2, [pc, #136]	; (8004af0 <HAL_RTC_GetTime+0xb4>)
 8004a68:	4013      	ands	r3, r2
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	0c1b      	lsrs	r3, r3, #16
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	223f      	movs	r2, #63	; 0x3f
 8004a74:	4013      	ands	r3, r2
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	0a1b      	lsrs	r3, r3, #8
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	227f      	movs	r2, #127	; 0x7f
 8004a84:	4013      	ands	r3, r2
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	227f      	movs	r2, #127	; 0x7f
 8004a92:	4013      	ands	r3, r2
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	0d9b      	lsrs	r3, r3, #22
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d11a      	bne.n	8004ae6 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f000 fb57 	bl	8005168 <RTC_Bcd2ToByte>
 8004aba:	0003      	movs	r3, r0
 8004abc:	001a      	movs	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	785b      	ldrb	r3, [r3, #1]
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f000 fb4e 	bl	8005168 <RTC_Bcd2ToByte>
 8004acc:	0003      	movs	r3, r0
 8004ace:	001a      	movs	r2, r3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	789b      	ldrb	r3, [r3, #2]
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f000 fb45 	bl	8005168 <RTC_Bcd2ToByte>
 8004ade:	0003      	movs	r3, r0
 8004ae0:	001a      	movs	r2, r3
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	0018      	movs	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	b006      	add	sp, #24
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	007f7f7f 	.word	0x007f7f7f

08004af4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004af4:	b5b0      	push	{r4, r5, r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2228      	movs	r2, #40	; 0x28
 8004b04:	5c9b      	ldrb	r3, [r3, r2]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <HAL_RTC_SetDate+0x1a>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e07e      	b.n	8004c0c <HAL_RTC_SetDate+0x118>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2228      	movs	r2, #40	; 0x28
 8004b12:	2101      	movs	r1, #1
 8004b14:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2229      	movs	r2, #41	; 0x29
 8004b1a:	2102      	movs	r1, #2
 8004b1c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10e      	bne.n	8004b42 <HAL_RTC_SetDate+0x4e>
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	785b      	ldrb	r3, [r3, #1]
 8004b28:	001a      	movs	r2, r3
 8004b2a:	2310      	movs	r3, #16
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d008      	beq.n	8004b42 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	785b      	ldrb	r3, [r3, #1]
 8004b34:	2210      	movs	r2, #16
 8004b36:	4393      	bics	r3, r2
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	330a      	adds	r3, #10
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d11c      	bne.n	8004b82 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	78db      	ldrb	r3, [r3, #3]
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f000 fae3 	bl	8005118 <RTC_ByteToBcd2>
 8004b52:	0003      	movs	r3, r0
 8004b54:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	785b      	ldrb	r3, [r3, #1]
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	f000 fadc 	bl	8005118 <RTC_ByteToBcd2>
 8004b60:	0003      	movs	r3, r0
 8004b62:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b64:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	789b      	ldrb	r3, [r3, #2]
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	f000 fad4 	bl	8005118 <RTC_ByteToBcd2>
 8004b70:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004b72:	0022      	movs	r2, r4
 8004b74:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	e00e      	b.n	8004ba0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	78db      	ldrb	r3, [r3, #3]
 8004b86:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	785b      	ldrb	r3, [r3, #1]
 8004b8c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b8e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004b94:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	22ca      	movs	r2, #202	; 0xca
 8004ba6:	625a      	str	r2, [r3, #36]	; 0x24
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2253      	movs	r2, #83	; 0x53
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004bb0:	2513      	movs	r5, #19
 8004bb2:	197c      	adds	r4, r7, r5
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	f000 fa28 	bl	800500c <RTC_EnterInitMode>
 8004bbc:	0003      	movs	r3, r0
 8004bbe:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004bc0:	0028      	movs	r0, r5
 8004bc2:	183b      	adds	r3, r7, r0
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10c      	bne.n	8004be4 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	4910      	ldr	r1, [pc, #64]	; (8004c14 <HAL_RTC_SetDate+0x120>)
 8004bd2:	400a      	ands	r2, r1
 8004bd4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004bd6:	183c      	adds	r4, r7, r0
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 fa58 	bl	8005090 <RTC_ExitInitMode>
 8004be0:	0003      	movs	r3, r0
 8004be2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	22ff      	movs	r2, #255	; 0xff
 8004bea:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004bec:	2313      	movs	r3, #19
 8004bee:	18fb      	adds	r3, r7, r3
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d103      	bne.n	8004bfe <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2229      	movs	r2, #41	; 0x29
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2228      	movs	r2, #40	; 0x28
 8004c02:	2100      	movs	r1, #0
 8004c04:	5499      	strb	r1, [r3, r2]

  return status;
 8004c06:	2313      	movs	r3, #19
 8004c08:	18fb      	adds	r3, r7, r3
 8004c0a:	781b      	ldrb	r3, [r3, #0]
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b006      	add	sp, #24
 8004c12:	bdb0      	pop	{r4, r5, r7, pc}
 8004c14:	00ffff3f 	.word	0x00ffff3f

08004c18 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	4a21      	ldr	r2, [pc, #132]	; (8004cb0 <HAL_RTC_GetDate+0x98>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	0c1b      	lsrs	r3, r3, #16
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	0a1b      	lsrs	r3, r3, #8
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	221f      	movs	r2, #31
 8004c42:	4013      	ands	r3, r2
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	223f      	movs	r2, #63	; 0x3f
 8004c50:	4013      	ands	r3, r2
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	0b5b      	lsrs	r3, r3, #13
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2207      	movs	r2, #7
 8004c60:	4013      	ands	r3, r2
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d11a      	bne.n	8004ca4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	78db      	ldrb	r3, [r3, #3]
 8004c72:	0018      	movs	r0, r3
 8004c74:	f000 fa78 	bl	8005168 <RTC_Bcd2ToByte>
 8004c78:	0003      	movs	r3, r0
 8004c7a:	001a      	movs	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	785b      	ldrb	r3, [r3, #1]
 8004c84:	0018      	movs	r0, r3
 8004c86:	f000 fa6f 	bl	8005168 <RTC_Bcd2ToByte>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	001a      	movs	r2, r3
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	789b      	ldrb	r3, [r3, #2]
 8004c96:	0018      	movs	r0, r3
 8004c98:	f000 fa66 	bl	8005168 <RTC_Bcd2ToByte>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	001a      	movs	r2, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	b006      	add	sp, #24
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	46c0      	nop			; (mov r8, r8)
 8004cb0:	00ffff3f 	.word	0x00ffff3f

08004cb4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004cb4:	b590      	push	{r4, r7, lr}
 8004cb6:	b089      	sub	sp, #36	; 0x24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2228      	movs	r2, #40	; 0x28
 8004cc4:	5c9b      	ldrb	r3, [r3, r2]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d101      	bne.n	8004cce <HAL_RTC_SetAlarm_IT+0x1a>
 8004cca:	2302      	movs	r3, #2
 8004ccc:	e127      	b.n	8004f1e <HAL_RTC_SetAlarm_IT+0x26a>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2228      	movs	r2, #40	; 0x28
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2229      	movs	r2, #41	; 0x29
 8004cda:	2102      	movs	r1, #2
 8004cdc:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d136      	bne.n	8004d52 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2240      	movs	r2, #64	; 0x40
 8004cec:	4013      	ands	r3, r2
 8004cee:	d102      	bne.n	8004cf6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f000 fa0c 	bl	8005118 <RTC_ByteToBcd2>
 8004d00:	0003      	movs	r3, r0
 8004d02:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	785b      	ldrb	r3, [r3, #1]
 8004d08:	0018      	movs	r0, r3
 8004d0a:	f000 fa05 	bl	8005118 <RTC_ByteToBcd2>
 8004d0e:	0003      	movs	r3, r0
 8004d10:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d12:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	789b      	ldrb	r3, [r3, #2]
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f000 f9fd 	bl	8005118 <RTC_ByteToBcd2>
 8004d1e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d20:	0022      	movs	r2, r4
 8004d22:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	78db      	ldrb	r3, [r3, #3]
 8004d28:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2220      	movs	r2, #32
 8004d32:	5c9b      	ldrb	r3, [r3, r2]
 8004d34:	0018      	movs	r0, r3
 8004d36:	f000 f9ef 	bl	8005118 <RTC_ByteToBcd2>
 8004d3a:	0003      	movs	r3, r0
 8004d3c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d3e:	0022      	movs	r2, r4
 8004d40:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d46:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	61fb      	str	r3, [r7, #28]
 8004d50:	e022      	b.n	8004d98 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	2240      	movs	r2, #64	; 0x40
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	d102      	bne.n	8004d64 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2200      	movs	r2, #0
 8004d62:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	785b      	ldrb	r3, [r3, #1]
 8004d6e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d70:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d76:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	78db      	ldrb	r3, [r3, #3]
 8004d7c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d7e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2120      	movs	r1, #32
 8004d84:	5c5b      	ldrb	r3, [r3, r1]
 8004d86:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d88:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d8e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d94:	4313      	orrs	r3, r2
 8004d96:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	22ca      	movs	r2, #202	; 0xca
 8004daa:	625a      	str	r2, [r3, #36]	; 0x24
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2253      	movs	r2, #83	; 0x53
 8004db2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004db8:	2380      	movs	r3, #128	; 0x80
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d14c      	bne.n	8004e5a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4957      	ldr	r1, [pc, #348]	; (8004f28 <HAL_RTC_SetAlarm_IT+0x274>)
 8004dcc:	400a      	ands	r2, r1
 8004dce:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2101      	movs	r1, #1
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8004de0:	f7fe faba 	bl	8003358 <HAL_GetTick>
 8004de4:	0003      	movs	r3, r0
 8004de6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004de8:	e016      	b.n	8004e18 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004dea:	f7fe fab5 	bl	8003358 <HAL_GetTick>
 8004dee:	0002      	movs	r2, r0
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	1ad2      	subs	r2, r2, r3
 8004df4:	23fa      	movs	r3, #250	; 0xfa
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d90d      	bls.n	8004e18 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	22ff      	movs	r2, #255	; 0xff
 8004e02:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2229      	movs	r2, #41	; 0x29
 8004e08:	2103      	movs	r1, #3
 8004e0a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2228      	movs	r2, #40	; 0x28
 8004e10:	2100      	movs	r1, #0
 8004e12:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e082      	b.n	8004f1e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	4013      	ands	r3, r2
 8004e22:	d0e2      	beq.n	8004dea <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	69fa      	ldr	r2, [r7, #28]
 8004e2a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2180      	movs	r1, #128	; 0x80
 8004e40:	0049      	lsls	r1, r1, #1
 8004e42:	430a      	orrs	r2, r1
 8004e44:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699a      	ldr	r2, [r3, #24]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2180      	movs	r1, #128	; 0x80
 8004e52:	0149      	lsls	r1, r1, #5
 8004e54:	430a      	orrs	r2, r1
 8004e56:	619a      	str	r2, [r3, #24]
 8004e58:	e04b      	b.n	8004ef2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4931      	ldr	r1, [pc, #196]	; (8004f2c <HAL_RTC_SetAlarm_IT+0x278>)
 8004e66:	400a      	ands	r2, r1
 8004e68:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2102      	movs	r1, #2
 8004e76:	430a      	orrs	r2, r1
 8004e78:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8004e7a:	f7fe fa6d 	bl	8003358 <HAL_GetTick>
 8004e7e:	0003      	movs	r3, r0
 8004e80:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004e82:	e016      	b.n	8004eb2 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e84:	f7fe fa68 	bl	8003358 <HAL_GetTick>
 8004e88:	0002      	movs	r2, r0
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	1ad2      	subs	r2, r2, r3
 8004e8e:	23fa      	movs	r3, #250	; 0xfa
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d90d      	bls.n	8004eb2 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	22ff      	movs	r2, #255	; 0xff
 8004e9c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2229      	movs	r2, #41	; 0x29
 8004ea2:	2103      	movs	r1, #3
 8004ea4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2228      	movs	r2, #40	; 0x28
 8004eaa:	2100      	movs	r1, #0
 8004eac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e035      	b.n	8004f1e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	4013      	ands	r3, r2
 8004ebc:	d0e2      	beq.n	8004e84 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	69fa      	ldr	r2, [r7, #28]
 8004ec4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699a      	ldr	r2, [r3, #24]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2180      	movs	r1, #128	; 0x80
 8004eda:	0089      	lsls	r1, r1, #2
 8004edc:	430a      	orrs	r2, r1
 8004ede:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699a      	ldr	r2, [r3, #24]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2180      	movs	r1, #128	; 0x80
 8004eec:	0189      	lsls	r1, r1, #6
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004ef2:	4a0f      	ldr	r2, [pc, #60]	; (8004f30 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004ef4:	2380      	movs	r3, #128	; 0x80
 8004ef6:	58d3      	ldr	r3, [r2, r3]
 8004ef8:	490d      	ldr	r1, [pc, #52]	; (8004f30 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004efa:	2280      	movs	r2, #128	; 0x80
 8004efc:	0312      	lsls	r2, r2, #12
 8004efe:	4313      	orrs	r3, r2
 8004f00:	2280      	movs	r2, #128	; 0x80
 8004f02:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	22ff      	movs	r2, #255	; 0xff
 8004f0a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2229      	movs	r2, #41	; 0x29
 8004f10:	2101      	movs	r1, #1
 8004f12:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2228      	movs	r2, #40	; 0x28
 8004f18:	2100      	movs	r1, #0
 8004f1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	0018      	movs	r0, r3
 8004f20:	46bd      	mov	sp, r7
 8004f22:	b009      	add	sp, #36	; 0x24
 8004f24:	bd90      	pop	{r4, r7, pc}
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	fffffeff 	.word	0xfffffeff
 8004f2c:	fffffdff 	.word	0xfffffdff
 8004f30:	40021800 	.word	0x40021800

08004f34 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	2380      	movs	r3, #128	; 0x80
 8004f44:	015b      	lsls	r3, r3, #5
 8004f46:	4013      	ands	r3, r2
 8004f48:	d011      	beq.n	8004f6e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f50:	2201      	movs	r2, #1
 8004f52:	4013      	ands	r3, r2
 8004f54:	d00b      	beq.n	8004f6e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2101      	movs	r1, #1
 8004f62:	430a      	orrs	r2, r1
 8004f64:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	0018      	movs	r0, r3
 8004f6a:	f000 f821 	bl	8004fb0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	699a      	ldr	r2, [r3, #24]
 8004f74:	2380      	movs	r3, #128	; 0x80
 8004f76:	019b      	lsls	r3, r3, #6
 8004f78:	4013      	ands	r3, r2
 8004f7a:	d011      	beq.n	8004fa0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f82:	2202      	movs	r2, #2
 8004f84:	4013      	ands	r3, r2
 8004f86:	d00b      	beq.n	8004fa0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2102      	movs	r1, #2
 8004f94:	430a      	orrs	r2, r1
 8004f96:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f000 f901 	bl	80051a2 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2229      	movs	r2, #41	; 0x29
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	5499      	strb	r1, [r3, r2]
}
 8004fa8:	46c0      	nop			; (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b002      	add	sp, #8
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8004fb8:	46c0      	nop			; (mov r8, r8)
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	b002      	add	sp, #8
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a0e      	ldr	r2, [pc, #56]	; (8005008 <HAL_RTC_WaitForSynchro+0x48>)
 8004fce:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004fd0:	f7fe f9c2 	bl	8003358 <HAL_GetTick>
 8004fd4:	0003      	movs	r3, r0
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004fd8:	e00a      	b.n	8004ff0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004fda:	f7fe f9bd 	bl	8003358 <HAL_GetTick>
 8004fde:	0002      	movs	r2, r0
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	1ad2      	subs	r2, r2, r3
 8004fe4:	23fa      	movs	r3, #250	; 0xfa
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d901      	bls.n	8004ff0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004fec:	2303      	movs	r3, #3
 8004fee:	e006      	b.n	8004ffe <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	d0ee      	beq.n	8004fda <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	0018      	movs	r0, r3
 8005000:	46bd      	mov	sp, r7
 8005002:	b004      	add	sp, #16
 8005004:	bd80      	pop	{r7, pc}
 8005006:	46c0      	nop			; (mov r8, r8)
 8005008:	0001005f 	.word	0x0001005f

0800500c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005014:	230f      	movs	r3, #15
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	2200      	movs	r2, #0
 800501a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	2240      	movs	r2, #64	; 0x40
 8005024:	4013      	ands	r3, r2
 8005026:	d12c      	bne.n	8005082 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2180      	movs	r1, #128	; 0x80
 8005034:	430a      	orrs	r2, r1
 8005036:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005038:	f7fe f98e 	bl	8003358 <HAL_GetTick>
 800503c:	0003      	movs	r3, r0
 800503e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005040:	e014      	b.n	800506c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005042:	f7fe f989 	bl	8003358 <HAL_GetTick>
 8005046:	0002      	movs	r2, r0
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	1ad2      	subs	r2, r2, r3
 800504c:	200f      	movs	r0, #15
 800504e:	183b      	adds	r3, r7, r0
 8005050:	1839      	adds	r1, r7, r0
 8005052:	7809      	ldrb	r1, [r1, #0]
 8005054:	7019      	strb	r1, [r3, #0]
 8005056:	23fa      	movs	r3, #250	; 0xfa
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	429a      	cmp	r2, r3
 800505c:	d906      	bls.n	800506c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800505e:	183b      	adds	r3, r7, r0
 8005060:	2203      	movs	r2, #3
 8005062:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2229      	movs	r2, #41	; 0x29
 8005068:	2103      	movs	r1, #3
 800506a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	2240      	movs	r2, #64	; 0x40
 8005074:	4013      	ands	r3, r2
 8005076:	d104      	bne.n	8005082 <RTC_EnterInitMode+0x76>
 8005078:	230f      	movs	r3, #15
 800507a:	18fb      	adds	r3, r7, r3
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b03      	cmp	r3, #3
 8005080:	d1df      	bne.n	8005042 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005082:	230f      	movs	r3, #15
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	781b      	ldrb	r3, [r3, #0]
}
 8005088:	0018      	movs	r0, r3
 800508a:	46bd      	mov	sp, r7
 800508c:	b004      	add	sp, #16
 800508e:	bd80      	pop	{r7, pc}

08005090 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005090:	b590      	push	{r4, r7, lr}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005098:	240f      	movs	r4, #15
 800509a:	193b      	adds	r3, r7, r4
 800509c:	2200      	movs	r2, #0
 800509e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80050a0:	4b1c      	ldr	r3, [pc, #112]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	4b1b      	ldr	r3, [pc, #108]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050a6:	2180      	movs	r1, #128	; 0x80
 80050a8:	438a      	bics	r2, r1
 80050aa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80050ac:	4b19      	ldr	r3, [pc, #100]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	2220      	movs	r2, #32
 80050b2:	4013      	ands	r3, r2
 80050b4:	d10d      	bne.n	80050d2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	0018      	movs	r0, r3
 80050ba:	f7ff ff81 	bl	8004fc0 <HAL_RTC_WaitForSynchro>
 80050be:	1e03      	subs	r3, r0, #0
 80050c0:	d021      	beq.n	8005106 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2229      	movs	r2, #41	; 0x29
 80050c6:	2103      	movs	r1, #3
 80050c8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80050ca:	193b      	adds	r3, r7, r4
 80050cc:	2203      	movs	r2, #3
 80050ce:	701a      	strb	r2, [r3, #0]
 80050d0:	e019      	b.n	8005106 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80050d2:	4b10      	ldr	r3, [pc, #64]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	4b0f      	ldr	r3, [pc, #60]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050d8:	2120      	movs	r1, #32
 80050da:	438a      	bics	r2, r1
 80050dc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	0018      	movs	r0, r3
 80050e2:	f7ff ff6d 	bl	8004fc0 <HAL_RTC_WaitForSynchro>
 80050e6:	1e03      	subs	r3, r0, #0
 80050e8:	d007      	beq.n	80050fa <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2229      	movs	r2, #41	; 0x29
 80050ee:	2103      	movs	r1, #3
 80050f0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80050f2:	230f      	movs	r3, #15
 80050f4:	18fb      	adds	r3, r7, r3
 80050f6:	2203      	movs	r2, #3
 80050f8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80050fa:	4b06      	ldr	r3, [pc, #24]	; (8005114 <RTC_ExitInitMode+0x84>)
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	4b05      	ldr	r3, [pc, #20]	; (8005114 <RTC_ExitInitMode+0x84>)
 8005100:	2120      	movs	r1, #32
 8005102:	430a      	orrs	r2, r1
 8005104:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005106:	230f      	movs	r3, #15
 8005108:	18fb      	adds	r3, r7, r3
 800510a:	781b      	ldrb	r3, [r3, #0]
}
 800510c:	0018      	movs	r0, r3
 800510e:	46bd      	mov	sp, r7
 8005110:	b005      	add	sp, #20
 8005112:	bd90      	pop	{r4, r7, pc}
 8005114:	40002800 	.word	0x40002800

08005118 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	0002      	movs	r2, r0
 8005120:	1dfb      	adds	r3, r7, #7
 8005122:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005128:	230b      	movs	r3, #11
 800512a:	18fb      	adds	r3, r7, r3
 800512c:	1dfa      	adds	r2, r7, #7
 800512e:	7812      	ldrb	r2, [r2, #0]
 8005130:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005132:	e008      	b.n	8005146 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	3301      	adds	r3, #1
 8005138:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800513a:	220b      	movs	r2, #11
 800513c:	18bb      	adds	r3, r7, r2
 800513e:	18ba      	adds	r2, r7, r2
 8005140:	7812      	ldrb	r2, [r2, #0]
 8005142:	3a0a      	subs	r2, #10
 8005144:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005146:	210b      	movs	r1, #11
 8005148:	187b      	adds	r3, r7, r1
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	2b09      	cmp	r3, #9
 800514e:	d8f1      	bhi.n	8005134 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	b2db      	uxtb	r3, r3
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	b2da      	uxtb	r2, r3
 8005158:	187b      	adds	r3, r7, r1
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	4313      	orrs	r3, r2
 800515e:	b2db      	uxtb	r3, r3
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b004      	add	sp, #16
 8005166:	bd80      	pop	{r7, pc}

08005168 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	0002      	movs	r2, r0
 8005170:	1dfb      	adds	r3, r7, #7
 8005172:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005174:	1dfb      	adds	r3, r7, #7
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	091b      	lsrs	r3, r3, #4
 800517a:	b2db      	uxtb	r3, r3
 800517c:	001a      	movs	r2, r3
 800517e:	0013      	movs	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	189b      	adds	r3, r3, r2
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	b2da      	uxtb	r2, r3
 800518c:	1dfb      	adds	r3, r7, #7
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	210f      	movs	r1, #15
 8005192:	400b      	ands	r3, r1
 8005194:	b2db      	uxtb	r3, r3
 8005196:	18d3      	adds	r3, r2, r3
 8005198:	b2db      	uxtb	r3, r3
}
 800519a:	0018      	movs	r0, r3
 800519c:	46bd      	mov	sp, r7
 800519e:	b004      	add	sp, #16
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b082      	sub	sp, #8
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b002      	add	sp, #8
 80051b0:	bd80      	pop	{r7, pc}
	...

080051b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e0a8      	b.n	8005318 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d109      	bne.n	80051e2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	2382      	movs	r3, #130	; 0x82
 80051d4:	005b      	lsls	r3, r3, #1
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d009      	beq.n	80051ee <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	61da      	str	r2, [r3, #28]
 80051e0:	e005      	b.n	80051ee <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	225d      	movs	r2, #93	; 0x5d
 80051f8:	5c9b      	ldrb	r3, [r3, r2]
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d107      	bne.n	8005210 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	225c      	movs	r2, #92	; 0x5c
 8005204:	2100      	movs	r1, #0
 8005206:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	0018      	movs	r0, r3
 800520c:	f7fd fd6e 	bl	8002cec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	225d      	movs	r2, #93	; 0x5d
 8005214:	2102      	movs	r1, #2
 8005216:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2140      	movs	r1, #64	; 0x40
 8005224:	438a      	bics	r2, r1
 8005226:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	23e0      	movs	r3, #224	; 0xe0
 800522e:	00db      	lsls	r3, r3, #3
 8005230:	429a      	cmp	r2, r3
 8005232:	d902      	bls.n	800523a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	e002      	b.n	8005240 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800523a:	2380      	movs	r3, #128	; 0x80
 800523c:	015b      	lsls	r3, r3, #5
 800523e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	23f0      	movs	r3, #240	; 0xf0
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	429a      	cmp	r2, r3
 800524a:	d008      	beq.n	800525e <HAL_SPI_Init+0xaa>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	23e0      	movs	r3, #224	; 0xe0
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	429a      	cmp	r2, r3
 8005256:	d002      	beq.n	800525e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	2382      	movs	r3, #130	; 0x82
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	401a      	ands	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6899      	ldr	r1, [r3, #8]
 800526c:	2384      	movs	r3, #132	; 0x84
 800526e:	021b      	lsls	r3, r3, #8
 8005270:	400b      	ands	r3, r1
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2102      	movs	r1, #2
 800527a:	400b      	ands	r3, r1
 800527c:	431a      	orrs	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	2101      	movs	r1, #1
 8005284:	400b      	ands	r3, r1
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6999      	ldr	r1, [r3, #24]
 800528c:	2380      	movs	r3, #128	; 0x80
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	400b      	ands	r3, r1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	69db      	ldr	r3, [r3, #28]
 8005298:	2138      	movs	r1, #56	; 0x38
 800529a:	400b      	ands	r3, r1
 800529c:	431a      	orrs	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	2180      	movs	r1, #128	; 0x80
 80052a4:	400b      	ands	r3, r1
 80052a6:	431a      	orrs	r2, r3
 80052a8:	0011      	movs	r1, r2
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052ae:	2380      	movs	r3, #128	; 0x80
 80052b0:	019b      	lsls	r3, r3, #6
 80052b2:	401a      	ands	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	430a      	orrs	r2, r1
 80052ba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	0c1b      	lsrs	r3, r3, #16
 80052c2:	2204      	movs	r2, #4
 80052c4:	401a      	ands	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2110      	movs	r1, #16
 80052cc:	400b      	ands	r3, r1
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d4:	2108      	movs	r1, #8
 80052d6:	400b      	ands	r3, r1
 80052d8:	431a      	orrs	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68d9      	ldr	r1, [r3, #12]
 80052de:	23f0      	movs	r3, #240	; 0xf0
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	400b      	ands	r3, r1
 80052e4:	431a      	orrs	r2, r3
 80052e6:	0011      	movs	r1, r2
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	2380      	movs	r3, #128	; 0x80
 80052ec:	015b      	lsls	r3, r3, #5
 80052ee:	401a      	ands	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69da      	ldr	r2, [r3, #28]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4907      	ldr	r1, [pc, #28]	; (8005320 <HAL_SPI_Init+0x16c>)
 8005304:	400a      	ands	r2, r1
 8005306:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	225d      	movs	r2, #93	; 0x5d
 8005312:	2101      	movs	r1, #1
 8005314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	0018      	movs	r0, r3
 800531a:	46bd      	mov	sp, r7
 800531c:	b004      	add	sp, #16
 800531e:	bd80      	pop	{r7, pc}
 8005320:	fffff7ff 	.word	0xfffff7ff

08005324 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e04a      	b.n	80053cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	223d      	movs	r2, #61	; 0x3d
 800533a:	5c9b      	ldrb	r3, [r3, r2]
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d107      	bne.n	8005352 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	223c      	movs	r2, #60	; 0x3c
 8005346:	2100      	movs	r1, #0
 8005348:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	0018      	movs	r0, r3
 800534e:	f7fd fd17 	bl	8002d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	223d      	movs	r2, #61	; 0x3d
 8005356:	2102      	movs	r1, #2
 8005358:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	3304      	adds	r3, #4
 8005362:	0019      	movs	r1, r3
 8005364:	0010      	movs	r0, r2
 8005366:	f000 f965 	bl	8005634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2248      	movs	r2, #72	; 0x48
 800536e:	2101      	movs	r1, #1
 8005370:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	223e      	movs	r2, #62	; 0x3e
 8005376:	2101      	movs	r1, #1
 8005378:	5499      	strb	r1, [r3, r2]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	223f      	movs	r2, #63	; 0x3f
 800537e:	2101      	movs	r1, #1
 8005380:	5499      	strb	r1, [r3, r2]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2240      	movs	r2, #64	; 0x40
 8005386:	2101      	movs	r1, #1
 8005388:	5499      	strb	r1, [r3, r2]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2241      	movs	r2, #65	; 0x41
 800538e:	2101      	movs	r1, #1
 8005390:	5499      	strb	r1, [r3, r2]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2242      	movs	r2, #66	; 0x42
 8005396:	2101      	movs	r1, #1
 8005398:	5499      	strb	r1, [r3, r2]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2243      	movs	r2, #67	; 0x43
 800539e:	2101      	movs	r1, #1
 80053a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2244      	movs	r2, #68	; 0x44
 80053a6:	2101      	movs	r1, #1
 80053a8:	5499      	strb	r1, [r3, r2]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2245      	movs	r2, #69	; 0x45
 80053ae:	2101      	movs	r1, #1
 80053b0:	5499      	strb	r1, [r3, r2]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2246      	movs	r2, #70	; 0x46
 80053b6:	2101      	movs	r1, #1
 80053b8:	5499      	strb	r1, [r3, r2]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2247      	movs	r2, #71	; 0x47
 80053be:	2101      	movs	r1, #1
 80053c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	223d      	movs	r2, #61	; 0x3d
 80053c6:	2101      	movs	r1, #1
 80053c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	0018      	movs	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	b002      	add	sp, #8
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2202      	movs	r2, #2
 80053f0:	4013      	ands	r3, r2
 80053f2:	d021      	beq.n	8005438 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2202      	movs	r2, #2
 80053f8:	4013      	ands	r3, r2
 80053fa:	d01d      	beq.n	8005438 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2203      	movs	r2, #3
 8005402:	4252      	negs	r2, r2
 8005404:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	2203      	movs	r2, #3
 8005414:	4013      	ands	r3, r2
 8005416:	d004      	beq.n	8005422 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	0018      	movs	r0, r3
 800541c:	f000 f8f2 	bl	8005604 <HAL_TIM_IC_CaptureCallback>
 8005420:	e007      	b.n	8005432 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	0018      	movs	r0, r3
 8005426:	f000 f8e5 	bl	80055f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	0018      	movs	r0, r3
 800542e:	f000 f8f1 	bl	8005614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2204      	movs	r2, #4
 800543c:	4013      	ands	r3, r2
 800543e:	d022      	beq.n	8005486 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2204      	movs	r2, #4
 8005444:	4013      	ands	r3, r2
 8005446:	d01e      	beq.n	8005486 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2205      	movs	r2, #5
 800544e:	4252      	negs	r2, r2
 8005450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2202      	movs	r2, #2
 8005456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699a      	ldr	r2, [r3, #24]
 800545e:	23c0      	movs	r3, #192	; 0xc0
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4013      	ands	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	0018      	movs	r0, r3
 800546a:	f000 f8cb 	bl	8005604 <HAL_TIM_IC_CaptureCallback>
 800546e:	e007      	b.n	8005480 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	0018      	movs	r0, r3
 8005474:	f000 f8be 	bl	80055f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	0018      	movs	r0, r3
 800547c:	f000 f8ca 	bl	8005614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2208      	movs	r2, #8
 800548a:	4013      	ands	r3, r2
 800548c:	d021      	beq.n	80054d2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2208      	movs	r2, #8
 8005492:	4013      	ands	r3, r2
 8005494:	d01d      	beq.n	80054d2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2209      	movs	r2, #9
 800549c:	4252      	negs	r2, r2
 800549e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2204      	movs	r2, #4
 80054a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	2203      	movs	r2, #3
 80054ae:	4013      	ands	r3, r2
 80054b0:	d004      	beq.n	80054bc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	0018      	movs	r0, r3
 80054b6:	f000 f8a5 	bl	8005604 <HAL_TIM_IC_CaptureCallback>
 80054ba:	e007      	b.n	80054cc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	0018      	movs	r0, r3
 80054c0:	f000 f898 	bl	80055f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	0018      	movs	r0, r3
 80054c8:	f000 f8a4 	bl	8005614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	2210      	movs	r2, #16
 80054d6:	4013      	ands	r3, r2
 80054d8:	d022      	beq.n	8005520 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2210      	movs	r2, #16
 80054de:	4013      	ands	r3, r2
 80054e0:	d01e      	beq.n	8005520 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2211      	movs	r2, #17
 80054e8:	4252      	negs	r2, r2
 80054ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2208      	movs	r2, #8
 80054f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69da      	ldr	r2, [r3, #28]
 80054f8:	23c0      	movs	r3, #192	; 0xc0
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4013      	ands	r3, r2
 80054fe:	d004      	beq.n	800550a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	0018      	movs	r0, r3
 8005504:	f000 f87e 	bl	8005604 <HAL_TIM_IC_CaptureCallback>
 8005508:	e007      	b.n	800551a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	0018      	movs	r0, r3
 800550e:	f000 f871 	bl	80055f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	0018      	movs	r0, r3
 8005516:	f000 f87d 	bl	8005614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	2201      	movs	r2, #1
 8005524:	4013      	ands	r3, r2
 8005526:	d00c      	beq.n	8005542 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	4013      	ands	r3, r2
 800552e:	d008      	beq.n	8005542 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2202      	movs	r2, #2
 8005536:	4252      	negs	r2, r2
 8005538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	0018      	movs	r0, r3
 800553e:	f000 f851 	bl	80055e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	2280      	movs	r2, #128	; 0x80
 8005546:	4013      	ands	r3, r2
 8005548:	d104      	bne.n	8005554 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	2380      	movs	r3, #128	; 0x80
 800554e:	019b      	lsls	r3, r3, #6
 8005550:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005552:	d00b      	beq.n	800556c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2280      	movs	r2, #128	; 0x80
 8005558:	4013      	ands	r3, r2
 800555a:	d007      	beq.n	800556c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1e      	ldr	r2, [pc, #120]	; (80055dc <HAL_TIM_IRQHandler+0x208>)
 8005562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	0018      	movs	r0, r3
 8005568:	f000 f97a 	bl	8005860 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	2380      	movs	r3, #128	; 0x80
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	4013      	ands	r3, r2
 8005574:	d00b      	beq.n	800558e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2280      	movs	r2, #128	; 0x80
 800557a:	4013      	ands	r3, r2
 800557c:	d007      	beq.n	800558e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a17      	ldr	r2, [pc, #92]	; (80055e0 <HAL_TIM_IRQHandler+0x20c>)
 8005584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	0018      	movs	r0, r3
 800558a:	f000 f971 	bl	8005870 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2240      	movs	r2, #64	; 0x40
 8005592:	4013      	ands	r3, r2
 8005594:	d00c      	beq.n	80055b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2240      	movs	r2, #64	; 0x40
 800559a:	4013      	ands	r3, r2
 800559c:	d008      	beq.n	80055b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2241      	movs	r2, #65	; 0x41
 80055a4:	4252      	negs	r2, r2
 80055a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	0018      	movs	r0, r3
 80055ac:	f000 f83a 	bl	8005624 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2220      	movs	r2, #32
 80055b4:	4013      	ands	r3, r2
 80055b6:	d00c      	beq.n	80055d2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2220      	movs	r2, #32
 80055bc:	4013      	ands	r3, r2
 80055be:	d008      	beq.n	80055d2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2221      	movs	r2, #33	; 0x21
 80055c6:	4252      	negs	r2, r2
 80055c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	0018      	movs	r0, r3
 80055ce:	f000 f93f 	bl	8005850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b004      	add	sp, #16
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	ffffdf7f 	.word	0xffffdf7f
 80055e0:	fffffeff 	.word	0xfffffeff

080055e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055ec:	46c0      	nop			; (mov r8, r8)
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b002      	add	sp, #8
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055fc:	46c0      	nop			; (mov r8, r8)
 80055fe:	46bd      	mov	sp, r7
 8005600:	b002      	add	sp, #8
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800560c:	46c0      	nop			; (mov r8, r8)
 800560e:	46bd      	mov	sp, r7
 8005610:	b002      	add	sp, #8
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800561c:	46c0      	nop			; (mov r8, r8)
 800561e:	46bd      	mov	sp, r7
 8005620:	b002      	add	sp, #8
 8005622:	bd80      	pop	{r7, pc}

08005624 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800562c:	46c0      	nop			; (mov r8, r8)
 800562e:	46bd      	mov	sp, r7
 8005630:	b002      	add	sp, #8
 8005632:	bd80      	pop	{r7, pc}

08005634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a3f      	ldr	r2, [pc, #252]	; (8005744 <TIM_Base_SetConfig+0x110>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d00c      	beq.n	8005666 <TIM_Base_SetConfig+0x32>
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	2380      	movs	r3, #128	; 0x80
 8005650:	05db      	lsls	r3, r3, #23
 8005652:	429a      	cmp	r2, r3
 8005654:	d007      	beq.n	8005666 <TIM_Base_SetConfig+0x32>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a3b      	ldr	r2, [pc, #236]	; (8005748 <TIM_Base_SetConfig+0x114>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d003      	beq.n	8005666 <TIM_Base_SetConfig+0x32>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a3a      	ldr	r2, [pc, #232]	; (800574c <TIM_Base_SetConfig+0x118>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d108      	bne.n	8005678 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2270      	movs	r2, #112	; 0x70
 800566a:	4393      	bics	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4313      	orrs	r3, r2
 8005676:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a32      	ldr	r2, [pc, #200]	; (8005744 <TIM_Base_SetConfig+0x110>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d01c      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	2380      	movs	r3, #128	; 0x80
 8005684:	05db      	lsls	r3, r3, #23
 8005686:	429a      	cmp	r2, r3
 8005688:	d017      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2e      	ldr	r2, [pc, #184]	; (8005748 <TIM_Base_SetConfig+0x114>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d013      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a2d      	ldr	r2, [pc, #180]	; (800574c <TIM_Base_SetConfig+0x118>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00f      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a2c      	ldr	r2, [pc, #176]	; (8005750 <TIM_Base_SetConfig+0x11c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00b      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a2b      	ldr	r2, [pc, #172]	; (8005754 <TIM_Base_SetConfig+0x120>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d007      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a2a      	ldr	r2, [pc, #168]	; (8005758 <TIM_Base_SetConfig+0x124>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d003      	beq.n	80056ba <TIM_Base_SetConfig+0x86>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a29      	ldr	r2, [pc, #164]	; (800575c <TIM_Base_SetConfig+0x128>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d108      	bne.n	80056cc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	4a28      	ldr	r2, [pc, #160]	; (8005760 <TIM_Base_SetConfig+0x12c>)
 80056be:	4013      	ands	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2280      	movs	r2, #128	; 0x80
 80056d0:	4393      	bics	r3, r2
 80056d2:	001a      	movs	r2, r3
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a13      	ldr	r2, [pc, #76]	; (8005744 <TIM_Base_SetConfig+0x110>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d00b      	beq.n	8005712 <TIM_Base_SetConfig+0xde>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a15      	ldr	r2, [pc, #84]	; (8005754 <TIM_Base_SetConfig+0x120>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d007      	beq.n	8005712 <TIM_Base_SetConfig+0xde>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a14      	ldr	r2, [pc, #80]	; (8005758 <TIM_Base_SetConfig+0x124>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d003      	beq.n	8005712 <TIM_Base_SetConfig+0xde>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a13      	ldr	r2, [pc, #76]	; (800575c <TIM_Base_SetConfig+0x128>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d103      	bne.n	800571a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	691a      	ldr	r2, [r3, #16]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	2201      	movs	r2, #1
 8005726:	4013      	ands	r3, r2
 8005728:	2b01      	cmp	r3, #1
 800572a:	d106      	bne.n	800573a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	2201      	movs	r2, #1
 8005732:	4393      	bics	r3, r2
 8005734:	001a      	movs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	611a      	str	r2, [r3, #16]
  }
}
 800573a:	46c0      	nop			; (mov r8, r8)
 800573c:	46bd      	mov	sp, r7
 800573e:	b004      	add	sp, #16
 8005740:	bd80      	pop	{r7, pc}
 8005742:	46c0      	nop			; (mov r8, r8)
 8005744:	40012c00 	.word	0x40012c00
 8005748:	40000400 	.word	0x40000400
 800574c:	40000800 	.word	0x40000800
 8005750:	40002000 	.word	0x40002000
 8005754:	40014000 	.word	0x40014000
 8005758:	40014400 	.word	0x40014400
 800575c:	40014800 	.word	0x40014800
 8005760:	fffffcff 	.word	0xfffffcff

08005764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	223c      	movs	r2, #60	; 0x3c
 8005772:	5c9b      	ldrb	r3, [r3, r2]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005778:	2302      	movs	r3, #2
 800577a:	e05a      	b.n	8005832 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	223c      	movs	r2, #60	; 0x3c
 8005780:	2101      	movs	r1, #1
 8005782:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	223d      	movs	r2, #61	; 0x3d
 8005788:	2102      	movs	r1, #2
 800578a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a26      	ldr	r2, [pc, #152]	; (800583c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d108      	bne.n	80057b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	4a25      	ldr	r2, [pc, #148]	; (8005840 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057aa:	4013      	ands	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2270      	movs	r2, #112	; 0x70
 80057bc:	4393      	bics	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a19      	ldr	r2, [pc, #100]	; (800583c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d014      	beq.n	8005806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	2380      	movs	r3, #128	; 0x80
 80057e2:	05db      	lsls	r3, r3, #23
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d00e      	beq.n	8005806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a15      	ldr	r2, [pc, #84]	; (8005844 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d009      	beq.n	8005806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a14      	ldr	r2, [pc, #80]	; (8005848 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d004      	beq.n	8005806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a12      	ldr	r2, [pc, #72]	; (800584c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d10c      	bne.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2280      	movs	r2, #128	; 0x80
 800580a:	4393      	bics	r3, r2
 800580c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	4313      	orrs	r3, r2
 8005816:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	223d      	movs	r2, #61	; 0x3d
 8005824:	2101      	movs	r1, #1
 8005826:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	223c      	movs	r2, #60	; 0x3c
 800582c:	2100      	movs	r1, #0
 800582e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	0018      	movs	r0, r3
 8005834:	46bd      	mov	sp, r7
 8005836:	b004      	add	sp, #16
 8005838:	bd80      	pop	{r7, pc}
 800583a:	46c0      	nop			; (mov r8, r8)
 800583c:	40012c00 	.word	0x40012c00
 8005840:	ff0fffff 	.word	0xff0fffff
 8005844:	40000400 	.word	0x40000400
 8005848:	40000800 	.word	0x40000800
 800584c:	40014000 	.word	0x40014000

08005850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005858:	46c0      	nop			; (mov r8, r8)
 800585a:	46bd      	mov	sp, r7
 800585c:	b002      	add	sp, #8
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005868:	46c0      	nop			; (mov r8, r8)
 800586a:	46bd      	mov	sp, r7
 800586c:	b002      	add	sp, #8
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005878:	46c0      	nop			; (mov r8, r8)
 800587a:	46bd      	mov	sp, r7
 800587c:	b002      	add	sp, #8
 800587e:	bd80      	pop	{r7, pc}

08005880 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e046      	b.n	8005920 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2288      	movs	r2, #136	; 0x88
 8005896:	589b      	ldr	r3, [r3, r2]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d107      	bne.n	80058ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2284      	movs	r2, #132	; 0x84
 80058a0:	2100      	movs	r1, #0
 80058a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	0018      	movs	r0, r3
 80058a8:	f7fd fa90 	bl	8002dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2288      	movs	r2, #136	; 0x88
 80058b0:	2124      	movs	r1, #36	; 0x24
 80058b2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2101      	movs	r1, #1
 80058c0:	438a      	bics	r2, r1
 80058c2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	0018      	movs	r0, r3
 80058d0:	f000 fc26 	bl	8006120 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	0018      	movs	r0, r3
 80058d8:	f000 f8cc 	bl	8005a74 <UART_SetConfig>
 80058dc:	0003      	movs	r3, r0
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d101      	bne.n	80058e6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e01c      	b.n	8005920 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	490d      	ldr	r1, [pc, #52]	; (8005928 <HAL_UART_Init+0xa8>)
 80058f2:	400a      	ands	r2, r1
 80058f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	212a      	movs	r1, #42	; 0x2a
 8005902:	438a      	bics	r2, r1
 8005904:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2101      	movs	r1, #1
 8005912:	430a      	orrs	r2, r1
 8005914:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	0018      	movs	r0, r3
 800591a:	f000 fcb5 	bl	8006288 <UART_CheckIdleState>
 800591e:	0003      	movs	r3, r0
}
 8005920:	0018      	movs	r0, r3
 8005922:	46bd      	mov	sp, r7
 8005924:	b002      	add	sp, #8
 8005926:	bd80      	pop	{r7, pc}
 8005928:	ffffb7ff 	.word	0xffffb7ff

0800592c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08a      	sub	sp, #40	; 0x28
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	603b      	str	r3, [r7, #0]
 8005938:	1dbb      	adds	r3, r7, #6
 800593a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2288      	movs	r2, #136	; 0x88
 8005940:	589b      	ldr	r3, [r3, r2]
 8005942:	2b20      	cmp	r3, #32
 8005944:	d000      	beq.n	8005948 <HAL_UART_Transmit+0x1c>
 8005946:	e090      	b.n	8005a6a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d003      	beq.n	8005956 <HAL_UART_Transmit+0x2a>
 800594e:	1dbb      	adds	r3, r7, #6
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e088      	b.n	8005a6c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	2380      	movs	r3, #128	; 0x80
 8005960:	015b      	lsls	r3, r3, #5
 8005962:	429a      	cmp	r2, r3
 8005964:	d109      	bne.n	800597a <HAL_UART_Transmit+0x4e>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d105      	bne.n	800597a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2201      	movs	r2, #1
 8005972:	4013      	ands	r3, r2
 8005974:	d001      	beq.n	800597a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e078      	b.n	8005a6c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2290      	movs	r2, #144	; 0x90
 800597e:	2100      	movs	r1, #0
 8005980:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2288      	movs	r2, #136	; 0x88
 8005986:	2121      	movs	r1, #33	; 0x21
 8005988:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800598a:	f7fd fce5 	bl	8003358 <HAL_GetTick>
 800598e:	0003      	movs	r3, r0
 8005990:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	1dba      	adds	r2, r7, #6
 8005996:	2154      	movs	r1, #84	; 0x54
 8005998:	8812      	ldrh	r2, [r2, #0]
 800599a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1dba      	adds	r2, r7, #6
 80059a0:	2156      	movs	r1, #86	; 0x56
 80059a2:	8812      	ldrh	r2, [r2, #0]
 80059a4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	689a      	ldr	r2, [r3, #8]
 80059aa:	2380      	movs	r3, #128	; 0x80
 80059ac:	015b      	lsls	r3, r3, #5
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d108      	bne.n	80059c4 <HAL_UART_Transmit+0x98>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d104      	bne.n	80059c4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	61bb      	str	r3, [r7, #24]
 80059c2:	e003      	b.n	80059cc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059cc:	e030      	b.n	8005a30 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	0013      	movs	r3, r2
 80059d8:	2200      	movs	r2, #0
 80059da:	2180      	movs	r1, #128	; 0x80
 80059dc:	f000 fcfe 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 80059e0:	1e03      	subs	r3, r0, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2288      	movs	r2, #136	; 0x88
 80059e8:	2120      	movs	r1, #32
 80059ea:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e03d      	b.n	8005a6c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10b      	bne.n	8005a0e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	881b      	ldrh	r3, [r3, #0]
 80059fa:	001a      	movs	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	05d2      	lsls	r2, r2, #23
 8005a02:	0dd2      	lsrs	r2, r2, #23
 8005a04:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	3302      	adds	r3, #2
 8005a0a:	61bb      	str	r3, [r7, #24]
 8005a0c:	e007      	b.n	8005a1e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	781a      	ldrb	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2256      	movs	r2, #86	; 0x56
 8005a22:	5a9b      	ldrh	r3, [r3, r2]
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	3b01      	subs	r3, #1
 8005a28:	b299      	uxth	r1, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2256      	movs	r2, #86	; 0x56
 8005a2e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2256      	movs	r2, #86	; 0x56
 8005a34:	5a9b      	ldrh	r3, [r3, r2]
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1c8      	bne.n	80059ce <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	0013      	movs	r3, r2
 8005a46:	2200      	movs	r2, #0
 8005a48:	2140      	movs	r1, #64	; 0x40
 8005a4a:	f000 fcc7 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 8005a4e:	1e03      	subs	r3, r0, #0
 8005a50:	d005      	beq.n	8005a5e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2288      	movs	r2, #136	; 0x88
 8005a56:	2120      	movs	r1, #32
 8005a58:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e006      	b.n	8005a6c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2288      	movs	r2, #136	; 0x88
 8005a62:	2120      	movs	r1, #32
 8005a64:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	e000      	b.n	8005a6c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005a6a:	2302      	movs	r3, #2
  }
}
 8005a6c:	0018      	movs	r0, r3
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	b008      	add	sp, #32
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a74:	b5b0      	push	{r4, r5, r7, lr}
 8005a76:	b090      	sub	sp, #64	; 0x40
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a7c:	231a      	movs	r3, #26
 8005a7e:	2220      	movs	r2, #32
 8005a80:	189b      	adds	r3, r3, r2
 8005a82:	19db      	adds	r3, r3, r7
 8005a84:	2200      	movs	r2, #0
 8005a86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	431a      	orrs	r2, r3
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	431a      	orrs	r2, r3
 8005a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9a:	69db      	ldr	r3, [r3, #28]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4ac1      	ldr	r2, [pc, #772]	; (8005dac <UART_SetConfig+0x338>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	0019      	movs	r1, r3
 8005aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ab2:	430b      	orrs	r3, r1
 8005ab4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	4abc      	ldr	r2, [pc, #752]	; (8005db0 <UART_SetConfig+0x33c>)
 8005abe:	4013      	ands	r3, r2
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac4:	68d9      	ldr	r1, [r3, #12]
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	0003      	movs	r3, r0
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4ab6      	ldr	r2, [pc, #728]	; (8005db4 <UART_SetConfig+0x340>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d009      	beq.n	8005af4 <UART_SetConfig+0x80>
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4ab4      	ldr	r2, [pc, #720]	; (8005db8 <UART_SetConfig+0x344>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d004      	beq.n	8005af4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005af0:	4313      	orrs	r3, r2
 8005af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	4ab0      	ldr	r2, [pc, #704]	; (8005dbc <UART_SetConfig+0x348>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	0019      	movs	r1, r3
 8005b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b06:	430b      	orrs	r3, r1
 8005b08:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b10:	220f      	movs	r2, #15
 8005b12:	4393      	bics	r3, r2
 8005b14:	0018      	movs	r0, r3
 8005b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b18:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	0003      	movs	r3, r0
 8005b20:	430b      	orrs	r3, r1
 8005b22:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4aa5      	ldr	r2, [pc, #660]	; (8005dc0 <UART_SetConfig+0x34c>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d131      	bne.n	8005b92 <UART_SetConfig+0x11e>
 8005b2e:	4ba5      	ldr	r3, [pc, #660]	; (8005dc4 <UART_SetConfig+0x350>)
 8005b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b32:	2203      	movs	r2, #3
 8005b34:	4013      	ands	r3, r2
 8005b36:	2b03      	cmp	r3, #3
 8005b38:	d01d      	beq.n	8005b76 <UART_SetConfig+0x102>
 8005b3a:	d823      	bhi.n	8005b84 <UART_SetConfig+0x110>
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d00c      	beq.n	8005b5a <UART_SetConfig+0xe6>
 8005b40:	d820      	bhi.n	8005b84 <UART_SetConfig+0x110>
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d002      	beq.n	8005b4c <UART_SetConfig+0xd8>
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d00e      	beq.n	8005b68 <UART_SetConfig+0xf4>
 8005b4a:	e01b      	b.n	8005b84 <UART_SetConfig+0x110>
 8005b4c:	231b      	movs	r3, #27
 8005b4e:	2220      	movs	r2, #32
 8005b50:	189b      	adds	r3, r3, r2
 8005b52:	19db      	adds	r3, r3, r7
 8005b54:	2200      	movs	r2, #0
 8005b56:	701a      	strb	r2, [r3, #0]
 8005b58:	e154      	b.n	8005e04 <UART_SetConfig+0x390>
 8005b5a:	231b      	movs	r3, #27
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	189b      	adds	r3, r3, r2
 8005b60:	19db      	adds	r3, r3, r7
 8005b62:	2202      	movs	r2, #2
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	e14d      	b.n	8005e04 <UART_SetConfig+0x390>
 8005b68:	231b      	movs	r3, #27
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	189b      	adds	r3, r3, r2
 8005b6e:	19db      	adds	r3, r3, r7
 8005b70:	2204      	movs	r2, #4
 8005b72:	701a      	strb	r2, [r3, #0]
 8005b74:	e146      	b.n	8005e04 <UART_SetConfig+0x390>
 8005b76:	231b      	movs	r3, #27
 8005b78:	2220      	movs	r2, #32
 8005b7a:	189b      	adds	r3, r3, r2
 8005b7c:	19db      	adds	r3, r3, r7
 8005b7e:	2208      	movs	r2, #8
 8005b80:	701a      	strb	r2, [r3, #0]
 8005b82:	e13f      	b.n	8005e04 <UART_SetConfig+0x390>
 8005b84:	231b      	movs	r3, #27
 8005b86:	2220      	movs	r2, #32
 8005b88:	189b      	adds	r3, r3, r2
 8005b8a:	19db      	adds	r3, r3, r7
 8005b8c:	2210      	movs	r2, #16
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	e138      	b.n	8005e04 <UART_SetConfig+0x390>
 8005b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a8c      	ldr	r2, [pc, #560]	; (8005dc8 <UART_SetConfig+0x354>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d131      	bne.n	8005c00 <UART_SetConfig+0x18c>
 8005b9c:	4b89      	ldr	r3, [pc, #548]	; (8005dc4 <UART_SetConfig+0x350>)
 8005b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba0:	220c      	movs	r2, #12
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	2b0c      	cmp	r3, #12
 8005ba6:	d01d      	beq.n	8005be4 <UART_SetConfig+0x170>
 8005ba8:	d823      	bhi.n	8005bf2 <UART_SetConfig+0x17e>
 8005baa:	2b08      	cmp	r3, #8
 8005bac:	d00c      	beq.n	8005bc8 <UART_SetConfig+0x154>
 8005bae:	d820      	bhi.n	8005bf2 <UART_SetConfig+0x17e>
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <UART_SetConfig+0x146>
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d00e      	beq.n	8005bd6 <UART_SetConfig+0x162>
 8005bb8:	e01b      	b.n	8005bf2 <UART_SetConfig+0x17e>
 8005bba:	231b      	movs	r3, #27
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	189b      	adds	r3, r3, r2
 8005bc0:	19db      	adds	r3, r3, r7
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	701a      	strb	r2, [r3, #0]
 8005bc6:	e11d      	b.n	8005e04 <UART_SetConfig+0x390>
 8005bc8:	231b      	movs	r3, #27
 8005bca:	2220      	movs	r2, #32
 8005bcc:	189b      	adds	r3, r3, r2
 8005bce:	19db      	adds	r3, r3, r7
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	701a      	strb	r2, [r3, #0]
 8005bd4:	e116      	b.n	8005e04 <UART_SetConfig+0x390>
 8005bd6:	231b      	movs	r3, #27
 8005bd8:	2220      	movs	r2, #32
 8005bda:	189b      	adds	r3, r3, r2
 8005bdc:	19db      	adds	r3, r3, r7
 8005bde:	2204      	movs	r2, #4
 8005be0:	701a      	strb	r2, [r3, #0]
 8005be2:	e10f      	b.n	8005e04 <UART_SetConfig+0x390>
 8005be4:	231b      	movs	r3, #27
 8005be6:	2220      	movs	r2, #32
 8005be8:	189b      	adds	r3, r3, r2
 8005bea:	19db      	adds	r3, r3, r7
 8005bec:	2208      	movs	r2, #8
 8005bee:	701a      	strb	r2, [r3, #0]
 8005bf0:	e108      	b.n	8005e04 <UART_SetConfig+0x390>
 8005bf2:	231b      	movs	r3, #27
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	19db      	adds	r3, r3, r7
 8005bfa:	2210      	movs	r2, #16
 8005bfc:	701a      	strb	r2, [r3, #0]
 8005bfe:	e101      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a71      	ldr	r2, [pc, #452]	; (8005dcc <UART_SetConfig+0x358>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d131      	bne.n	8005c6e <UART_SetConfig+0x1fa>
 8005c0a:	4b6e      	ldr	r3, [pc, #440]	; (8005dc4 <UART_SetConfig+0x350>)
 8005c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0e:	2230      	movs	r2, #48	; 0x30
 8005c10:	4013      	ands	r3, r2
 8005c12:	2b30      	cmp	r3, #48	; 0x30
 8005c14:	d01d      	beq.n	8005c52 <UART_SetConfig+0x1de>
 8005c16:	d823      	bhi.n	8005c60 <UART_SetConfig+0x1ec>
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d00c      	beq.n	8005c36 <UART_SetConfig+0x1c2>
 8005c1c:	d820      	bhi.n	8005c60 <UART_SetConfig+0x1ec>
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <UART_SetConfig+0x1b4>
 8005c22:	2b10      	cmp	r3, #16
 8005c24:	d00e      	beq.n	8005c44 <UART_SetConfig+0x1d0>
 8005c26:	e01b      	b.n	8005c60 <UART_SetConfig+0x1ec>
 8005c28:	231b      	movs	r3, #27
 8005c2a:	2220      	movs	r2, #32
 8005c2c:	189b      	adds	r3, r3, r2
 8005c2e:	19db      	adds	r3, r3, r7
 8005c30:	2200      	movs	r2, #0
 8005c32:	701a      	strb	r2, [r3, #0]
 8005c34:	e0e6      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c36:	231b      	movs	r3, #27
 8005c38:	2220      	movs	r2, #32
 8005c3a:	189b      	adds	r3, r3, r2
 8005c3c:	19db      	adds	r3, r3, r7
 8005c3e:	2202      	movs	r2, #2
 8005c40:	701a      	strb	r2, [r3, #0]
 8005c42:	e0df      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c44:	231b      	movs	r3, #27
 8005c46:	2220      	movs	r2, #32
 8005c48:	189b      	adds	r3, r3, r2
 8005c4a:	19db      	adds	r3, r3, r7
 8005c4c:	2204      	movs	r2, #4
 8005c4e:	701a      	strb	r2, [r3, #0]
 8005c50:	e0d8      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c52:	231b      	movs	r3, #27
 8005c54:	2220      	movs	r2, #32
 8005c56:	189b      	adds	r3, r3, r2
 8005c58:	19db      	adds	r3, r3, r7
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	701a      	strb	r2, [r3, #0]
 8005c5e:	e0d1      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c60:	231b      	movs	r3, #27
 8005c62:	2220      	movs	r2, #32
 8005c64:	189b      	adds	r3, r3, r2
 8005c66:	19db      	adds	r3, r3, r7
 8005c68:	2210      	movs	r2, #16
 8005c6a:	701a      	strb	r2, [r3, #0]
 8005c6c:	e0ca      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a57      	ldr	r2, [pc, #348]	; (8005dd0 <UART_SetConfig+0x35c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d106      	bne.n	8005c86 <UART_SetConfig+0x212>
 8005c78:	231b      	movs	r3, #27
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	189b      	adds	r3, r3, r2
 8005c7e:	19db      	adds	r3, r3, r7
 8005c80:	2200      	movs	r2, #0
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	e0be      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a52      	ldr	r2, [pc, #328]	; (8005dd4 <UART_SetConfig+0x360>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d106      	bne.n	8005c9e <UART_SetConfig+0x22a>
 8005c90:	231b      	movs	r3, #27
 8005c92:	2220      	movs	r2, #32
 8005c94:	189b      	adds	r3, r3, r2
 8005c96:	19db      	adds	r3, r3, r7
 8005c98:	2200      	movs	r2, #0
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	e0b2      	b.n	8005e04 <UART_SetConfig+0x390>
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a4d      	ldr	r2, [pc, #308]	; (8005dd8 <UART_SetConfig+0x364>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d106      	bne.n	8005cb6 <UART_SetConfig+0x242>
 8005ca8:	231b      	movs	r3, #27
 8005caa:	2220      	movs	r2, #32
 8005cac:	189b      	adds	r3, r3, r2
 8005cae:	19db      	adds	r3, r3, r7
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	701a      	strb	r2, [r3, #0]
 8005cb4:	e0a6      	b.n	8005e04 <UART_SetConfig+0x390>
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a3e      	ldr	r2, [pc, #248]	; (8005db4 <UART_SetConfig+0x340>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d13e      	bne.n	8005d3e <UART_SetConfig+0x2ca>
 8005cc0:	4b40      	ldr	r3, [pc, #256]	; (8005dc4 <UART_SetConfig+0x350>)
 8005cc2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cc4:	23c0      	movs	r3, #192	; 0xc0
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	4013      	ands	r3, r2
 8005cca:	22c0      	movs	r2, #192	; 0xc0
 8005ccc:	0112      	lsls	r2, r2, #4
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d027      	beq.n	8005d22 <UART_SetConfig+0x2ae>
 8005cd2:	22c0      	movs	r2, #192	; 0xc0
 8005cd4:	0112      	lsls	r2, r2, #4
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d82a      	bhi.n	8005d30 <UART_SetConfig+0x2bc>
 8005cda:	2280      	movs	r2, #128	; 0x80
 8005cdc:	0112      	lsls	r2, r2, #4
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d011      	beq.n	8005d06 <UART_SetConfig+0x292>
 8005ce2:	2280      	movs	r2, #128	; 0x80
 8005ce4:	0112      	lsls	r2, r2, #4
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d822      	bhi.n	8005d30 <UART_SetConfig+0x2bc>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d004      	beq.n	8005cf8 <UART_SetConfig+0x284>
 8005cee:	2280      	movs	r2, #128	; 0x80
 8005cf0:	00d2      	lsls	r2, r2, #3
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00e      	beq.n	8005d14 <UART_SetConfig+0x2a0>
 8005cf6:	e01b      	b.n	8005d30 <UART_SetConfig+0x2bc>
 8005cf8:	231b      	movs	r3, #27
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	189b      	adds	r3, r3, r2
 8005cfe:	19db      	adds	r3, r3, r7
 8005d00:	2200      	movs	r2, #0
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e07e      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d06:	231b      	movs	r3, #27
 8005d08:	2220      	movs	r2, #32
 8005d0a:	189b      	adds	r3, r3, r2
 8005d0c:	19db      	adds	r3, r3, r7
 8005d0e:	2202      	movs	r2, #2
 8005d10:	701a      	strb	r2, [r3, #0]
 8005d12:	e077      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d14:	231b      	movs	r3, #27
 8005d16:	2220      	movs	r2, #32
 8005d18:	189b      	adds	r3, r3, r2
 8005d1a:	19db      	adds	r3, r3, r7
 8005d1c:	2204      	movs	r2, #4
 8005d1e:	701a      	strb	r2, [r3, #0]
 8005d20:	e070      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d22:	231b      	movs	r3, #27
 8005d24:	2220      	movs	r2, #32
 8005d26:	189b      	adds	r3, r3, r2
 8005d28:	19db      	adds	r3, r3, r7
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	e069      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d30:	231b      	movs	r3, #27
 8005d32:	2220      	movs	r2, #32
 8005d34:	189b      	adds	r3, r3, r2
 8005d36:	19db      	adds	r3, r3, r7
 8005d38:	2210      	movs	r2, #16
 8005d3a:	701a      	strb	r2, [r3, #0]
 8005d3c:	e062      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a1d      	ldr	r2, [pc, #116]	; (8005db8 <UART_SetConfig+0x344>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d157      	bne.n	8005df8 <UART_SetConfig+0x384>
 8005d48:	4b1e      	ldr	r3, [pc, #120]	; (8005dc4 <UART_SetConfig+0x350>)
 8005d4a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d4c:	23c0      	movs	r3, #192	; 0xc0
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4013      	ands	r3, r2
 8005d52:	22c0      	movs	r2, #192	; 0xc0
 8005d54:	0092      	lsls	r2, r2, #2
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d040      	beq.n	8005ddc <UART_SetConfig+0x368>
 8005d5a:	22c0      	movs	r2, #192	; 0xc0
 8005d5c:	0092      	lsls	r2, r2, #2
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d843      	bhi.n	8005dea <UART_SetConfig+0x376>
 8005d62:	2280      	movs	r2, #128	; 0x80
 8005d64:	0092      	lsls	r2, r2, #2
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d011      	beq.n	8005d8e <UART_SetConfig+0x31a>
 8005d6a:	2280      	movs	r2, #128	; 0x80
 8005d6c:	0092      	lsls	r2, r2, #2
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d83b      	bhi.n	8005dea <UART_SetConfig+0x376>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d004      	beq.n	8005d80 <UART_SetConfig+0x30c>
 8005d76:	2280      	movs	r2, #128	; 0x80
 8005d78:	0052      	lsls	r2, r2, #1
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d00e      	beq.n	8005d9c <UART_SetConfig+0x328>
 8005d7e:	e034      	b.n	8005dea <UART_SetConfig+0x376>
 8005d80:	231b      	movs	r3, #27
 8005d82:	2220      	movs	r2, #32
 8005d84:	189b      	adds	r3, r3, r2
 8005d86:	19db      	adds	r3, r3, r7
 8005d88:	2200      	movs	r2, #0
 8005d8a:	701a      	strb	r2, [r3, #0]
 8005d8c:	e03a      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d8e:	231b      	movs	r3, #27
 8005d90:	2220      	movs	r2, #32
 8005d92:	189b      	adds	r3, r3, r2
 8005d94:	19db      	adds	r3, r3, r7
 8005d96:	2202      	movs	r2, #2
 8005d98:	701a      	strb	r2, [r3, #0]
 8005d9a:	e033      	b.n	8005e04 <UART_SetConfig+0x390>
 8005d9c:	231b      	movs	r3, #27
 8005d9e:	2220      	movs	r2, #32
 8005da0:	189b      	adds	r3, r3, r2
 8005da2:	19db      	adds	r3, r3, r7
 8005da4:	2204      	movs	r2, #4
 8005da6:	701a      	strb	r2, [r3, #0]
 8005da8:	e02c      	b.n	8005e04 <UART_SetConfig+0x390>
 8005daa:	46c0      	nop			; (mov r8, r8)
 8005dac:	cfff69f3 	.word	0xcfff69f3
 8005db0:	ffffcfff 	.word	0xffffcfff
 8005db4:	40008000 	.word	0x40008000
 8005db8:	40008400 	.word	0x40008400
 8005dbc:	11fff4ff 	.word	0x11fff4ff
 8005dc0:	40013800 	.word	0x40013800
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	40004400 	.word	0x40004400
 8005dcc:	40004800 	.word	0x40004800
 8005dd0:	40004c00 	.word	0x40004c00
 8005dd4:	40005000 	.word	0x40005000
 8005dd8:	40013c00 	.word	0x40013c00
 8005ddc:	231b      	movs	r3, #27
 8005dde:	2220      	movs	r2, #32
 8005de0:	189b      	adds	r3, r3, r2
 8005de2:	19db      	adds	r3, r3, r7
 8005de4:	2208      	movs	r2, #8
 8005de6:	701a      	strb	r2, [r3, #0]
 8005de8:	e00c      	b.n	8005e04 <UART_SetConfig+0x390>
 8005dea:	231b      	movs	r3, #27
 8005dec:	2220      	movs	r2, #32
 8005dee:	189b      	adds	r3, r3, r2
 8005df0:	19db      	adds	r3, r3, r7
 8005df2:	2210      	movs	r2, #16
 8005df4:	701a      	strb	r2, [r3, #0]
 8005df6:	e005      	b.n	8005e04 <UART_SetConfig+0x390>
 8005df8:	231b      	movs	r3, #27
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	189b      	adds	r3, r3, r2
 8005dfe:	19db      	adds	r3, r3, r7
 8005e00:	2210      	movs	r2, #16
 8005e02:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4ac1      	ldr	r2, [pc, #772]	; (8006110 <UART_SetConfig+0x69c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d005      	beq.n	8005e1a <UART_SetConfig+0x3a6>
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4ac0      	ldr	r2, [pc, #768]	; (8006114 <UART_SetConfig+0x6a0>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d000      	beq.n	8005e1a <UART_SetConfig+0x3a6>
 8005e18:	e093      	b.n	8005f42 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e1a:	231b      	movs	r3, #27
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	189b      	adds	r3, r3, r2
 8005e20:	19db      	adds	r3, r3, r7
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	2b08      	cmp	r3, #8
 8005e26:	d015      	beq.n	8005e54 <UART_SetConfig+0x3e0>
 8005e28:	dc18      	bgt.n	8005e5c <UART_SetConfig+0x3e8>
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d00d      	beq.n	8005e4a <UART_SetConfig+0x3d6>
 8005e2e:	dc15      	bgt.n	8005e5c <UART_SetConfig+0x3e8>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d002      	beq.n	8005e3a <UART_SetConfig+0x3c6>
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d005      	beq.n	8005e44 <UART_SetConfig+0x3d0>
 8005e38:	e010      	b.n	8005e5c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e3a:	f7fe fa63 	bl	8004304 <HAL_RCC_GetPCLK1Freq>
 8005e3e:	0003      	movs	r3, r0
 8005e40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e42:	e014      	b.n	8005e6e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e44:	4bb4      	ldr	r3, [pc, #720]	; (8006118 <UART_SetConfig+0x6a4>)
 8005e46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e48:	e011      	b.n	8005e6e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e4a:	f7fe f9cf 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 8005e4e:	0003      	movs	r3, r0
 8005e50:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e52:	e00c      	b.n	8005e6e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e54:	2380      	movs	r3, #128	; 0x80
 8005e56:	021b      	lsls	r3, r3, #8
 8005e58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e5a:	e008      	b.n	8005e6e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005e60:	231a      	movs	r3, #26
 8005e62:	2220      	movs	r2, #32
 8005e64:	189b      	adds	r3, r3, r2
 8005e66:	19db      	adds	r3, r3, r7
 8005e68:	2201      	movs	r2, #1
 8005e6a:	701a      	strb	r2, [r3, #0]
        break;
 8005e6c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d100      	bne.n	8005e76 <UART_SetConfig+0x402>
 8005e74:	e135      	b.n	80060e2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e7a:	4ba8      	ldr	r3, [pc, #672]	; (800611c <UART_SetConfig+0x6a8>)
 8005e7c:	0052      	lsls	r2, r2, #1
 8005e7e:	5ad3      	ldrh	r3, [r2, r3]
 8005e80:	0019      	movs	r1, r3
 8005e82:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005e84:	f7fa f95a 	bl	800013c <__udivsi3>
 8005e88:	0003      	movs	r3, r0
 8005e8a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	0013      	movs	r3, r2
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	189b      	adds	r3, r3, r2
 8005e96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d305      	bcc.n	8005ea8 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ea2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d906      	bls.n	8005eb6 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005ea8:	231a      	movs	r3, #26
 8005eaa:	2220      	movs	r2, #32
 8005eac:	189b      	adds	r3, r3, r2
 8005eae:	19db      	adds	r3, r3, r7
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	701a      	strb	r2, [r3, #0]
 8005eb4:	e044      	b.n	8005f40 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eb8:	61bb      	str	r3, [r7, #24]
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61fb      	str	r3, [r7, #28]
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ec2:	4b96      	ldr	r3, [pc, #600]	; (800611c <UART_SetConfig+0x6a8>)
 8005ec4:	0052      	lsls	r2, r2, #1
 8005ec6:	5ad3      	ldrh	r3, [r2, r3]
 8005ec8:	613b      	str	r3, [r7, #16]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	69b8      	ldr	r0, [r7, #24]
 8005ed4:	69f9      	ldr	r1, [r7, #28]
 8005ed6:	f7fa fae5 	bl	80004a4 <__aeabi_uldivmod>
 8005eda:	0002      	movs	r2, r0
 8005edc:	000b      	movs	r3, r1
 8005ede:	0e11      	lsrs	r1, r2, #24
 8005ee0:	021d      	lsls	r5, r3, #8
 8005ee2:	430d      	orrs	r5, r1
 8005ee4:	0214      	lsls	r4, r2, #8
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	085b      	lsrs	r3, r3, #1
 8005eec:	60bb      	str	r3, [r7, #8]
 8005eee:	2300      	movs	r3, #0
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	68b8      	ldr	r0, [r7, #8]
 8005ef4:	68f9      	ldr	r1, [r7, #12]
 8005ef6:	1900      	adds	r0, r0, r4
 8005ef8:	4169      	adcs	r1, r5
 8005efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	2300      	movs	r3, #0
 8005f02:	607b      	str	r3, [r7, #4]
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f7fa facc 	bl	80004a4 <__aeabi_uldivmod>
 8005f0c:	0002      	movs	r2, r0
 8005f0e:	000b      	movs	r3, r1
 8005f10:	0013      	movs	r3, r2
 8005f12:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f16:	23c0      	movs	r3, #192	; 0xc0
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d309      	bcc.n	8005f32 <UART_SetConfig+0x4be>
 8005f1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f20:	2380      	movs	r3, #128	; 0x80
 8005f22:	035b      	lsls	r3, r3, #13
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d204      	bcs.n	8005f32 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f2e:	60da      	str	r2, [r3, #12]
 8005f30:	e006      	b.n	8005f40 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005f32:	231a      	movs	r3, #26
 8005f34:	2220      	movs	r2, #32
 8005f36:	189b      	adds	r3, r3, r2
 8005f38:	19db      	adds	r3, r3, r7
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005f3e:	e0d0      	b.n	80060e2 <UART_SetConfig+0x66e>
 8005f40:	e0cf      	b.n	80060e2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	69da      	ldr	r2, [r3, #28]
 8005f46:	2380      	movs	r3, #128	; 0x80
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d000      	beq.n	8005f50 <UART_SetConfig+0x4dc>
 8005f4e:	e070      	b.n	8006032 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005f50:	231b      	movs	r3, #27
 8005f52:	2220      	movs	r2, #32
 8005f54:	189b      	adds	r3, r3, r2
 8005f56:	19db      	adds	r3, r3, r7
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d015      	beq.n	8005f8a <UART_SetConfig+0x516>
 8005f5e:	dc18      	bgt.n	8005f92 <UART_SetConfig+0x51e>
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d00d      	beq.n	8005f80 <UART_SetConfig+0x50c>
 8005f64:	dc15      	bgt.n	8005f92 <UART_SetConfig+0x51e>
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d002      	beq.n	8005f70 <UART_SetConfig+0x4fc>
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d005      	beq.n	8005f7a <UART_SetConfig+0x506>
 8005f6e:	e010      	b.n	8005f92 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f70:	f7fe f9c8 	bl	8004304 <HAL_RCC_GetPCLK1Freq>
 8005f74:	0003      	movs	r3, r0
 8005f76:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f78:	e014      	b.n	8005fa4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f7a:	4b67      	ldr	r3, [pc, #412]	; (8006118 <UART_SetConfig+0x6a4>)
 8005f7c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f7e:	e011      	b.n	8005fa4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f80:	f7fe f934 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 8005f84:	0003      	movs	r3, r0
 8005f86:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f88:	e00c      	b.n	8005fa4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f8a:	2380      	movs	r3, #128	; 0x80
 8005f8c:	021b      	lsls	r3, r3, #8
 8005f8e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f90:	e008      	b.n	8005fa4 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005f96:	231a      	movs	r3, #26
 8005f98:	2220      	movs	r2, #32
 8005f9a:	189b      	adds	r3, r3, r2
 8005f9c:	19db      	adds	r3, r3, r7
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	701a      	strb	r2, [r3, #0]
        break;
 8005fa2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d100      	bne.n	8005fac <UART_SetConfig+0x538>
 8005faa:	e09a      	b.n	80060e2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fb0:	4b5a      	ldr	r3, [pc, #360]	; (800611c <UART_SetConfig+0x6a8>)
 8005fb2:	0052      	lsls	r2, r2, #1
 8005fb4:	5ad3      	ldrh	r3, [r2, r3]
 8005fb6:	0019      	movs	r1, r3
 8005fb8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005fba:	f7fa f8bf 	bl	800013c <__udivsi3>
 8005fbe:	0003      	movs	r3, r0
 8005fc0:	005a      	lsls	r2, r3, #1
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	085b      	lsrs	r3, r3, #1
 8005fc8:	18d2      	adds	r2, r2, r3
 8005fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	0019      	movs	r1, r3
 8005fd0:	0010      	movs	r0, r2
 8005fd2:	f7fa f8b3 	bl	800013c <__udivsi3>
 8005fd6:	0003      	movs	r3, r0
 8005fd8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fdc:	2b0f      	cmp	r3, #15
 8005fde:	d921      	bls.n	8006024 <UART_SetConfig+0x5b0>
 8005fe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fe2:	2380      	movs	r3, #128	; 0x80
 8005fe4:	025b      	lsls	r3, r3, #9
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d21c      	bcs.n	8006024 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	200e      	movs	r0, #14
 8005ff0:	2420      	movs	r4, #32
 8005ff2:	1903      	adds	r3, r0, r4
 8005ff4:	19db      	adds	r3, r3, r7
 8005ff6:	210f      	movs	r1, #15
 8005ff8:	438a      	bics	r2, r1
 8005ffa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffe:	085b      	lsrs	r3, r3, #1
 8006000:	b29b      	uxth	r3, r3
 8006002:	2207      	movs	r2, #7
 8006004:	4013      	ands	r3, r2
 8006006:	b299      	uxth	r1, r3
 8006008:	1903      	adds	r3, r0, r4
 800600a:	19db      	adds	r3, r3, r7
 800600c:	1902      	adds	r2, r0, r4
 800600e:	19d2      	adds	r2, r2, r7
 8006010:	8812      	ldrh	r2, [r2, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	1902      	adds	r2, r0, r4
 800601c:	19d2      	adds	r2, r2, r7
 800601e:	8812      	ldrh	r2, [r2, #0]
 8006020:	60da      	str	r2, [r3, #12]
 8006022:	e05e      	b.n	80060e2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006024:	231a      	movs	r3, #26
 8006026:	2220      	movs	r2, #32
 8006028:	189b      	adds	r3, r3, r2
 800602a:	19db      	adds	r3, r3, r7
 800602c:	2201      	movs	r2, #1
 800602e:	701a      	strb	r2, [r3, #0]
 8006030:	e057      	b.n	80060e2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006032:	231b      	movs	r3, #27
 8006034:	2220      	movs	r2, #32
 8006036:	189b      	adds	r3, r3, r2
 8006038:	19db      	adds	r3, r3, r7
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	2b08      	cmp	r3, #8
 800603e:	d015      	beq.n	800606c <UART_SetConfig+0x5f8>
 8006040:	dc18      	bgt.n	8006074 <UART_SetConfig+0x600>
 8006042:	2b04      	cmp	r3, #4
 8006044:	d00d      	beq.n	8006062 <UART_SetConfig+0x5ee>
 8006046:	dc15      	bgt.n	8006074 <UART_SetConfig+0x600>
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <UART_SetConfig+0x5de>
 800604c:	2b02      	cmp	r3, #2
 800604e:	d005      	beq.n	800605c <UART_SetConfig+0x5e8>
 8006050:	e010      	b.n	8006074 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006052:	f7fe f957 	bl	8004304 <HAL_RCC_GetPCLK1Freq>
 8006056:	0003      	movs	r3, r0
 8006058:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800605a:	e014      	b.n	8006086 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800605c:	4b2e      	ldr	r3, [pc, #184]	; (8006118 <UART_SetConfig+0x6a4>)
 800605e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006060:	e011      	b.n	8006086 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006062:	f7fe f8c3 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 8006066:	0003      	movs	r3, r0
 8006068:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800606a:	e00c      	b.n	8006086 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800606c:	2380      	movs	r3, #128	; 0x80
 800606e:	021b      	lsls	r3, r3, #8
 8006070:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006072:	e008      	b.n	8006086 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006078:	231a      	movs	r3, #26
 800607a:	2220      	movs	r2, #32
 800607c:	189b      	adds	r3, r3, r2
 800607e:	19db      	adds	r3, r3, r7
 8006080:	2201      	movs	r2, #1
 8006082:	701a      	strb	r2, [r3, #0]
        break;
 8006084:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006088:	2b00      	cmp	r3, #0
 800608a:	d02a      	beq.n	80060e2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800608c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006090:	4b22      	ldr	r3, [pc, #136]	; (800611c <UART_SetConfig+0x6a8>)
 8006092:	0052      	lsls	r2, r2, #1
 8006094:	5ad3      	ldrh	r3, [r2, r3]
 8006096:	0019      	movs	r1, r3
 8006098:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800609a:	f7fa f84f 	bl	800013c <__udivsi3>
 800609e:	0003      	movs	r3, r0
 80060a0:	001a      	movs	r2, r3
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	18d2      	adds	r2, r2, r3
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	0019      	movs	r1, r3
 80060b0:	0010      	movs	r0, r2
 80060b2:	f7fa f843 	bl	800013c <__udivsi3>
 80060b6:	0003      	movs	r3, r0
 80060b8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060bc:	2b0f      	cmp	r3, #15
 80060be:	d90a      	bls.n	80060d6 <UART_SetConfig+0x662>
 80060c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060c2:	2380      	movs	r3, #128	; 0x80
 80060c4:	025b      	lsls	r3, r3, #9
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d205      	bcs.n	80060d6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	60da      	str	r2, [r3, #12]
 80060d4:	e005      	b.n	80060e2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80060d6:	231a      	movs	r3, #26
 80060d8:	2220      	movs	r2, #32
 80060da:	189b      	adds	r3, r3, r2
 80060dc:	19db      	adds	r3, r3, r7
 80060de:	2201      	movs	r2, #1
 80060e0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e4:	226a      	movs	r2, #106	; 0x6a
 80060e6:	2101      	movs	r1, #1
 80060e8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	2268      	movs	r2, #104	; 0x68
 80060ee:	2101      	movs	r1, #1
 80060f0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f4:	2200      	movs	r2, #0
 80060f6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80060f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fa:	2200      	movs	r2, #0
 80060fc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80060fe:	231a      	movs	r3, #26
 8006100:	2220      	movs	r2, #32
 8006102:	189b      	adds	r3, r3, r2
 8006104:	19db      	adds	r3, r3, r7
 8006106:	781b      	ldrb	r3, [r3, #0]
}
 8006108:	0018      	movs	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	b010      	add	sp, #64	; 0x40
 800610e:	bdb0      	pop	{r4, r5, r7, pc}
 8006110:	40008000 	.word	0x40008000
 8006114:	40008400 	.word	0x40008400
 8006118:	00f42400 	.word	0x00f42400
 800611c:	0800b6d8 	.word	0x0800b6d8

08006120 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612c:	2208      	movs	r2, #8
 800612e:	4013      	ands	r3, r2
 8006130:	d00b      	beq.n	800614a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	4a4a      	ldr	r2, [pc, #296]	; (8006264 <UART_AdvFeatureConfig+0x144>)
 800613a:	4013      	ands	r3, r2
 800613c:	0019      	movs	r1, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	2201      	movs	r2, #1
 8006150:	4013      	ands	r3, r2
 8006152:	d00b      	beq.n	800616c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	4a43      	ldr	r2, [pc, #268]	; (8006268 <UART_AdvFeatureConfig+0x148>)
 800615c:	4013      	ands	r3, r2
 800615e:	0019      	movs	r1, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006170:	2202      	movs	r2, #2
 8006172:	4013      	ands	r3, r2
 8006174:	d00b      	beq.n	800618e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4a3b      	ldr	r2, [pc, #236]	; (800626c <UART_AdvFeatureConfig+0x14c>)
 800617e:	4013      	ands	r3, r2
 8006180:	0019      	movs	r1, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006192:	2204      	movs	r2, #4
 8006194:	4013      	ands	r3, r2
 8006196:	d00b      	beq.n	80061b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	4a34      	ldr	r2, [pc, #208]	; (8006270 <UART_AdvFeatureConfig+0x150>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	0019      	movs	r1, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b4:	2210      	movs	r2, #16
 80061b6:	4013      	ands	r3, r2
 80061b8:	d00b      	beq.n	80061d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	4a2c      	ldr	r2, [pc, #176]	; (8006274 <UART_AdvFeatureConfig+0x154>)
 80061c2:	4013      	ands	r3, r2
 80061c4:	0019      	movs	r1, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d6:	2220      	movs	r2, #32
 80061d8:	4013      	ands	r3, r2
 80061da:	d00b      	beq.n	80061f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	4a25      	ldr	r2, [pc, #148]	; (8006278 <UART_AdvFeatureConfig+0x158>)
 80061e4:	4013      	ands	r3, r2
 80061e6:	0019      	movs	r1, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f8:	2240      	movs	r2, #64	; 0x40
 80061fa:	4013      	ands	r3, r2
 80061fc:	d01d      	beq.n	800623a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4a1d      	ldr	r2, [pc, #116]	; (800627c <UART_AdvFeatureConfig+0x15c>)
 8006206:	4013      	ands	r3, r2
 8006208:	0019      	movs	r1, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800621a:	2380      	movs	r3, #128	; 0x80
 800621c:	035b      	lsls	r3, r3, #13
 800621e:	429a      	cmp	r2, r3
 8006220:	d10b      	bne.n	800623a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	4a15      	ldr	r2, [pc, #84]	; (8006280 <UART_AdvFeatureConfig+0x160>)
 800622a:	4013      	ands	r3, r2
 800622c:	0019      	movs	r1, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800623e:	2280      	movs	r2, #128	; 0x80
 8006240:	4013      	ands	r3, r2
 8006242:	d00b      	beq.n	800625c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	4a0e      	ldr	r2, [pc, #56]	; (8006284 <UART_AdvFeatureConfig+0x164>)
 800624c:	4013      	ands	r3, r2
 800624e:	0019      	movs	r1, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	430a      	orrs	r2, r1
 800625a:	605a      	str	r2, [r3, #4]
  }
}
 800625c:	46c0      	nop			; (mov r8, r8)
 800625e:	46bd      	mov	sp, r7
 8006260:	b002      	add	sp, #8
 8006262:	bd80      	pop	{r7, pc}
 8006264:	ffff7fff 	.word	0xffff7fff
 8006268:	fffdffff 	.word	0xfffdffff
 800626c:	fffeffff 	.word	0xfffeffff
 8006270:	fffbffff 	.word	0xfffbffff
 8006274:	ffffefff 	.word	0xffffefff
 8006278:	ffffdfff 	.word	0xffffdfff
 800627c:	ffefffff 	.word	0xffefffff
 8006280:	ff9fffff 	.word	0xff9fffff
 8006284:	fff7ffff 	.word	0xfff7ffff

08006288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b092      	sub	sp, #72	; 0x48
 800628c:	af02      	add	r7, sp, #8
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2290      	movs	r2, #144	; 0x90
 8006294:	2100      	movs	r1, #0
 8006296:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006298:	f7fd f85e 	bl	8003358 <HAL_GetTick>
 800629c:	0003      	movs	r3, r0
 800629e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2208      	movs	r2, #8
 80062a8:	4013      	ands	r3, r2
 80062aa:	2b08      	cmp	r3, #8
 80062ac:	d12d      	bne.n	800630a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b0:	2280      	movs	r2, #128	; 0x80
 80062b2:	0391      	lsls	r1, r2, #14
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	4a47      	ldr	r2, [pc, #284]	; (80063d4 <UART_CheckIdleState+0x14c>)
 80062b8:	9200      	str	r2, [sp, #0]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f000 f88e 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 80062c0:	1e03      	subs	r3, r0, #0
 80062c2:	d022      	beq.n	800630a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062c4:	f3ef 8310 	mrs	r3, PRIMASK
 80062c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80062cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80062ce:	2301      	movs	r3, #1
 80062d0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d4:	f383 8810 	msr	PRIMASK, r3
}
 80062d8:	46c0      	nop			; (mov r8, r8)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2180      	movs	r1, #128	; 0x80
 80062e6:	438a      	bics	r2, r1
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f0:	f383 8810 	msr	PRIMASK, r3
}
 80062f4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2288      	movs	r2, #136	; 0x88
 80062fa:	2120      	movs	r1, #32
 80062fc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2284      	movs	r2, #132	; 0x84
 8006302:	2100      	movs	r1, #0
 8006304:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e060      	b.n	80063cc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2204      	movs	r2, #4
 8006312:	4013      	ands	r3, r2
 8006314:	2b04      	cmp	r3, #4
 8006316:	d146      	bne.n	80063a6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800631a:	2280      	movs	r2, #128	; 0x80
 800631c:	03d1      	lsls	r1, r2, #15
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	4a2c      	ldr	r2, [pc, #176]	; (80063d4 <UART_CheckIdleState+0x14c>)
 8006322:	9200      	str	r2, [sp, #0]
 8006324:	2200      	movs	r2, #0
 8006326:	f000 f859 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 800632a:	1e03      	subs	r3, r0, #0
 800632c:	d03b      	beq.n	80063a6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800632e:	f3ef 8310 	mrs	r3, PRIMASK
 8006332:	60fb      	str	r3, [r7, #12]
  return(result);
 8006334:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006336:	637b      	str	r3, [r7, #52]	; 0x34
 8006338:	2301      	movs	r3, #1
 800633a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f383 8810 	msr	PRIMASK, r3
}
 8006342:	46c0      	nop			; (mov r8, r8)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4922      	ldr	r1, [pc, #136]	; (80063d8 <UART_CheckIdleState+0x150>)
 8006350:	400a      	ands	r2, r1
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f383 8810 	msr	PRIMASK, r3
}
 800635e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006360:	f3ef 8310 	mrs	r3, PRIMASK
 8006364:	61bb      	str	r3, [r7, #24]
  return(result);
 8006366:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006368:	633b      	str	r3, [r7, #48]	; 0x30
 800636a:	2301      	movs	r3, #1
 800636c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	f383 8810 	msr	PRIMASK, r3
}
 8006374:	46c0      	nop			; (mov r8, r8)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689a      	ldr	r2, [r3, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2101      	movs	r1, #1
 8006382:	438a      	bics	r2, r1
 8006384:	609a      	str	r2, [r3, #8]
 8006386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006388:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	f383 8810 	msr	PRIMASK, r3
}
 8006390:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	228c      	movs	r2, #140	; 0x8c
 8006396:	2120      	movs	r1, #32
 8006398:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2284      	movs	r2, #132	; 0x84
 800639e:	2100      	movs	r1, #0
 80063a0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e012      	b.n	80063cc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2288      	movs	r2, #136	; 0x88
 80063aa:	2120      	movs	r1, #32
 80063ac:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	228c      	movs	r2, #140	; 0x8c
 80063b2:	2120      	movs	r1, #32
 80063b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2284      	movs	r2, #132	; 0x84
 80063c6:	2100      	movs	r1, #0
 80063c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	0018      	movs	r0, r3
 80063ce:	46bd      	mov	sp, r7
 80063d0:	b010      	add	sp, #64	; 0x40
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	01ffffff 	.word	0x01ffffff
 80063d8:	fffffedf 	.word	0xfffffedf

080063dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	603b      	str	r3, [r7, #0]
 80063e8:	1dfb      	adds	r3, r7, #7
 80063ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ec:	e051      	b.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	3301      	adds	r3, #1
 80063f2:	d04e      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063f4:	f7fc ffb0 	bl	8003358 <HAL_GetTick>
 80063f8:	0002      	movs	r2, r0
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	429a      	cmp	r2, r3
 8006402:	d302      	bcc.n	800640a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e051      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2204      	movs	r2, #4
 8006416:	4013      	ands	r3, r2
 8006418:	d03b      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b80      	cmp	r3, #128	; 0x80
 800641e:	d038      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2b40      	cmp	r3, #64	; 0x40
 8006424:	d035      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	2208      	movs	r2, #8
 800642e:	4013      	ands	r3, r2
 8006430:	2b08      	cmp	r3, #8
 8006432:	d111      	bne.n	8006458 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2208      	movs	r2, #8
 800643a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	0018      	movs	r0, r3
 8006440:	f000 f83c 	bl	80064bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2290      	movs	r2, #144	; 0x90
 8006448:	2108      	movs	r1, #8
 800644a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2284      	movs	r2, #132	; 0x84
 8006450:	2100      	movs	r1, #0
 8006452:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e02c      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	69da      	ldr	r2, [r3, #28]
 800645e:	2380      	movs	r3, #128	; 0x80
 8006460:	011b      	lsls	r3, r3, #4
 8006462:	401a      	ands	r2, r3
 8006464:	2380      	movs	r3, #128	; 0x80
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	429a      	cmp	r2, r3
 800646a:	d112      	bne.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2280      	movs	r2, #128	; 0x80
 8006472:	0112      	lsls	r2, r2, #4
 8006474:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	0018      	movs	r0, r3
 800647a:	f000 f81f 	bl	80064bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2290      	movs	r2, #144	; 0x90
 8006482:	2120      	movs	r1, #32
 8006484:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2284      	movs	r2, #132	; 0x84
 800648a:	2100      	movs	r1, #0
 800648c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e00f      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	425a      	negs	r2, r3
 80064a2:	4153      	adcs	r3, r2
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	001a      	movs	r2, r3
 80064a8:	1dfb      	adds	r3, r7, #7
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d09e      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	0018      	movs	r0, r3
 80064b4:	46bd      	mov	sp, r7
 80064b6:	b004      	add	sp, #16
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08e      	sub	sp, #56	; 0x38
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c4:	f3ef 8310 	mrs	r3, PRIMASK
 80064c8:	617b      	str	r3, [r7, #20]
  return(result);
 80064ca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064cc:	637b      	str	r3, [r7, #52]	; 0x34
 80064ce:	2301      	movs	r3, #1
 80064d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	f383 8810 	msr	PRIMASK, r3
}
 80064d8:	46c0      	nop			; (mov r8, r8)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4926      	ldr	r1, [pc, #152]	; (8006580 <UART_EndRxTransfer+0xc4>)
 80064e6:	400a      	ands	r2, r1
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	f383 8810 	msr	PRIMASK, r3
}
 80064f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064f6:	f3ef 8310 	mrs	r3, PRIMASK
 80064fa:	623b      	str	r3, [r7, #32]
  return(result);
 80064fc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064fe:	633b      	str	r3, [r7, #48]	; 0x30
 8006500:	2301      	movs	r3, #1
 8006502:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006506:	f383 8810 	msr	PRIMASK, r3
}
 800650a:	46c0      	nop			; (mov r8, r8)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689a      	ldr	r2, [r3, #8]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	491b      	ldr	r1, [pc, #108]	; (8006584 <UART_EndRxTransfer+0xc8>)
 8006518:	400a      	ands	r2, r1
 800651a:	609a      	str	r2, [r3, #8]
 800651c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006522:	f383 8810 	msr	PRIMASK, r3
}
 8006526:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800652c:	2b01      	cmp	r3, #1
 800652e:	d118      	bne.n	8006562 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006530:	f3ef 8310 	mrs	r3, PRIMASK
 8006534:	60bb      	str	r3, [r7, #8]
  return(result);
 8006536:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006538:	62fb      	str	r3, [r7, #44]	; 0x2c
 800653a:	2301      	movs	r3, #1
 800653c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f383 8810 	msr	PRIMASK, r3
}
 8006544:	46c0      	nop			; (mov r8, r8)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2110      	movs	r1, #16
 8006552:	438a      	bics	r2, r1
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f383 8810 	msr	PRIMASK, r3
}
 8006560:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	228c      	movs	r2, #140	; 0x8c
 8006566:	2120      	movs	r1, #32
 8006568:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	46bd      	mov	sp, r7
 800657a:	b00e      	add	sp, #56	; 0x38
 800657c:	bd80      	pop	{r7, pc}
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	fffffedf 	.word	0xfffffedf
 8006584:	effffffe 	.word	0xeffffffe

08006588 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2284      	movs	r2, #132	; 0x84
 8006594:	5c9b      	ldrb	r3, [r3, r2]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d101      	bne.n	800659e <HAL_UARTEx_DisableFifoMode+0x16>
 800659a:	2302      	movs	r3, #2
 800659c:	e027      	b.n	80065ee <HAL_UARTEx_DisableFifoMode+0x66>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2284      	movs	r2, #132	; 0x84
 80065a2:	2101      	movs	r1, #1
 80065a4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2288      	movs	r2, #136	; 0x88
 80065aa:	2124      	movs	r1, #36	; 0x24
 80065ac:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2101      	movs	r1, #1
 80065c2:	438a      	bics	r2, r1
 80065c4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	4a0b      	ldr	r2, [pc, #44]	; (80065f8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2288      	movs	r2, #136	; 0x88
 80065e0:	2120      	movs	r1, #32
 80065e2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2284      	movs	r2, #132	; 0x84
 80065e8:	2100      	movs	r1, #0
 80065ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	0018      	movs	r0, r3
 80065f0:	46bd      	mov	sp, r7
 80065f2:	b004      	add	sp, #16
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	dfffffff 	.word	0xdfffffff

080065fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2284      	movs	r2, #132	; 0x84
 800660a:	5c9b      	ldrb	r3, [r3, r2]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006610:	2302      	movs	r3, #2
 8006612:	e02e      	b.n	8006672 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2284      	movs	r2, #132	; 0x84
 8006618:	2101      	movs	r1, #1
 800661a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2288      	movs	r2, #136	; 0x88
 8006620:	2124      	movs	r1, #36	; 0x24
 8006622:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2101      	movs	r1, #1
 8006638:	438a      	bics	r2, r1
 800663a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	08d9      	lsrs	r1, r3, #3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	0018      	movs	r0, r3
 8006654:	f000 f854 	bl	8006700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2288      	movs	r2, #136	; 0x88
 8006664:	2120      	movs	r1, #32
 8006666:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2284      	movs	r2, #132	; 0x84
 800666c:	2100      	movs	r1, #0
 800666e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	0018      	movs	r0, r3
 8006674:	46bd      	mov	sp, r7
 8006676:	b004      	add	sp, #16
 8006678:	bd80      	pop	{r7, pc}
	...

0800667c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2284      	movs	r2, #132	; 0x84
 800668a:	5c9b      	ldrb	r3, [r3, r2]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d101      	bne.n	8006694 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006690:	2302      	movs	r3, #2
 8006692:	e02f      	b.n	80066f4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2284      	movs	r2, #132	; 0x84
 8006698:	2101      	movs	r1, #1
 800669a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2288      	movs	r2, #136	; 0x88
 80066a0:	2124      	movs	r1, #36	; 0x24
 80066a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2101      	movs	r1, #1
 80066b8:	438a      	bics	r2, r1
 80066ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	4a0e      	ldr	r2, [pc, #56]	; (80066fc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	0019      	movs	r1, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	0018      	movs	r0, r3
 80066d6:	f000 f813 	bl	8006700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2288      	movs	r2, #136	; 0x88
 80066e6:	2120      	movs	r1, #32
 80066e8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2284      	movs	r2, #132	; 0x84
 80066ee:	2100      	movs	r1, #0
 80066f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	0018      	movs	r0, r3
 80066f6:	46bd      	mov	sp, r7
 80066f8:	b004      	add	sp, #16
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	f1ffffff 	.word	0xf1ffffff

08006700 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800670c:	2b00      	cmp	r3, #0
 800670e:	d108      	bne.n	8006722 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	226a      	movs	r2, #106	; 0x6a
 8006714:	2101      	movs	r1, #1
 8006716:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2268      	movs	r2, #104	; 0x68
 800671c:	2101      	movs	r1, #1
 800671e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006720:	e043      	b.n	80067aa <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006722:	260f      	movs	r6, #15
 8006724:	19bb      	adds	r3, r7, r6
 8006726:	2208      	movs	r2, #8
 8006728:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800672a:	200e      	movs	r0, #14
 800672c:	183b      	adds	r3, r7, r0
 800672e:	2208      	movs	r2, #8
 8006730:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	0e5b      	lsrs	r3, r3, #25
 800673a:	b2da      	uxtb	r2, r3
 800673c:	240d      	movs	r4, #13
 800673e:	193b      	adds	r3, r7, r4
 8006740:	2107      	movs	r1, #7
 8006742:	400a      	ands	r2, r1
 8006744:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	0f5b      	lsrs	r3, r3, #29
 800674e:	b2da      	uxtb	r2, r3
 8006750:	250c      	movs	r5, #12
 8006752:	197b      	adds	r3, r7, r5
 8006754:	2107      	movs	r1, #7
 8006756:	400a      	ands	r2, r1
 8006758:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800675a:	183b      	adds	r3, r7, r0
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	197a      	adds	r2, r7, r5
 8006760:	7812      	ldrb	r2, [r2, #0]
 8006762:	4914      	ldr	r1, [pc, #80]	; (80067b4 <UARTEx_SetNbDataToProcess+0xb4>)
 8006764:	5c8a      	ldrb	r2, [r1, r2]
 8006766:	435a      	muls	r2, r3
 8006768:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800676a:	197b      	adds	r3, r7, r5
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	4a12      	ldr	r2, [pc, #72]	; (80067b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8006770:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006772:	0019      	movs	r1, r3
 8006774:	f7f9 fd6c 	bl	8000250 <__divsi3>
 8006778:	0003      	movs	r3, r0
 800677a:	b299      	uxth	r1, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	226a      	movs	r2, #106	; 0x6a
 8006780:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006782:	19bb      	adds	r3, r7, r6
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	193a      	adds	r2, r7, r4
 8006788:	7812      	ldrb	r2, [r2, #0]
 800678a:	490a      	ldr	r1, [pc, #40]	; (80067b4 <UARTEx_SetNbDataToProcess+0xb4>)
 800678c:	5c8a      	ldrb	r2, [r1, r2]
 800678e:	435a      	muls	r2, r3
 8006790:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006792:	193b      	adds	r3, r7, r4
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	4a08      	ldr	r2, [pc, #32]	; (80067b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8006798:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800679a:	0019      	movs	r1, r3
 800679c:	f7f9 fd58 	bl	8000250 <__divsi3>
 80067a0:	0003      	movs	r3, r0
 80067a2:	b299      	uxth	r1, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2268      	movs	r2, #104	; 0x68
 80067a8:	5299      	strh	r1, [r3, r2]
}
 80067aa:	46c0      	nop			; (mov r8, r8)
 80067ac:	46bd      	mov	sp, r7
 80067ae:	b005      	add	sp, #20
 80067b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067b2:	46c0      	nop			; (mov r8, r8)
 80067b4:	0800b6f0 	.word	0x0800b6f0
 80067b8:	0800b6f8 	.word	0x0800b6f8

080067bc <my_rtc_get_dt_s>:
{
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
}
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 80067bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067be:	b08d      	sub	sp, #52	; 0x34
 80067c0:	af04      	add	r7, sp, #16
 80067c2:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 80067c4:	2508      	movs	r5, #8
 80067c6:	1979      	adds	r1, r7, r5
 80067c8:	4b1b      	ldr	r3, [pc, #108]	; (8006838 <my_rtc_get_dt_s+0x7c>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	0018      	movs	r0, r3
 80067ce:	f7fe f935 	bl	8004a3c <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 80067d2:	241c      	movs	r4, #28
 80067d4:	1939      	adds	r1, r7, r4
 80067d6:	4b18      	ldr	r3, [pc, #96]	; (8006838 <my_rtc_get_dt_s+0x7c>)
 80067d8:	2200      	movs	r2, #0
 80067da:	0018      	movs	r0, r3
 80067dc:	f7fe fa1c 	bl	8004c18 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 80067e0:	0021      	movs	r1, r4
 80067e2:	187b      	adds	r3, r7, r1
 80067e4:	78db      	ldrb	r3, [r3, #3]
 80067e6:	22fa      	movs	r2, #250	; 0xfa
 80067e8:	00d2      	lsls	r2, r2, #3
 80067ea:	189a      	adds	r2, r3, r2
 80067ec:	187b      	adds	r3, r7, r1
 80067ee:	785b      	ldrb	r3, [r3, #1]
 80067f0:	469c      	mov	ip, r3
 80067f2:	187b      	adds	r3, r7, r1
 80067f4:	789b      	ldrb	r3, [r3, #2]
 80067f6:	001c      	movs	r4, r3
 80067f8:	0028      	movs	r0, r5
 80067fa:	183b      	adds	r3, r7, r0
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	001d      	movs	r5, r3
 8006800:	183b      	adds	r3, r7, r0
 8006802:	785b      	ldrb	r3, [r3, #1]
 8006804:	001e      	movs	r6, r3
 8006806:	183b      	adds	r3, r7, r0
 8006808:	789b      	ldrb	r3, [r3, #2]
 800680a:	490c      	ldr	r1, [pc, #48]	; (800683c <my_rtc_get_dt_s+0x80>)
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	9303      	str	r3, [sp, #12]
 8006810:	9602      	str	r6, [sp, #8]
 8006812:	9501      	str	r5, [sp, #4]
 8006814:	9400      	str	r4, [sp, #0]
 8006816:	4663      	mov	r3, ip
 8006818:	f000 fafa 	bl	8006e10 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 800681c:	211c      	movs	r1, #28
 800681e:	187b      	adds	r3, r7, r1
 8006820:	78db      	ldrb	r3, [r3, #3]
 8006822:	b29b      	uxth	r3, r3
 8006824:	22fa      	movs	r2, #250	; 0xfa
 8006826:	00d2      	lsls	r2, r2, #3
 8006828:	4694      	mov	ip, r2
 800682a:	4463      	add	r3, ip
 800682c:	b29b      	uxth	r3, r3
}
 800682e:	0018      	movs	r0, r3
 8006830:	46bd      	mov	sp, r7
 8006832:	b009      	add	sp, #36	; 0x24
 8006834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006836:	46c0      	nop			; (mov r8, r8)
 8006838:	200006dc 	.word	0x200006dc
 800683c:	0800b5ec 	.word	0x0800b5ec

08006840 <_malloc_r>:
 8006840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006842:	000d      	movs	r5, r1
 8006844:	b087      	sub	sp, #28
 8006846:	350b      	adds	r5, #11
 8006848:	9001      	str	r0, [sp, #4]
 800684a:	2d16      	cmp	r5, #22
 800684c:	d908      	bls.n	8006860 <_malloc_r+0x20>
 800684e:	2207      	movs	r2, #7
 8006850:	4395      	bics	r5, r2
 8006852:	d506      	bpl.n	8006862 <_malloc_r+0x22>
 8006854:	230c      	movs	r3, #12
 8006856:	9a01      	ldr	r2, [sp, #4]
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	2000      	movs	r0, #0
 800685c:	b007      	add	sp, #28
 800685e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006860:	2510      	movs	r5, #16
 8006862:	42a9      	cmp	r1, r5
 8006864:	d8f6      	bhi.n	8006854 <_malloc_r+0x14>
 8006866:	9801      	ldr	r0, [sp, #4]
 8006868:	f000 f9fe 	bl	8006c68 <__malloc_lock>
 800686c:	23fc      	movs	r3, #252	; 0xfc
 800686e:	4ebe      	ldr	r6, [pc, #760]	; (8006b68 <_malloc_r+0x328>)
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	429d      	cmp	r5, r3
 8006874:	d219      	bcs.n	80068aa <_malloc_r+0x6a>
 8006876:	002a      	movs	r2, r5
 8006878:	3208      	adds	r2, #8
 800687a:	18b2      	adds	r2, r6, r2
 800687c:	0011      	movs	r1, r2
 800687e:	6854      	ldr	r4, [r2, #4]
 8006880:	3908      	subs	r1, #8
 8006882:	08eb      	lsrs	r3, r5, #3
 8006884:	428c      	cmp	r4, r1
 8006886:	d103      	bne.n	8006890 <_malloc_r+0x50>
 8006888:	68d4      	ldr	r4, [r2, #12]
 800688a:	3302      	adds	r3, #2
 800688c:	42a2      	cmp	r2, r4
 800688e:	d022      	beq.n	80068d6 <_malloc_r+0x96>
 8006890:	2203      	movs	r2, #3
 8006892:	6863      	ldr	r3, [r4, #4]
 8006894:	68a1      	ldr	r1, [r4, #8]
 8006896:	4393      	bics	r3, r2
 8006898:	68e2      	ldr	r2, [r4, #12]
 800689a:	18e3      	adds	r3, r4, r3
 800689c:	60ca      	str	r2, [r1, #12]
 800689e:	6091      	str	r1, [r2, #8]
 80068a0:	2201      	movs	r2, #1
 80068a2:	6859      	ldr	r1, [r3, #4]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	605a      	str	r2, [r3, #4]
 80068a8:	e02a      	b.n	8006900 <_malloc_r+0xc0>
 80068aa:	233f      	movs	r3, #63	; 0x3f
 80068ac:	0a6a      	lsrs	r2, r5, #9
 80068ae:	d003      	beq.n	80068b8 <_malloc_r+0x78>
 80068b0:	2a04      	cmp	r2, #4
 80068b2:	d82b      	bhi.n	800690c <_malloc_r+0xcc>
 80068b4:	09ab      	lsrs	r3, r5, #6
 80068b6:	3338      	adds	r3, #56	; 0x38
 80068b8:	2203      	movs	r2, #3
 80068ba:	4694      	mov	ip, r2
 80068bc:	00d9      	lsls	r1, r3, #3
 80068be:	1989      	adds	r1, r1, r6
 80068c0:	68cc      	ldr	r4, [r1, #12]
 80068c2:	428c      	cmp	r4, r1
 80068c4:	d006      	beq.n	80068d4 <_malloc_r+0x94>
 80068c6:	4660      	mov	r0, ip
 80068c8:	6862      	ldr	r2, [r4, #4]
 80068ca:	4382      	bics	r2, r0
 80068cc:	1b57      	subs	r7, r2, r5
 80068ce:	2f0f      	cmp	r7, #15
 80068d0:	dd34      	ble.n	800693c <_malloc_r+0xfc>
 80068d2:	3b01      	subs	r3, #1
 80068d4:	3301      	adds	r3, #1
 80068d6:	6934      	ldr	r4, [r6, #16]
 80068d8:	49a4      	ldr	r1, [pc, #656]	; (8006b6c <_malloc_r+0x32c>)
 80068da:	428c      	cmp	r4, r1
 80068dc:	d055      	beq.n	800698a <_malloc_r+0x14a>
 80068de:	2003      	movs	r0, #3
 80068e0:	6862      	ldr	r2, [r4, #4]
 80068e2:	4382      	bics	r2, r0
 80068e4:	1b50      	subs	r0, r2, r5
 80068e6:	280f      	cmp	r0, #15
 80068e8:	dd36      	ble.n	8006958 <_malloc_r+0x118>
 80068ea:	2301      	movs	r3, #1
 80068ec:	1967      	adds	r7, r4, r5
 80068ee:	431d      	orrs	r5, r3
 80068f0:	4303      	orrs	r3, r0
 80068f2:	6065      	str	r5, [r4, #4]
 80068f4:	6177      	str	r7, [r6, #20]
 80068f6:	6137      	str	r7, [r6, #16]
 80068f8:	60f9      	str	r1, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	607b      	str	r3, [r7, #4]
 80068fe:	50a0      	str	r0, [r4, r2]
 8006900:	9801      	ldr	r0, [sp, #4]
 8006902:	f000 f9b9 	bl	8006c78 <__malloc_unlock>
 8006906:	0020      	movs	r0, r4
 8006908:	3008      	adds	r0, #8
 800690a:	e7a7      	b.n	800685c <_malloc_r+0x1c>
 800690c:	2a14      	cmp	r2, #20
 800690e:	d802      	bhi.n	8006916 <_malloc_r+0xd6>
 8006910:	0013      	movs	r3, r2
 8006912:	335b      	adds	r3, #91	; 0x5b
 8006914:	e7d0      	b.n	80068b8 <_malloc_r+0x78>
 8006916:	2a54      	cmp	r2, #84	; 0x54
 8006918:	d802      	bhi.n	8006920 <_malloc_r+0xe0>
 800691a:	0b2b      	lsrs	r3, r5, #12
 800691c:	336e      	adds	r3, #110	; 0x6e
 800691e:	e7cb      	b.n	80068b8 <_malloc_r+0x78>
 8006920:	23aa      	movs	r3, #170	; 0xaa
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	429a      	cmp	r2, r3
 8006926:	d802      	bhi.n	800692e <_malloc_r+0xee>
 8006928:	0beb      	lsrs	r3, r5, #15
 800692a:	3377      	adds	r3, #119	; 0x77
 800692c:	e7c4      	b.n	80068b8 <_malloc_r+0x78>
 800692e:	4990      	ldr	r1, [pc, #576]	; (8006b70 <_malloc_r+0x330>)
 8006930:	237e      	movs	r3, #126	; 0x7e
 8006932:	428a      	cmp	r2, r1
 8006934:	d8c0      	bhi.n	80068b8 <_malloc_r+0x78>
 8006936:	0cab      	lsrs	r3, r5, #18
 8006938:	337c      	adds	r3, #124	; 0x7c
 800693a:	e7bd      	b.n	80068b8 <_malloc_r+0x78>
 800693c:	68e0      	ldr	r0, [r4, #12]
 800693e:	2f00      	cmp	r7, #0
 8006940:	db08      	blt.n	8006954 <_malloc_r+0x114>
 8006942:	68a3      	ldr	r3, [r4, #8]
 8006944:	60d8      	str	r0, [r3, #12]
 8006946:	6083      	str	r3, [r0, #8]
 8006948:	2301      	movs	r3, #1
 800694a:	18a2      	adds	r2, r4, r2
 800694c:	6851      	ldr	r1, [r2, #4]
 800694e:	430b      	orrs	r3, r1
 8006950:	6053      	str	r3, [r2, #4]
 8006952:	e7d5      	b.n	8006900 <_malloc_r+0xc0>
 8006954:	0004      	movs	r4, r0
 8006956:	e7b4      	b.n	80068c2 <_malloc_r+0x82>
 8006958:	6171      	str	r1, [r6, #20]
 800695a:	6131      	str	r1, [r6, #16]
 800695c:	2800      	cmp	r0, #0
 800695e:	daf3      	bge.n	8006948 <_malloc_r+0x108>
 8006960:	6871      	ldr	r1, [r6, #4]
 8006962:	468c      	mov	ip, r1
 8006964:	2180      	movs	r1, #128	; 0x80
 8006966:	0089      	lsls	r1, r1, #2
 8006968:	428a      	cmp	r2, r1
 800696a:	d300      	bcc.n	800696e <_malloc_r+0x12e>
 800696c:	e08c      	b.n	8006a88 <_malloc_r+0x248>
 800696e:	08d1      	lsrs	r1, r2, #3
 8006970:	0950      	lsrs	r0, r2, #5
 8006972:	2201      	movs	r2, #1
 8006974:	4082      	lsls	r2, r0
 8006976:	4660      	mov	r0, ip
 8006978:	4302      	orrs	r2, r0
 800697a:	6072      	str	r2, [r6, #4]
 800697c:	00ca      	lsls	r2, r1, #3
 800697e:	1992      	adds	r2, r2, r6
 8006980:	6891      	ldr	r1, [r2, #8]
 8006982:	60e2      	str	r2, [r4, #12]
 8006984:	60a1      	str	r1, [r4, #8]
 8006986:	6094      	str	r4, [r2, #8]
 8006988:	60cc      	str	r4, [r1, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	4876      	ldr	r0, [pc, #472]	; (8006b68 <_malloc_r+0x328>)
 800698e:	1099      	asrs	r1, r3, #2
 8006990:	408a      	lsls	r2, r1
 8006992:	6841      	ldr	r1, [r0, #4]
 8006994:	4291      	cmp	r1, r2
 8006996:	d328      	bcc.n	80069ea <_malloc_r+0x1aa>
 8006998:	420a      	tst	r2, r1
 800699a:	d105      	bne.n	80069a8 <_malloc_r+0x168>
 800699c:	2403      	movs	r4, #3
 800699e:	43a3      	bics	r3, r4
 80069a0:	0052      	lsls	r2, r2, #1
 80069a2:	3304      	adds	r3, #4
 80069a4:	420a      	tst	r2, r1
 80069a6:	d0fb      	beq.n	80069a0 <_malloc_r+0x160>
 80069a8:	496f      	ldr	r1, [pc, #444]	; (8006b68 <_malloc_r+0x328>)
 80069aa:	9104      	str	r1, [sp, #16]
 80069ac:	00d9      	lsls	r1, r3, #3
 80069ae:	1841      	adds	r1, r0, r1
 80069b0:	468c      	mov	ip, r1
 80069b2:	000f      	movs	r7, r1
 80069b4:	9302      	str	r3, [sp, #8]
 80069b6:	68fc      	ldr	r4, [r7, #12]
 80069b8:	42bc      	cmp	r4, r7
 80069ba:	d000      	beq.n	80069be <_malloc_r+0x17e>
 80069bc:	e09b      	b.n	8006af6 <_malloc_r+0x2b6>
 80069be:	2403      	movs	r4, #3
 80069c0:	9902      	ldr	r1, [sp, #8]
 80069c2:	3708      	adds	r7, #8
 80069c4:	3101      	adds	r1, #1
 80069c6:	9102      	str	r1, [sp, #8]
 80069c8:	4221      	tst	r1, r4
 80069ca:	d1f4      	bne.n	80069b6 <_malloc_r+0x176>
 80069cc:	2103      	movs	r1, #3
 80069ce:	420b      	tst	r3, r1
 80069d0:	d000      	beq.n	80069d4 <_malloc_r+0x194>
 80069d2:	e0b7      	b.n	8006b44 <_malloc_r+0x304>
 80069d4:	6843      	ldr	r3, [r0, #4]
 80069d6:	4393      	bics	r3, r2
 80069d8:	6043      	str	r3, [r0, #4]
 80069da:	9b04      	ldr	r3, [sp, #16]
 80069dc:	0052      	lsls	r2, r2, #1
 80069de:	6859      	ldr	r1, [r3, #4]
 80069e0:	4291      	cmp	r1, r2
 80069e2:	d302      	bcc.n	80069ea <_malloc_r+0x1aa>
 80069e4:	2a00      	cmp	r2, #0
 80069e6:	d000      	beq.n	80069ea <_malloc_r+0x1aa>
 80069e8:	e0bb      	b.n	8006b62 <_malloc_r+0x322>
 80069ea:	2203      	movs	r2, #3
 80069ec:	6883      	ldr	r3, [r0, #8]
 80069ee:	9302      	str	r3, [sp, #8]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	4393      	bics	r3, r2
 80069f4:	9303      	str	r3, [sp, #12]
 80069f6:	42ab      	cmp	r3, r5
 80069f8:	d303      	bcc.n	8006a02 <_malloc_r+0x1c2>
 80069fa:	1b59      	subs	r1, r3, r5
 80069fc:	290f      	cmp	r1, #15
 80069fe:	dd00      	ble.n	8006a02 <_malloc_r+0x1c2>
 8006a00:	e123      	b.n	8006c4a <_malloc_r+0x40a>
 8006a02:	9b02      	ldr	r3, [sp, #8]
 8006a04:	9a03      	ldr	r2, [sp, #12]
 8006a06:	2008      	movs	r0, #8
 8006a08:	189e      	adds	r6, r3, r2
 8006a0a:	4b5a      	ldr	r3, [pc, #360]	; (8006b74 <_malloc_r+0x334>)
 8006a0c:	681f      	ldr	r7, [r3, #0]
 8006a0e:	f000 fb1d 	bl	800704c <sysconf>
 8006a12:	4b59      	ldr	r3, [pc, #356]	; (8006b78 <_malloc_r+0x338>)
 8006a14:	3710      	adds	r7, #16
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	197f      	adds	r7, r7, r5
 8006a1a:	9004      	str	r0, [sp, #16]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	d003      	beq.n	8006a28 <_malloc_r+0x1e8>
 8006a20:	1e7b      	subs	r3, r7, #1
 8006a22:	181b      	adds	r3, r3, r0
 8006a24:	4247      	negs	r7, r0
 8006a26:	401f      	ands	r7, r3
 8006a28:	0039      	movs	r1, r7
 8006a2a:	9801      	ldr	r0, [sp, #4]
 8006a2c:	f000 faba 	bl	8006fa4 <_sbrk_r>
 8006a30:	0004      	movs	r4, r0
 8006a32:	1c43      	adds	r3, r0, #1
 8006a34:	d100      	bne.n	8006a38 <_malloc_r+0x1f8>
 8006a36:	e0de      	b.n	8006bf6 <_malloc_r+0x3b6>
 8006a38:	4286      	cmp	r6, r0
 8006a3a:	d904      	bls.n	8006a46 <_malloc_r+0x206>
 8006a3c:	4b4a      	ldr	r3, [pc, #296]	; (8006b68 <_malloc_r+0x328>)
 8006a3e:	9a02      	ldr	r2, [sp, #8]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d000      	beq.n	8006a46 <_malloc_r+0x206>
 8006a44:	e0d7      	b.n	8006bf6 <_malloc_r+0x3b6>
 8006a46:	4a4d      	ldr	r2, [pc, #308]	; (8006b7c <_malloc_r+0x33c>)
 8006a48:	6813      	ldr	r3, [r2, #0]
 8006a4a:	18fb      	adds	r3, r7, r3
 8006a4c:	6013      	str	r3, [r2, #0]
 8006a4e:	9a04      	ldr	r2, [sp, #16]
 8006a50:	3a01      	subs	r2, #1
 8006a52:	42a6      	cmp	r6, r4
 8006a54:	d000      	beq.n	8006a58 <_malloc_r+0x218>
 8006a56:	e097      	b.n	8006b88 <_malloc_r+0x348>
 8006a58:	4216      	tst	r6, r2
 8006a5a:	d000      	beq.n	8006a5e <_malloc_r+0x21e>
 8006a5c:	e094      	b.n	8006b88 <_malloc_r+0x348>
 8006a5e:	4b42      	ldr	r3, [pc, #264]	; (8006b68 <_malloc_r+0x328>)
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	9b03      	ldr	r3, [sp, #12]
 8006a64:	19df      	adds	r7, r3, r7
 8006a66:	2301      	movs	r3, #1
 8006a68:	433b      	orrs	r3, r7
 8006a6a:	6053      	str	r3, [r2, #4]
 8006a6c:	4b43      	ldr	r3, [pc, #268]	; (8006b7c <_malloc_r+0x33c>)
 8006a6e:	4a44      	ldr	r2, [pc, #272]	; (8006b80 <_malloc_r+0x340>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	6811      	ldr	r1, [r2, #0]
 8006a74:	428b      	cmp	r3, r1
 8006a76:	d900      	bls.n	8006a7a <_malloc_r+0x23a>
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	4a42      	ldr	r2, [pc, #264]	; (8006b84 <_malloc_r+0x344>)
 8006a7c:	6811      	ldr	r1, [r2, #0]
 8006a7e:	428b      	cmp	r3, r1
 8006a80:	d800      	bhi.n	8006a84 <_malloc_r+0x244>
 8006a82:	e0b8      	b.n	8006bf6 <_malloc_r+0x3b6>
 8006a84:	6013      	str	r3, [r2, #0]
 8006a86:	e0b6      	b.n	8006bf6 <_malloc_r+0x3b6>
 8006a88:	0a50      	lsrs	r0, r2, #9
 8006a8a:	2804      	cmp	r0, #4
 8006a8c:	d811      	bhi.n	8006ab2 <_malloc_r+0x272>
 8006a8e:	0991      	lsrs	r1, r2, #6
 8006a90:	3138      	adds	r1, #56	; 0x38
 8006a92:	00cf      	lsls	r7, r1, #3
 8006a94:	19bf      	adds	r7, r7, r6
 8006a96:	68b8      	ldr	r0, [r7, #8]
 8006a98:	4287      	cmp	r7, r0
 8006a9a:	d125      	bne.n	8006ae8 <_malloc_r+0x2a8>
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	1089      	asrs	r1, r1, #2
 8006aa0:	408a      	lsls	r2, r1
 8006aa2:	4661      	mov	r1, ip
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	6072      	str	r2, [r6, #4]
 8006aa8:	60e7      	str	r7, [r4, #12]
 8006aaa:	60a0      	str	r0, [r4, #8]
 8006aac:	60bc      	str	r4, [r7, #8]
 8006aae:	60c4      	str	r4, [r0, #12]
 8006ab0:	e76b      	b.n	800698a <_malloc_r+0x14a>
 8006ab2:	2814      	cmp	r0, #20
 8006ab4:	d802      	bhi.n	8006abc <_malloc_r+0x27c>
 8006ab6:	0001      	movs	r1, r0
 8006ab8:	315b      	adds	r1, #91	; 0x5b
 8006aba:	e7ea      	b.n	8006a92 <_malloc_r+0x252>
 8006abc:	2854      	cmp	r0, #84	; 0x54
 8006abe:	d802      	bhi.n	8006ac6 <_malloc_r+0x286>
 8006ac0:	0b11      	lsrs	r1, r2, #12
 8006ac2:	316e      	adds	r1, #110	; 0x6e
 8006ac4:	e7e5      	b.n	8006a92 <_malloc_r+0x252>
 8006ac6:	21aa      	movs	r1, #170	; 0xaa
 8006ac8:	0049      	lsls	r1, r1, #1
 8006aca:	4288      	cmp	r0, r1
 8006acc:	d802      	bhi.n	8006ad4 <_malloc_r+0x294>
 8006ace:	0bd1      	lsrs	r1, r2, #15
 8006ad0:	3177      	adds	r1, #119	; 0x77
 8006ad2:	e7de      	b.n	8006a92 <_malloc_r+0x252>
 8006ad4:	4f26      	ldr	r7, [pc, #152]	; (8006b70 <_malloc_r+0x330>)
 8006ad6:	217e      	movs	r1, #126	; 0x7e
 8006ad8:	42b8      	cmp	r0, r7
 8006ada:	d8da      	bhi.n	8006a92 <_malloc_r+0x252>
 8006adc:	0c91      	lsrs	r1, r2, #18
 8006ade:	317c      	adds	r1, #124	; 0x7c
 8006ae0:	e7d7      	b.n	8006a92 <_malloc_r+0x252>
 8006ae2:	6880      	ldr	r0, [r0, #8]
 8006ae4:	4287      	cmp	r7, r0
 8006ae6:	d004      	beq.n	8006af2 <_malloc_r+0x2b2>
 8006ae8:	2603      	movs	r6, #3
 8006aea:	6841      	ldr	r1, [r0, #4]
 8006aec:	43b1      	bics	r1, r6
 8006aee:	4291      	cmp	r1, r2
 8006af0:	d8f7      	bhi.n	8006ae2 <_malloc_r+0x2a2>
 8006af2:	68c7      	ldr	r7, [r0, #12]
 8006af4:	e7d8      	b.n	8006aa8 <_malloc_r+0x268>
 8006af6:	2603      	movs	r6, #3
 8006af8:	6861      	ldr	r1, [r4, #4]
 8006afa:	43b1      	bics	r1, r6
 8006afc:	9103      	str	r1, [sp, #12]
 8006afe:	68e6      	ldr	r6, [r4, #12]
 8006b00:	1b49      	subs	r1, r1, r5
 8006b02:	290f      	cmp	r1, #15
 8006b04:	dd10      	ble.n	8006b28 <_malloc_r+0x2e8>
 8006b06:	2201      	movs	r2, #1
 8006b08:	1963      	adds	r3, r4, r5
 8006b0a:	4315      	orrs	r5, r2
 8006b0c:	6065      	str	r5, [r4, #4]
 8006b0e:	68a5      	ldr	r5, [r4, #8]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	60ee      	str	r6, [r5, #12]
 8006b14:	60b5      	str	r5, [r6, #8]
 8006b16:	6143      	str	r3, [r0, #20]
 8006b18:	6103      	str	r3, [r0, #16]
 8006b1a:	4814      	ldr	r0, [pc, #80]	; (8006b6c <_malloc_r+0x32c>)
 8006b1c:	605a      	str	r2, [r3, #4]
 8006b1e:	60d8      	str	r0, [r3, #12]
 8006b20:	6098      	str	r0, [r3, #8]
 8006b22:	9b03      	ldr	r3, [sp, #12]
 8006b24:	50e1      	str	r1, [r4, r3]
 8006b26:	e6eb      	b.n	8006900 <_malloc_r+0xc0>
 8006b28:	2900      	cmp	r1, #0
 8006b2a:	db09      	blt.n	8006b40 <_malloc_r+0x300>
 8006b2c:	9b03      	ldr	r3, [sp, #12]
 8006b2e:	18e1      	adds	r1, r4, r3
 8006b30:	2301      	movs	r3, #1
 8006b32:	684a      	ldr	r2, [r1, #4]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	604b      	str	r3, [r1, #4]
 8006b38:	68a3      	ldr	r3, [r4, #8]
 8006b3a:	60de      	str	r6, [r3, #12]
 8006b3c:	60b3      	str	r3, [r6, #8]
 8006b3e:	e6df      	b.n	8006900 <_malloc_r+0xc0>
 8006b40:	0034      	movs	r4, r6
 8006b42:	e739      	b.n	80069b8 <_malloc_r+0x178>
 8006b44:	2108      	movs	r1, #8
 8006b46:	4249      	negs	r1, r1
 8006b48:	448c      	add	ip, r1
 8006b4a:	4661      	mov	r1, ip
 8006b4c:	6889      	ldr	r1, [r1, #8]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	4561      	cmp	r1, ip
 8006b52:	d100      	bne.n	8006b56 <_malloc_r+0x316>
 8006b54:	e73a      	b.n	80069cc <_malloc_r+0x18c>
 8006b56:	e740      	b.n	80069da <_malloc_r+0x19a>
 8006b58:	3304      	adds	r3, #4
 8006b5a:	0052      	lsls	r2, r2, #1
 8006b5c:	420a      	tst	r2, r1
 8006b5e:	d0fb      	beq.n	8006b58 <_malloc_r+0x318>
 8006b60:	e724      	b.n	80069ac <_malloc_r+0x16c>
 8006b62:	9b02      	ldr	r3, [sp, #8]
 8006b64:	e7fa      	b.n	8006b5c <_malloc_r+0x31c>
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	20000010 	.word	0x20000010
 8006b6c:	20000018 	.word	0x20000018
 8006b70:	00000554 	.word	0x00000554
 8006b74:	20000a54 	.word	0x20000a54
 8006b78:	20000418 	.word	0x20000418
 8006b7c:	20000a24 	.word	0x20000a24
 8006b80:	20000a4c 	.word	0x20000a4c
 8006b84:	20000a50 	.word	0x20000a50
 8006b88:	4934      	ldr	r1, [pc, #208]	; (8006c5c <_malloc_r+0x41c>)
 8006b8a:	6808      	ldr	r0, [r1, #0]
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d140      	bne.n	8006c12 <_malloc_r+0x3d2>
 8006b90:	600c      	str	r4, [r1, #0]
 8006b92:	2107      	movs	r1, #7
 8006b94:	0026      	movs	r6, r4
 8006b96:	2300      	movs	r3, #0
 8006b98:	400e      	ands	r6, r1
 8006b9a:	420c      	tst	r4, r1
 8006b9c:	d002      	beq.n	8006ba4 <_malloc_r+0x364>
 8006b9e:	3308      	adds	r3, #8
 8006ba0:	1b9b      	subs	r3, r3, r6
 8006ba2:	18e4      	adds	r4, r4, r3
 8006ba4:	19e1      	adds	r1, r4, r7
 8006ba6:	9105      	str	r1, [sp, #20]
 8006ba8:	9f05      	ldr	r7, [sp, #20]
 8006baa:	9904      	ldr	r1, [sp, #16]
 8006bac:	4017      	ands	r7, r2
 8006bae:	18cb      	adds	r3, r1, r3
 8006bb0:	1bdf      	subs	r7, r3, r7
 8006bb2:	4017      	ands	r7, r2
 8006bb4:	0039      	movs	r1, r7
 8006bb6:	9801      	ldr	r0, [sp, #4]
 8006bb8:	f000 f9f4 	bl	8006fa4 <_sbrk_r>
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	d107      	bne.n	8006bd0 <_malloc_r+0x390>
 8006bc0:	1e37      	subs	r7, r6, #0
 8006bc2:	9805      	ldr	r0, [sp, #20]
 8006bc4:	d004      	beq.n	8006bd0 <_malloc_r+0x390>
 8006bc6:	0030      	movs	r0, r6
 8006bc8:	2700      	movs	r7, #0
 8006bca:	9b05      	ldr	r3, [sp, #20]
 8006bcc:	3808      	subs	r0, #8
 8006bce:	1818      	adds	r0, r3, r0
 8006bd0:	4a23      	ldr	r2, [pc, #140]	; (8006c60 <_malloc_r+0x420>)
 8006bd2:	1b00      	subs	r0, r0, r4
 8006bd4:	6813      	ldr	r3, [r2, #0]
 8006bd6:	19c0      	adds	r0, r0, r7
 8006bd8:	19db      	adds	r3, r3, r7
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	4b21      	ldr	r3, [pc, #132]	; (8006c64 <_malloc_r+0x424>)
 8006be0:	9902      	ldr	r1, [sp, #8]
 8006be2:	4310      	orrs	r0, r2
 8006be4:	609c      	str	r4, [r3, #8]
 8006be6:	6060      	str	r0, [r4, #4]
 8006be8:	4299      	cmp	r1, r3
 8006bea:	d100      	bne.n	8006bee <_malloc_r+0x3ae>
 8006bec:	e73e      	b.n	8006a6c <_malloc_r+0x22c>
 8006bee:	9b03      	ldr	r3, [sp, #12]
 8006bf0:	2b0f      	cmp	r3, #15
 8006bf2:	d813      	bhi.n	8006c1c <_malloc_r+0x3dc>
 8006bf4:	6062      	str	r2, [r4, #4]
 8006bf6:	2203      	movs	r2, #3
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <_malloc_r+0x424>)
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	4393      	bics	r3, r2
 8006c00:	1b59      	subs	r1, r3, r5
 8006c02:	42ab      	cmp	r3, r5
 8006c04:	d301      	bcc.n	8006c0a <_malloc_r+0x3ca>
 8006c06:	290f      	cmp	r1, #15
 8006c08:	dc1f      	bgt.n	8006c4a <_malloc_r+0x40a>
 8006c0a:	9801      	ldr	r0, [sp, #4]
 8006c0c:	f000 f834 	bl	8006c78 <__malloc_unlock>
 8006c10:	e623      	b.n	800685a <_malloc_r+0x1a>
 8006c12:	4913      	ldr	r1, [pc, #76]	; (8006c60 <_malloc_r+0x420>)
 8006c14:	1ba6      	subs	r6, r4, r6
 8006c16:	18f6      	adds	r6, r6, r3
 8006c18:	600e      	str	r6, [r1, #0]
 8006c1a:	e7ba      	b.n	8006b92 <_malloc_r+0x352>
 8006c1c:	2107      	movs	r1, #7
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	3b0c      	subs	r3, #12
 8006c22:	438b      	bics	r3, r1
 8006c24:	9902      	ldr	r1, [sp, #8]
 8006c26:	6849      	ldr	r1, [r1, #4]
 8006c28:	400a      	ands	r2, r1
 8006c2a:	9902      	ldr	r1, [sp, #8]
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	604a      	str	r2, [r1, #4]
 8006c30:	18ca      	adds	r2, r1, r3
 8006c32:	2105      	movs	r1, #5
 8006c34:	6051      	str	r1, [r2, #4]
 8006c36:	6091      	str	r1, [r2, #8]
 8006c38:	2b0f      	cmp	r3, #15
 8006c3a:	d800      	bhi.n	8006c3e <_malloc_r+0x3fe>
 8006c3c:	e716      	b.n	8006a6c <_malloc_r+0x22c>
 8006c3e:	9902      	ldr	r1, [sp, #8]
 8006c40:	9801      	ldr	r0, [sp, #4]
 8006c42:	3108      	adds	r1, #8
 8006c44:	f000 fa7e 	bl	8007144 <_free_r>
 8006c48:	e710      	b.n	8006a6c <_malloc_r+0x22c>
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	0013      	movs	r3, r2
 8006c4e:	4805      	ldr	r0, [pc, #20]	; (8006c64 <_malloc_r+0x424>)
 8006c50:	432b      	orrs	r3, r5
 8006c52:	6884      	ldr	r4, [r0, #8]
 8006c54:	6063      	str	r3, [r4, #4]
 8006c56:	1963      	adds	r3, r4, r5
 8006c58:	6083      	str	r3, [r0, #8]
 8006c5a:	e623      	b.n	80068a4 <_malloc_r+0x64>
 8006c5c:	20000418 	.word	0x20000418
 8006c60:	20000a24 	.word	0x20000a24
 8006c64:	20000010 	.word	0x20000010

08006c68 <__malloc_lock>:
 8006c68:	b510      	push	{r4, lr}
 8006c6a:	4802      	ldr	r0, [pc, #8]	; (8006c74 <__malloc_lock+0xc>)
 8006c6c:	f000 f9ec 	bl	8007048 <__retarget_lock_acquire_recursive>
 8006c70:	bd10      	pop	{r4, pc}
 8006c72:	46c0      	nop			; (mov r8, r8)
 8006c74:	20000b99 	.word	0x20000b99

08006c78 <__malloc_unlock>:
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	4802      	ldr	r0, [pc, #8]	; (8006c84 <__malloc_unlock+0xc>)
 8006c7c:	f000 f9e5 	bl	800704a <__retarget_lock_release_recursive>
 8006c80:	bd10      	pop	{r4, pc}
 8006c82:	46c0      	nop			; (mov r8, r8)
 8006c84:	20000b99 	.word	0x20000b99

08006c88 <std>:
 8006c88:	2300      	movs	r3, #0
 8006c8a:	b510      	push	{r4, lr}
 8006c8c:	0004      	movs	r4, r0
 8006c8e:	6003      	str	r3, [r0, #0]
 8006c90:	6043      	str	r3, [r0, #4]
 8006c92:	6083      	str	r3, [r0, #8]
 8006c94:	8181      	strh	r1, [r0, #12]
 8006c96:	6643      	str	r3, [r0, #100]	; 0x64
 8006c98:	81c2      	strh	r2, [r0, #14]
 8006c9a:	6103      	str	r3, [r0, #16]
 8006c9c:	6143      	str	r3, [r0, #20]
 8006c9e:	6183      	str	r3, [r0, #24]
 8006ca0:	0019      	movs	r1, r3
 8006ca2:	2208      	movs	r2, #8
 8006ca4:	305c      	adds	r0, #92	; 0x5c
 8006ca6:	f000 f91f 	bl	8006ee8 <memset>
 8006caa:	4b0b      	ldr	r3, [pc, #44]	; (8006cd8 <std+0x50>)
 8006cac:	61e4      	str	r4, [r4, #28]
 8006cae:	6223      	str	r3, [r4, #32]
 8006cb0:	4b0a      	ldr	r3, [pc, #40]	; (8006cdc <std+0x54>)
 8006cb2:	6263      	str	r3, [r4, #36]	; 0x24
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	; (8006ce0 <std+0x58>)
 8006cb6:	62a3      	str	r3, [r4, #40]	; 0x28
 8006cb8:	4b0a      	ldr	r3, [pc, #40]	; (8006ce4 <std+0x5c>)
 8006cba:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	; (8006ce8 <std+0x60>)
 8006cbe:	429c      	cmp	r4, r3
 8006cc0:	d005      	beq.n	8006cce <std+0x46>
 8006cc2:	4b0a      	ldr	r3, [pc, #40]	; (8006cec <std+0x64>)
 8006cc4:	429c      	cmp	r4, r3
 8006cc6:	d002      	beq.n	8006cce <std+0x46>
 8006cc8:	4b09      	ldr	r3, [pc, #36]	; (8006cf0 <std+0x68>)
 8006cca:	429c      	cmp	r4, r3
 8006ccc:	d103      	bne.n	8006cd6 <std+0x4e>
 8006cce:	0020      	movs	r0, r4
 8006cd0:	3058      	adds	r0, #88	; 0x58
 8006cd2:	f000 f9b7 	bl	8007044 <__retarget_lock_init_recursive>
 8006cd6:	bd10      	pop	{r4, pc}
 8006cd8:	08006e51 	.word	0x08006e51
 8006cdc:	08006e79 	.word	0x08006e79
 8006ce0:	08006eb1 	.word	0x08006eb1
 8006ce4:	08006edd 	.word	0x08006edd
 8006ce8:	20000a58 	.word	0x20000a58
 8006cec:	20000ac0 	.word	0x20000ac0
 8006cf0:	20000b28 	.word	0x20000b28

08006cf4 <stdio_exit_handler>:
 8006cf4:	b510      	push	{r4, lr}
 8006cf6:	4a03      	ldr	r2, [pc, #12]	; (8006d04 <stdio_exit_handler+0x10>)
 8006cf8:	4903      	ldr	r1, [pc, #12]	; (8006d08 <stdio_exit_handler+0x14>)
 8006cfa:	4804      	ldr	r0, [pc, #16]	; (8006d0c <stdio_exit_handler+0x18>)
 8006cfc:	f000 f86c 	bl	8006dd8 <_fwalk_sglue>
 8006d00:	bd10      	pop	{r4, pc}
 8006d02:	46c0      	nop			; (mov r8, r8)
 8006d04:	20000420 	.word	0x20000420
 8006d08:	08008e01 	.word	0x08008e01
 8006d0c:	20000598 	.word	0x20000598

08006d10 <cleanup_stdio>:
 8006d10:	6841      	ldr	r1, [r0, #4]
 8006d12:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <cleanup_stdio+0x30>)
 8006d14:	b510      	push	{r4, lr}
 8006d16:	0004      	movs	r4, r0
 8006d18:	4299      	cmp	r1, r3
 8006d1a:	d001      	beq.n	8006d20 <cleanup_stdio+0x10>
 8006d1c:	f002 f870 	bl	8008e00 <_fclose_r>
 8006d20:	68a1      	ldr	r1, [r4, #8]
 8006d22:	4b08      	ldr	r3, [pc, #32]	; (8006d44 <cleanup_stdio+0x34>)
 8006d24:	4299      	cmp	r1, r3
 8006d26:	d002      	beq.n	8006d2e <cleanup_stdio+0x1e>
 8006d28:	0020      	movs	r0, r4
 8006d2a:	f002 f869 	bl	8008e00 <_fclose_r>
 8006d2e:	68e1      	ldr	r1, [r4, #12]
 8006d30:	4b05      	ldr	r3, [pc, #20]	; (8006d48 <cleanup_stdio+0x38>)
 8006d32:	4299      	cmp	r1, r3
 8006d34:	d002      	beq.n	8006d3c <cleanup_stdio+0x2c>
 8006d36:	0020      	movs	r0, r4
 8006d38:	f002 f862 	bl	8008e00 <_fclose_r>
 8006d3c:	bd10      	pop	{r4, pc}
 8006d3e:	46c0      	nop			; (mov r8, r8)
 8006d40:	20000a58 	.word	0x20000a58
 8006d44:	20000ac0 	.word	0x20000ac0
 8006d48:	20000b28 	.word	0x20000b28

08006d4c <global_stdio_init.part.0>:
 8006d4c:	b510      	push	{r4, lr}
 8006d4e:	4b09      	ldr	r3, [pc, #36]	; (8006d74 <global_stdio_init.part.0+0x28>)
 8006d50:	4a09      	ldr	r2, [pc, #36]	; (8006d78 <global_stdio_init.part.0+0x2c>)
 8006d52:	2104      	movs	r1, #4
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	4809      	ldr	r0, [pc, #36]	; (8006d7c <global_stdio_init.part.0+0x30>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f7ff ff95 	bl	8006c88 <std>
 8006d5e:	2201      	movs	r2, #1
 8006d60:	2109      	movs	r1, #9
 8006d62:	4807      	ldr	r0, [pc, #28]	; (8006d80 <global_stdio_init.part.0+0x34>)
 8006d64:	f7ff ff90 	bl	8006c88 <std>
 8006d68:	2202      	movs	r2, #2
 8006d6a:	2112      	movs	r1, #18
 8006d6c:	4805      	ldr	r0, [pc, #20]	; (8006d84 <global_stdio_init.part.0+0x38>)
 8006d6e:	f7ff ff8b 	bl	8006c88 <std>
 8006d72:	bd10      	pop	{r4, pc}
 8006d74:	20000b90 	.word	0x20000b90
 8006d78:	08006cf5 	.word	0x08006cf5
 8006d7c:	20000a58 	.word	0x20000a58
 8006d80:	20000ac0 	.word	0x20000ac0
 8006d84:	20000b28 	.word	0x20000b28

08006d88 <__sfp_lock_acquire>:
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	4802      	ldr	r0, [pc, #8]	; (8006d94 <__sfp_lock_acquire+0xc>)
 8006d8c:	f000 f95c 	bl	8007048 <__retarget_lock_acquire_recursive>
 8006d90:	bd10      	pop	{r4, pc}
 8006d92:	46c0      	nop			; (mov r8, r8)
 8006d94:	20000b9a 	.word	0x20000b9a

08006d98 <__sfp_lock_release>:
 8006d98:	b510      	push	{r4, lr}
 8006d9a:	4802      	ldr	r0, [pc, #8]	; (8006da4 <__sfp_lock_release+0xc>)
 8006d9c:	f000 f955 	bl	800704a <__retarget_lock_release_recursive>
 8006da0:	bd10      	pop	{r4, pc}
 8006da2:	46c0      	nop			; (mov r8, r8)
 8006da4:	20000b9a 	.word	0x20000b9a

08006da8 <__sinit>:
 8006da8:	b510      	push	{r4, lr}
 8006daa:	0004      	movs	r4, r0
 8006dac:	f7ff ffec 	bl	8006d88 <__sfp_lock_acquire>
 8006db0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d002      	beq.n	8006dbc <__sinit+0x14>
 8006db6:	f7ff ffef 	bl	8006d98 <__sfp_lock_release>
 8006dba:	bd10      	pop	{r4, pc}
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <__sinit+0x28>)
 8006dbe:	6363      	str	r3, [r4, #52]	; 0x34
 8006dc0:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <__sinit+0x2c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1f6      	bne.n	8006db6 <__sinit+0xe>
 8006dc8:	f7ff ffc0 	bl	8006d4c <global_stdio_init.part.0>
 8006dcc:	e7f3      	b.n	8006db6 <__sinit+0xe>
 8006dce:	46c0      	nop			; (mov r8, r8)
 8006dd0:	08006d11 	.word	0x08006d11
 8006dd4:	20000b90 	.word	0x20000b90

08006dd8 <_fwalk_sglue>:
 8006dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dda:	0014      	movs	r4, r2
 8006ddc:	2600      	movs	r6, #0
 8006dde:	9000      	str	r0, [sp, #0]
 8006de0:	9101      	str	r1, [sp, #4]
 8006de2:	68a5      	ldr	r5, [r4, #8]
 8006de4:	6867      	ldr	r7, [r4, #4]
 8006de6:	3f01      	subs	r7, #1
 8006de8:	d504      	bpl.n	8006df4 <_fwalk_sglue+0x1c>
 8006dea:	6824      	ldr	r4, [r4, #0]
 8006dec:	2c00      	cmp	r4, #0
 8006dee:	d1f8      	bne.n	8006de2 <_fwalk_sglue+0xa>
 8006df0:	0030      	movs	r0, r6
 8006df2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006df4:	89ab      	ldrh	r3, [r5, #12]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d908      	bls.n	8006e0c <_fwalk_sglue+0x34>
 8006dfa:	220e      	movs	r2, #14
 8006dfc:	5eab      	ldrsh	r3, [r5, r2]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	d004      	beq.n	8006e0c <_fwalk_sglue+0x34>
 8006e02:	0029      	movs	r1, r5
 8006e04:	9800      	ldr	r0, [sp, #0]
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	4798      	blx	r3
 8006e0a:	4306      	orrs	r6, r0
 8006e0c:	3568      	adds	r5, #104	; 0x68
 8006e0e:	e7ea      	b.n	8006de6 <_fwalk_sglue+0xe>

08006e10 <sprintf>:
 8006e10:	b40e      	push	{r1, r2, r3}
 8006e12:	b500      	push	{lr}
 8006e14:	490b      	ldr	r1, [pc, #44]	; (8006e44 <sprintf+0x34>)
 8006e16:	b09c      	sub	sp, #112	; 0x70
 8006e18:	ab1d      	add	r3, sp, #116	; 0x74
 8006e1a:	9002      	str	r0, [sp, #8]
 8006e1c:	9006      	str	r0, [sp, #24]
 8006e1e:	9107      	str	r1, [sp, #28]
 8006e20:	9104      	str	r1, [sp, #16]
 8006e22:	4809      	ldr	r0, [pc, #36]	; (8006e48 <sprintf+0x38>)
 8006e24:	4909      	ldr	r1, [pc, #36]	; (8006e4c <sprintf+0x3c>)
 8006e26:	cb04      	ldmia	r3!, {r2}
 8006e28:	9105      	str	r1, [sp, #20]
 8006e2a:	6800      	ldr	r0, [r0, #0]
 8006e2c:	a902      	add	r1, sp, #8
 8006e2e:	9301      	str	r3, [sp, #4]
 8006e30:	f000 fda4 	bl	800797c <_svfprintf_r>
 8006e34:	2200      	movs	r2, #0
 8006e36:	9b02      	ldr	r3, [sp, #8]
 8006e38:	701a      	strb	r2, [r3, #0]
 8006e3a:	b01c      	add	sp, #112	; 0x70
 8006e3c:	bc08      	pop	{r3}
 8006e3e:	b003      	add	sp, #12
 8006e40:	4718      	bx	r3
 8006e42:	46c0      	nop			; (mov r8, r8)
 8006e44:	7fffffff 	.word	0x7fffffff
 8006e48:	200006b8 	.word	0x200006b8
 8006e4c:	ffff0208 	.word	0xffff0208

08006e50 <__sread>:
 8006e50:	b570      	push	{r4, r5, r6, lr}
 8006e52:	000c      	movs	r4, r1
 8006e54:	250e      	movs	r5, #14
 8006e56:	5f49      	ldrsh	r1, [r1, r5]
 8006e58:	f000 f890 	bl	8006f7c <_read_r>
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	db03      	blt.n	8006e68 <__sread+0x18>
 8006e60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006e62:	181b      	adds	r3, r3, r0
 8006e64:	6523      	str	r3, [r4, #80]	; 0x50
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
 8006e68:	89a3      	ldrh	r3, [r4, #12]
 8006e6a:	4a02      	ldr	r2, [pc, #8]	; (8006e74 <__sread+0x24>)
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	81a3      	strh	r3, [r4, #12]
 8006e70:	e7f9      	b.n	8006e66 <__sread+0x16>
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	ffffefff 	.word	0xffffefff

08006e78 <__swrite>:
 8006e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7a:	001f      	movs	r7, r3
 8006e7c:	898b      	ldrh	r3, [r1, #12]
 8006e7e:	0005      	movs	r5, r0
 8006e80:	000c      	movs	r4, r1
 8006e82:	0016      	movs	r6, r2
 8006e84:	05db      	lsls	r3, r3, #23
 8006e86:	d505      	bpl.n	8006e94 <__swrite+0x1c>
 8006e88:	230e      	movs	r3, #14
 8006e8a:	5ec9      	ldrsh	r1, [r1, r3]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2302      	movs	r3, #2
 8006e90:	f000 f860 	bl	8006f54 <_lseek_r>
 8006e94:	89a3      	ldrh	r3, [r4, #12]
 8006e96:	4a05      	ldr	r2, [pc, #20]	; (8006eac <__swrite+0x34>)
 8006e98:	0028      	movs	r0, r5
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	81a3      	strh	r3, [r4, #12]
 8006e9e:	0032      	movs	r2, r6
 8006ea0:	230e      	movs	r3, #14
 8006ea2:	5ee1      	ldrsh	r1, [r4, r3]
 8006ea4:	003b      	movs	r3, r7
 8006ea6:	f000 f88f 	bl	8006fc8 <_write_r>
 8006eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eac:	ffffefff 	.word	0xffffefff

08006eb0 <__sseek>:
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	000c      	movs	r4, r1
 8006eb4:	250e      	movs	r5, #14
 8006eb6:	5f49      	ldrsh	r1, [r1, r5]
 8006eb8:	f000 f84c 	bl	8006f54 <_lseek_r>
 8006ebc:	89a3      	ldrh	r3, [r4, #12]
 8006ebe:	1c42      	adds	r2, r0, #1
 8006ec0:	d103      	bne.n	8006eca <__sseek+0x1a>
 8006ec2:	4a05      	ldr	r2, [pc, #20]	; (8006ed8 <__sseek+0x28>)
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	bd70      	pop	{r4, r5, r6, pc}
 8006eca:	2280      	movs	r2, #128	; 0x80
 8006ecc:	0152      	lsls	r2, r2, #5
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	81a3      	strh	r3, [r4, #12]
 8006ed2:	6520      	str	r0, [r4, #80]	; 0x50
 8006ed4:	e7f8      	b.n	8006ec8 <__sseek+0x18>
 8006ed6:	46c0      	nop			; (mov r8, r8)
 8006ed8:	ffffefff 	.word	0xffffefff

08006edc <__sclose>:
 8006edc:	b510      	push	{r4, lr}
 8006ede:	230e      	movs	r3, #14
 8006ee0:	5ec9      	ldrsh	r1, [r1, r3]
 8006ee2:	f000 f825 	bl	8006f30 <_close_r>
 8006ee6:	bd10      	pop	{r4, pc}

08006ee8 <memset>:
 8006ee8:	0003      	movs	r3, r0
 8006eea:	1882      	adds	r2, r0, r2
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d100      	bne.n	8006ef2 <memset+0xa>
 8006ef0:	4770      	bx	lr
 8006ef2:	7019      	strb	r1, [r3, #0]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	e7f9      	b.n	8006eec <memset+0x4>

08006ef8 <strncpy>:
 8006ef8:	0003      	movs	r3, r0
 8006efa:	b530      	push	{r4, r5, lr}
 8006efc:	001d      	movs	r5, r3
 8006efe:	2a00      	cmp	r2, #0
 8006f00:	d006      	beq.n	8006f10 <strncpy+0x18>
 8006f02:	780c      	ldrb	r4, [r1, #0]
 8006f04:	3a01      	subs	r2, #1
 8006f06:	3301      	adds	r3, #1
 8006f08:	702c      	strb	r4, [r5, #0]
 8006f0a:	3101      	adds	r1, #1
 8006f0c:	2c00      	cmp	r4, #0
 8006f0e:	d1f5      	bne.n	8006efc <strncpy+0x4>
 8006f10:	2100      	movs	r1, #0
 8006f12:	189a      	adds	r2, r3, r2
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d100      	bne.n	8006f1a <strncpy+0x22>
 8006f18:	bd30      	pop	{r4, r5, pc}
 8006f1a:	7019      	strb	r1, [r3, #0]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	e7f9      	b.n	8006f14 <strncpy+0x1c>

08006f20 <__locale_mb_cur_max>:
 8006f20:	2294      	movs	r2, #148	; 0x94
 8006f22:	4b02      	ldr	r3, [pc, #8]	; (8006f2c <__locale_mb_cur_max+0xc>)
 8006f24:	0052      	lsls	r2, r2, #1
 8006f26:	5c98      	ldrb	r0, [r3, r2]
 8006f28:	4770      	bx	lr
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	2000042c 	.word	0x2000042c

08006f30 <_close_r>:
 8006f30:	2300      	movs	r3, #0
 8006f32:	b570      	push	{r4, r5, r6, lr}
 8006f34:	4d06      	ldr	r5, [pc, #24]	; (8006f50 <_close_r+0x20>)
 8006f36:	0004      	movs	r4, r0
 8006f38:	0008      	movs	r0, r1
 8006f3a:	602b      	str	r3, [r5, #0]
 8006f3c:	f7fc f8fd 	bl	800313a <_close>
 8006f40:	1c43      	adds	r3, r0, #1
 8006f42:	d103      	bne.n	8006f4c <_close_r+0x1c>
 8006f44:	682b      	ldr	r3, [r5, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d000      	beq.n	8006f4c <_close_r+0x1c>
 8006f4a:	6023      	str	r3, [r4, #0]
 8006f4c:	bd70      	pop	{r4, r5, r6, pc}
 8006f4e:	46c0      	nop			; (mov r8, r8)
 8006f50:	20000b94 	.word	0x20000b94

08006f54 <_lseek_r>:
 8006f54:	b570      	push	{r4, r5, r6, lr}
 8006f56:	0004      	movs	r4, r0
 8006f58:	0008      	movs	r0, r1
 8006f5a:	0011      	movs	r1, r2
 8006f5c:	001a      	movs	r2, r3
 8006f5e:	2300      	movs	r3, #0
 8006f60:	4d05      	ldr	r5, [pc, #20]	; (8006f78 <_lseek_r+0x24>)
 8006f62:	602b      	str	r3, [r5, #0]
 8006f64:	f7fc f90a 	bl	800317c <_lseek>
 8006f68:	1c43      	adds	r3, r0, #1
 8006f6a:	d103      	bne.n	8006f74 <_lseek_r+0x20>
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d000      	beq.n	8006f74 <_lseek_r+0x20>
 8006f72:	6023      	str	r3, [r4, #0]
 8006f74:	bd70      	pop	{r4, r5, r6, pc}
 8006f76:	46c0      	nop			; (mov r8, r8)
 8006f78:	20000b94 	.word	0x20000b94

08006f7c <_read_r>:
 8006f7c:	b570      	push	{r4, r5, r6, lr}
 8006f7e:	0004      	movs	r4, r0
 8006f80:	0008      	movs	r0, r1
 8006f82:	0011      	movs	r1, r2
 8006f84:	001a      	movs	r2, r3
 8006f86:	2300      	movs	r3, #0
 8006f88:	4d05      	ldr	r5, [pc, #20]	; (8006fa0 <_read_r+0x24>)
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	f7fc f89c 	bl	80030c8 <_read>
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d103      	bne.n	8006f9c <_read_r+0x20>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d000      	beq.n	8006f9c <_read_r+0x20>
 8006f9a:	6023      	str	r3, [r4, #0]
 8006f9c:	bd70      	pop	{r4, r5, r6, pc}
 8006f9e:	46c0      	nop			; (mov r8, r8)
 8006fa0:	20000b94 	.word	0x20000b94

08006fa4 <_sbrk_r>:
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	b570      	push	{r4, r5, r6, lr}
 8006fa8:	4d06      	ldr	r5, [pc, #24]	; (8006fc4 <_sbrk_r+0x20>)
 8006faa:	0004      	movs	r4, r0
 8006fac:	0008      	movs	r0, r1
 8006fae:	602b      	str	r3, [r5, #0]
 8006fb0:	f7fc f8f0 	bl	8003194 <_sbrk>
 8006fb4:	1c43      	adds	r3, r0, #1
 8006fb6:	d103      	bne.n	8006fc0 <_sbrk_r+0x1c>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d000      	beq.n	8006fc0 <_sbrk_r+0x1c>
 8006fbe:	6023      	str	r3, [r4, #0]
 8006fc0:	bd70      	pop	{r4, r5, r6, pc}
 8006fc2:	46c0      	nop			; (mov r8, r8)
 8006fc4:	20000b94 	.word	0x20000b94

08006fc8 <_write_r>:
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	0004      	movs	r4, r0
 8006fcc:	0008      	movs	r0, r1
 8006fce:	0011      	movs	r1, r2
 8006fd0:	001a      	movs	r2, r3
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4d05      	ldr	r5, [pc, #20]	; (8006fec <_write_r+0x24>)
 8006fd6:	602b      	str	r3, [r5, #0]
 8006fd8:	f7fc f893 	bl	8003102 <_write>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d103      	bne.n	8006fe8 <_write_r+0x20>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d000      	beq.n	8006fe8 <_write_r+0x20>
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	bd70      	pop	{r4, r5, r6, pc}
 8006fea:	46c0      	nop			; (mov r8, r8)
 8006fec:	20000b94 	.word	0x20000b94

08006ff0 <__errno>:
 8006ff0:	4b01      	ldr	r3, [pc, #4]	; (8006ff8 <__errno+0x8>)
 8006ff2:	6818      	ldr	r0, [r3, #0]
 8006ff4:	4770      	bx	lr
 8006ff6:	46c0      	nop			; (mov r8, r8)
 8006ff8:	200006b8 	.word	0x200006b8

08006ffc <__libc_init_array>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	2600      	movs	r6, #0
 8007000:	4c0c      	ldr	r4, [pc, #48]	; (8007034 <__libc_init_array+0x38>)
 8007002:	4d0d      	ldr	r5, [pc, #52]	; (8007038 <__libc_init_array+0x3c>)
 8007004:	1b64      	subs	r4, r4, r5
 8007006:	10a4      	asrs	r4, r4, #2
 8007008:	42a6      	cmp	r6, r4
 800700a:	d109      	bne.n	8007020 <__libc_init_array+0x24>
 800700c:	2600      	movs	r6, #0
 800700e:	f004 faa3 	bl	800b558 <_init>
 8007012:	4c0a      	ldr	r4, [pc, #40]	; (800703c <__libc_init_array+0x40>)
 8007014:	4d0a      	ldr	r5, [pc, #40]	; (8007040 <__libc_init_array+0x44>)
 8007016:	1b64      	subs	r4, r4, r5
 8007018:	10a4      	asrs	r4, r4, #2
 800701a:	42a6      	cmp	r6, r4
 800701c:	d105      	bne.n	800702a <__libc_init_array+0x2e>
 800701e:	bd70      	pop	{r4, r5, r6, pc}
 8007020:	00b3      	lsls	r3, r6, #2
 8007022:	58eb      	ldr	r3, [r5, r3]
 8007024:	4798      	blx	r3
 8007026:	3601      	adds	r6, #1
 8007028:	e7ee      	b.n	8007008 <__libc_init_array+0xc>
 800702a:	00b3      	lsls	r3, r6, #2
 800702c:	58eb      	ldr	r3, [r5, r3]
 800702e:	4798      	blx	r3
 8007030:	3601      	adds	r6, #1
 8007032:	e7f2      	b.n	800701a <__libc_init_array+0x1e>
 8007034:	0800ba94 	.word	0x0800ba94
 8007038:	0800ba94 	.word	0x0800ba94
 800703c:	0800ba9c 	.word	0x0800ba9c
 8007040:	0800ba94 	.word	0x0800ba94

08007044 <__retarget_lock_init_recursive>:
 8007044:	4770      	bx	lr

08007046 <__retarget_lock_close_recursive>:
 8007046:	4770      	bx	lr

08007048 <__retarget_lock_acquire_recursive>:
 8007048:	4770      	bx	lr

0800704a <__retarget_lock_release_recursive>:
 800704a:	4770      	bx	lr

0800704c <sysconf>:
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	b510      	push	{r4, lr}
 8007050:	2808      	cmp	r0, #8
 8007052:	d004      	beq.n	800705e <sysconf+0x12>
 8007054:	f7ff ffcc 	bl	8006ff0 <__errno>
 8007058:	2316      	movs	r3, #22
 800705a:	6003      	str	r3, [r0, #0]
 800705c:	3b17      	subs	r3, #23
 800705e:	0018      	movs	r0, r3
 8007060:	bd10      	pop	{r4, pc}

08007062 <memcpy>:
 8007062:	2300      	movs	r3, #0
 8007064:	b510      	push	{r4, lr}
 8007066:	429a      	cmp	r2, r3
 8007068:	d100      	bne.n	800706c <memcpy+0xa>
 800706a:	bd10      	pop	{r4, pc}
 800706c:	5ccc      	ldrb	r4, [r1, r3]
 800706e:	54c4      	strb	r4, [r0, r3]
 8007070:	3301      	adds	r3, #1
 8007072:	e7f8      	b.n	8007066 <memcpy+0x4>

08007074 <register_fini>:
 8007074:	4b03      	ldr	r3, [pc, #12]	; (8007084 <register_fini+0x10>)
 8007076:	b510      	push	{r4, lr}
 8007078:	2b00      	cmp	r3, #0
 800707a:	d002      	beq.n	8007082 <register_fini+0xe>
 800707c:	4802      	ldr	r0, [pc, #8]	; (8007088 <register_fini+0x14>)
 800707e:	f000 f805 	bl	800708c <atexit>
 8007082:	bd10      	pop	{r4, pc}
 8007084:	00000000 	.word	0x00000000
 8007088:	08009041 	.word	0x08009041

0800708c <atexit>:
 800708c:	2300      	movs	r3, #0
 800708e:	b510      	push	{r4, lr}
 8007090:	0001      	movs	r1, r0
 8007092:	001a      	movs	r2, r3
 8007094:	0018      	movs	r0, r3
 8007096:	f002 f825 	bl	80090e4 <__register_exitproc>
 800709a:	bd10      	pop	{r4, pc}

0800709c <_malloc_trim_r>:
 800709c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800709e:	0004      	movs	r4, r0
 80070a0:	2008      	movs	r0, #8
 80070a2:	000d      	movs	r5, r1
 80070a4:	f7ff ffd2 	bl	800704c <sysconf>
 80070a8:	0006      	movs	r6, r0
 80070aa:	0020      	movs	r0, r4
 80070ac:	f7ff fddc 	bl	8006c68 <__malloc_lock>
 80070b0:	2203      	movs	r2, #3
 80070b2:	4f21      	ldr	r7, [pc, #132]	; (8007138 <_malloc_trim_r+0x9c>)
 80070b4:	0031      	movs	r1, r6
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	4393      	bics	r3, r2
 80070bc:	1b58      	subs	r0, r3, r5
 80070be:	3811      	subs	r0, #17
 80070c0:	1980      	adds	r0, r0, r6
 80070c2:	9301      	str	r3, [sp, #4]
 80070c4:	f7f9 f83a 	bl	800013c <__udivsi3>
 80070c8:	1e45      	subs	r5, r0, #1
 80070ca:	4375      	muls	r5, r6
 80070cc:	42ae      	cmp	r6, r5
 80070ce:	dd04      	ble.n	80070da <_malloc_trim_r+0x3e>
 80070d0:	0020      	movs	r0, r4
 80070d2:	f7ff fdd1 	bl	8006c78 <__malloc_unlock>
 80070d6:	2000      	movs	r0, #0
 80070d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070da:	2100      	movs	r1, #0
 80070dc:	0020      	movs	r0, r4
 80070de:	f7ff ff61 	bl	8006fa4 <_sbrk_r>
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	9a01      	ldr	r2, [sp, #4]
 80070e6:	189b      	adds	r3, r3, r2
 80070e8:	4298      	cmp	r0, r3
 80070ea:	d1f1      	bne.n	80070d0 <_malloc_trim_r+0x34>
 80070ec:	0020      	movs	r0, r4
 80070ee:	4269      	negs	r1, r5
 80070f0:	f7ff ff58 	bl	8006fa4 <_sbrk_r>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d110      	bne.n	800711a <_malloc_trim_r+0x7e>
 80070f8:	2100      	movs	r1, #0
 80070fa:	0020      	movs	r0, r4
 80070fc:	f7ff ff52 	bl	8006fa4 <_sbrk_r>
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	1a81      	subs	r1, r0, r2
 8007104:	290f      	cmp	r1, #15
 8007106:	dde3      	ble.n	80070d0 <_malloc_trim_r+0x34>
 8007108:	4d0c      	ldr	r5, [pc, #48]	; (800713c <_malloc_trim_r+0xa0>)
 800710a:	4b0d      	ldr	r3, [pc, #52]	; (8007140 <_malloc_trim_r+0xa4>)
 800710c:	682d      	ldr	r5, [r5, #0]
 800710e:	1b40      	subs	r0, r0, r5
 8007110:	6018      	str	r0, [r3, #0]
 8007112:	2301      	movs	r3, #1
 8007114:	430b      	orrs	r3, r1
 8007116:	6053      	str	r3, [r2, #4]
 8007118:	e7da      	b.n	80070d0 <_malloc_trim_r+0x34>
 800711a:	2601      	movs	r6, #1
 800711c:	9b01      	ldr	r3, [sp, #4]
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	1b5b      	subs	r3, r3, r5
 8007122:	4333      	orrs	r3, r6
 8007124:	6053      	str	r3, [r2, #4]
 8007126:	4a06      	ldr	r2, [pc, #24]	; (8007140 <_malloc_trim_r+0xa4>)
 8007128:	0020      	movs	r0, r4
 800712a:	6813      	ldr	r3, [r2, #0]
 800712c:	1b5b      	subs	r3, r3, r5
 800712e:	6013      	str	r3, [r2, #0]
 8007130:	f7ff fda2 	bl	8006c78 <__malloc_unlock>
 8007134:	0030      	movs	r0, r6
 8007136:	e7cf      	b.n	80070d8 <_malloc_trim_r+0x3c>
 8007138:	20000010 	.word	0x20000010
 800713c:	20000418 	.word	0x20000418
 8007140:	20000a24 	.word	0x20000a24

08007144 <_free_r>:
 8007144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007146:	1e0d      	subs	r5, r1, #0
 8007148:	9001      	str	r0, [sp, #4]
 800714a:	d02d      	beq.n	80071a8 <_free_r+0x64>
 800714c:	f7ff fd8c 	bl	8006c68 <__malloc_lock>
 8007150:	2301      	movs	r3, #1
 8007152:	0029      	movs	r1, r5
 8007154:	469c      	mov	ip, r3
 8007156:	3908      	subs	r1, #8
 8007158:	684f      	ldr	r7, [r1, #4]
 800715a:	4662      	mov	r2, ip
 800715c:	003b      	movs	r3, r7
 800715e:	4664      	mov	r4, ip
 8007160:	4393      	bics	r3, r2
 8007162:	18c8      	adds	r0, r1, r3
 8007164:	6845      	ldr	r5, [r0, #4]
 8007166:	3202      	adds	r2, #2
 8007168:	4395      	bics	r5, r2
 800716a:	4a4a      	ldr	r2, [pc, #296]	; (8007294 <_free_r+0x150>)
 800716c:	4027      	ands	r7, r4
 800716e:	6896      	ldr	r6, [r2, #8]
 8007170:	4286      	cmp	r6, r0
 8007172:	d11a      	bne.n	80071aa <_free_r+0x66>
 8007174:	195b      	adds	r3, r3, r5
 8007176:	2f00      	cmp	r7, #0
 8007178:	d106      	bne.n	8007188 <_free_r+0x44>
 800717a:	6808      	ldr	r0, [r1, #0]
 800717c:	1a09      	subs	r1, r1, r0
 800717e:	688d      	ldr	r5, [r1, #8]
 8007180:	181b      	adds	r3, r3, r0
 8007182:	68c8      	ldr	r0, [r1, #12]
 8007184:	60e8      	str	r0, [r5, #12]
 8007186:	6085      	str	r5, [r0, #8]
 8007188:	2001      	movs	r0, #1
 800718a:	4318      	orrs	r0, r3
 800718c:	6048      	str	r0, [r1, #4]
 800718e:	6091      	str	r1, [r2, #8]
 8007190:	4a41      	ldr	r2, [pc, #260]	; (8007298 <_free_r+0x154>)
 8007192:	6812      	ldr	r2, [r2, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d804      	bhi.n	80071a2 <_free_r+0x5e>
 8007198:	4b40      	ldr	r3, [pc, #256]	; (800729c <_free_r+0x158>)
 800719a:	9801      	ldr	r0, [sp, #4]
 800719c:	6819      	ldr	r1, [r3, #0]
 800719e:	f7ff ff7d 	bl	800709c <_malloc_trim_r>
 80071a2:	9801      	ldr	r0, [sp, #4]
 80071a4:	f7ff fd68 	bl	8006c78 <__malloc_unlock>
 80071a8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80071aa:	2600      	movs	r6, #0
 80071ac:	6045      	str	r5, [r0, #4]
 80071ae:	42b7      	cmp	r7, r6
 80071b0:	d109      	bne.n	80071c6 <_free_r+0x82>
 80071b2:	680f      	ldr	r7, [r1, #0]
 80071b4:	4c3a      	ldr	r4, [pc, #232]	; (80072a0 <_free_r+0x15c>)
 80071b6:	1bc9      	subs	r1, r1, r7
 80071b8:	19db      	adds	r3, r3, r7
 80071ba:	688f      	ldr	r7, [r1, #8]
 80071bc:	42a7      	cmp	r7, r4
 80071be:	d02c      	beq.n	800721a <_free_r+0xd6>
 80071c0:	68cc      	ldr	r4, [r1, #12]
 80071c2:	60fc      	str	r4, [r7, #12]
 80071c4:	60a7      	str	r7, [r4, #8]
 80071c6:	1947      	adds	r7, r0, r5
 80071c8:	687c      	ldr	r4, [r7, #4]
 80071ca:	2701      	movs	r7, #1
 80071cc:	423c      	tst	r4, r7
 80071ce:	d10b      	bne.n	80071e8 <_free_r+0xa4>
 80071d0:	195b      	adds	r3, r3, r5
 80071d2:	6885      	ldr	r5, [r0, #8]
 80071d4:	2e00      	cmp	r6, #0
 80071d6:	d122      	bne.n	800721e <_free_r+0xda>
 80071d8:	4c31      	ldr	r4, [pc, #196]	; (80072a0 <_free_r+0x15c>)
 80071da:	42a5      	cmp	r5, r4
 80071dc:	d11f      	bne.n	800721e <_free_r+0xda>
 80071de:	003e      	movs	r6, r7
 80071e0:	6151      	str	r1, [r2, #20]
 80071e2:	6111      	str	r1, [r2, #16]
 80071e4:	60cd      	str	r5, [r1, #12]
 80071e6:	608d      	str	r5, [r1, #8]
 80071e8:	2501      	movs	r5, #1
 80071ea:	0028      	movs	r0, r5
 80071ec:	4318      	orrs	r0, r3
 80071ee:	6048      	str	r0, [r1, #4]
 80071f0:	50cb      	str	r3, [r1, r3]
 80071f2:	2e00      	cmp	r6, #0
 80071f4:	d1d5      	bne.n	80071a2 <_free_r+0x5e>
 80071f6:	2080      	movs	r0, #128	; 0x80
 80071f8:	0080      	lsls	r0, r0, #2
 80071fa:	4283      	cmp	r3, r0
 80071fc:	d213      	bcs.n	8007226 <_free_r+0xe2>
 80071fe:	08d8      	lsrs	r0, r3, #3
 8007200:	095b      	lsrs	r3, r3, #5
 8007202:	409d      	lsls	r5, r3
 8007204:	6853      	ldr	r3, [r2, #4]
 8007206:	431d      	orrs	r5, r3
 8007208:	00c3      	lsls	r3, r0, #3
 800720a:	189b      	adds	r3, r3, r2
 800720c:	6055      	str	r5, [r2, #4]
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	60cb      	str	r3, [r1, #12]
 8007212:	608a      	str	r2, [r1, #8]
 8007214:	6099      	str	r1, [r3, #8]
 8007216:	60d1      	str	r1, [r2, #12]
 8007218:	e7c3      	b.n	80071a2 <_free_r+0x5e>
 800721a:	4666      	mov	r6, ip
 800721c:	e7d3      	b.n	80071c6 <_free_r+0x82>
 800721e:	68c0      	ldr	r0, [r0, #12]
 8007220:	60e8      	str	r0, [r5, #12]
 8007222:	6085      	str	r5, [r0, #8]
 8007224:	e7e0      	b.n	80071e8 <_free_r+0xa4>
 8007226:	0a5d      	lsrs	r5, r3, #9
 8007228:	2d04      	cmp	r5, #4
 800722a:	d812      	bhi.n	8007252 <_free_r+0x10e>
 800722c:	0998      	lsrs	r0, r3, #6
 800722e:	3038      	adds	r0, #56	; 0x38
 8007230:	00c6      	lsls	r6, r0, #3
 8007232:	18b6      	adds	r6, r6, r2
 8007234:	68b5      	ldr	r5, [r6, #8]
 8007236:	2703      	movs	r7, #3
 8007238:	42ae      	cmp	r6, r5
 800723a:	d125      	bne.n	8007288 <_free_r+0x144>
 800723c:	2301      	movs	r3, #1
 800723e:	1080      	asrs	r0, r0, #2
 8007240:	4083      	lsls	r3, r0
 8007242:	6850      	ldr	r0, [r2, #4]
 8007244:	4303      	orrs	r3, r0
 8007246:	6053      	str	r3, [r2, #4]
 8007248:	60ce      	str	r6, [r1, #12]
 800724a:	608d      	str	r5, [r1, #8]
 800724c:	60b1      	str	r1, [r6, #8]
 800724e:	60e9      	str	r1, [r5, #12]
 8007250:	e7a7      	b.n	80071a2 <_free_r+0x5e>
 8007252:	2d14      	cmp	r5, #20
 8007254:	d802      	bhi.n	800725c <_free_r+0x118>
 8007256:	0028      	movs	r0, r5
 8007258:	305b      	adds	r0, #91	; 0x5b
 800725a:	e7e9      	b.n	8007230 <_free_r+0xec>
 800725c:	2d54      	cmp	r5, #84	; 0x54
 800725e:	d802      	bhi.n	8007266 <_free_r+0x122>
 8007260:	0b18      	lsrs	r0, r3, #12
 8007262:	306e      	adds	r0, #110	; 0x6e
 8007264:	e7e4      	b.n	8007230 <_free_r+0xec>
 8007266:	20aa      	movs	r0, #170	; 0xaa
 8007268:	0040      	lsls	r0, r0, #1
 800726a:	4285      	cmp	r5, r0
 800726c:	d802      	bhi.n	8007274 <_free_r+0x130>
 800726e:	0bd8      	lsrs	r0, r3, #15
 8007270:	3077      	adds	r0, #119	; 0x77
 8007272:	e7dd      	b.n	8007230 <_free_r+0xec>
 8007274:	4e0b      	ldr	r6, [pc, #44]	; (80072a4 <_free_r+0x160>)
 8007276:	207e      	movs	r0, #126	; 0x7e
 8007278:	42b5      	cmp	r5, r6
 800727a:	d8d9      	bhi.n	8007230 <_free_r+0xec>
 800727c:	0c98      	lsrs	r0, r3, #18
 800727e:	307c      	adds	r0, #124	; 0x7c
 8007280:	e7d6      	b.n	8007230 <_free_r+0xec>
 8007282:	68ad      	ldr	r5, [r5, #8]
 8007284:	42ae      	cmp	r6, r5
 8007286:	d003      	beq.n	8007290 <_free_r+0x14c>
 8007288:	686a      	ldr	r2, [r5, #4]
 800728a:	43ba      	bics	r2, r7
 800728c:	429a      	cmp	r2, r3
 800728e:	d8f8      	bhi.n	8007282 <_free_r+0x13e>
 8007290:	68ee      	ldr	r6, [r5, #12]
 8007292:	e7d9      	b.n	8007248 <_free_r+0x104>
 8007294:	20000010 	.word	0x20000010
 8007298:	2000041c 	.word	0x2000041c
 800729c:	20000a54 	.word	0x20000a54
 80072a0:	20000018 	.word	0x20000018
 80072a4:	00000554 	.word	0x00000554

080072a8 <__ascii_mbtowc>:
 80072a8:	b082      	sub	sp, #8
 80072aa:	2900      	cmp	r1, #0
 80072ac:	d100      	bne.n	80072b0 <__ascii_mbtowc+0x8>
 80072ae:	a901      	add	r1, sp, #4
 80072b0:	1e10      	subs	r0, r2, #0
 80072b2:	d006      	beq.n	80072c2 <__ascii_mbtowc+0x1a>
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d006      	beq.n	80072c6 <__ascii_mbtowc+0x1e>
 80072b8:	7813      	ldrb	r3, [r2, #0]
 80072ba:	600b      	str	r3, [r1, #0]
 80072bc:	7810      	ldrb	r0, [r2, #0]
 80072be:	1e43      	subs	r3, r0, #1
 80072c0:	4198      	sbcs	r0, r3
 80072c2:	b002      	add	sp, #8
 80072c4:	4770      	bx	lr
 80072c6:	2002      	movs	r0, #2
 80072c8:	4240      	negs	r0, r0
 80072ca:	e7fa      	b.n	80072c2 <__ascii_mbtowc+0x1a>

080072cc <_Balloc>:
 80072cc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80072ce:	b570      	push	{r4, r5, r6, lr}
 80072d0:	0006      	movs	r6, r0
 80072d2:	000c      	movs	r4, r1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d012      	beq.n	80072fe <_Balloc+0x32>
 80072d8:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80072da:	00a2      	lsls	r2, r4, #2
 80072dc:	189b      	adds	r3, r3, r2
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	2800      	cmp	r0, #0
 80072e2:	d115      	bne.n	8007310 <_Balloc+0x44>
 80072e4:	2101      	movs	r1, #1
 80072e6:	000d      	movs	r5, r1
 80072e8:	40a5      	lsls	r5, r4
 80072ea:	1d6a      	adds	r2, r5, #5
 80072ec:	0030      	movs	r0, r6
 80072ee:	0092      	lsls	r2, r2, #2
 80072f0:	f001 ff56 	bl	80091a0 <_calloc_r>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	d009      	beq.n	800730c <_Balloc+0x40>
 80072f8:	6044      	str	r4, [r0, #4]
 80072fa:	6085      	str	r5, [r0, #8]
 80072fc:	e00a      	b.n	8007314 <_Balloc+0x48>
 80072fe:	2221      	movs	r2, #33	; 0x21
 8007300:	2104      	movs	r1, #4
 8007302:	f001 ff4d 	bl	80091a0 <_calloc_r>
 8007306:	6470      	str	r0, [r6, #68]	; 0x44
 8007308:	2800      	cmp	r0, #0
 800730a:	d1e5      	bne.n	80072d8 <_Balloc+0xc>
 800730c:	2000      	movs	r0, #0
 800730e:	bd70      	pop	{r4, r5, r6, pc}
 8007310:	6802      	ldr	r2, [r0, #0]
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	2300      	movs	r3, #0
 8007316:	6103      	str	r3, [r0, #16]
 8007318:	60c3      	str	r3, [r0, #12]
 800731a:	e7f8      	b.n	800730e <_Balloc+0x42>

0800731c <_Bfree>:
 800731c:	2900      	cmp	r1, #0
 800731e:	d006      	beq.n	800732e <_Bfree+0x12>
 8007320:	684a      	ldr	r2, [r1, #4]
 8007322:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007324:	0092      	lsls	r2, r2, #2
 8007326:	189b      	adds	r3, r3, r2
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	600a      	str	r2, [r1, #0]
 800732c:	6019      	str	r1, [r3, #0]
 800732e:	4770      	bx	lr

08007330 <__multadd>:
 8007330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007332:	000e      	movs	r6, r1
 8007334:	9001      	str	r0, [sp, #4]
 8007336:	000c      	movs	r4, r1
 8007338:	001d      	movs	r5, r3
 800733a:	2000      	movs	r0, #0
 800733c:	690f      	ldr	r7, [r1, #16]
 800733e:	3614      	adds	r6, #20
 8007340:	6833      	ldr	r3, [r6, #0]
 8007342:	3001      	adds	r0, #1
 8007344:	b299      	uxth	r1, r3
 8007346:	4351      	muls	r1, r2
 8007348:	0c1b      	lsrs	r3, r3, #16
 800734a:	4353      	muls	r3, r2
 800734c:	1949      	adds	r1, r1, r5
 800734e:	0c0d      	lsrs	r5, r1, #16
 8007350:	195b      	adds	r3, r3, r5
 8007352:	0c1d      	lsrs	r5, r3, #16
 8007354:	b289      	uxth	r1, r1
 8007356:	041b      	lsls	r3, r3, #16
 8007358:	185b      	adds	r3, r3, r1
 800735a:	c608      	stmia	r6!, {r3}
 800735c:	4287      	cmp	r7, r0
 800735e:	dcef      	bgt.n	8007340 <__multadd+0x10>
 8007360:	2d00      	cmp	r5, #0
 8007362:	d022      	beq.n	80073aa <__multadd+0x7a>
 8007364:	68a3      	ldr	r3, [r4, #8]
 8007366:	42bb      	cmp	r3, r7
 8007368:	dc19      	bgt.n	800739e <__multadd+0x6e>
 800736a:	6861      	ldr	r1, [r4, #4]
 800736c:	9801      	ldr	r0, [sp, #4]
 800736e:	3101      	adds	r1, #1
 8007370:	f7ff ffac 	bl	80072cc <_Balloc>
 8007374:	1e06      	subs	r6, r0, #0
 8007376:	d105      	bne.n	8007384 <__multadd+0x54>
 8007378:	0032      	movs	r2, r6
 800737a:	21ba      	movs	r1, #186	; 0xba
 800737c:	4b0c      	ldr	r3, [pc, #48]	; (80073b0 <__multadd+0x80>)
 800737e:	480d      	ldr	r0, [pc, #52]	; (80073b4 <__multadd+0x84>)
 8007380:	f001 fef0 	bl	8009164 <__assert_func>
 8007384:	0021      	movs	r1, r4
 8007386:	6922      	ldr	r2, [r4, #16]
 8007388:	310c      	adds	r1, #12
 800738a:	3202      	adds	r2, #2
 800738c:	0092      	lsls	r2, r2, #2
 800738e:	300c      	adds	r0, #12
 8007390:	f7ff fe67 	bl	8007062 <memcpy>
 8007394:	0021      	movs	r1, r4
 8007396:	9801      	ldr	r0, [sp, #4]
 8007398:	f7ff ffc0 	bl	800731c <_Bfree>
 800739c:	0034      	movs	r4, r6
 800739e:	1d3b      	adds	r3, r7, #4
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	18e3      	adds	r3, r4, r3
 80073a4:	605d      	str	r5, [r3, #4]
 80073a6:	1c7b      	adds	r3, r7, #1
 80073a8:	6123      	str	r3, [r4, #16]
 80073aa:	0020      	movs	r0, r4
 80073ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073ae:	46c0      	nop			; (mov r8, r8)
 80073b0:	0800b80b 	.word	0x0800b80b
 80073b4:	0800b81c 	.word	0x0800b81c

080073b8 <__hi0bits>:
 80073b8:	0003      	movs	r3, r0
 80073ba:	0c02      	lsrs	r2, r0, #16
 80073bc:	2000      	movs	r0, #0
 80073be:	4282      	cmp	r2, r0
 80073c0:	d101      	bne.n	80073c6 <__hi0bits+0xe>
 80073c2:	041b      	lsls	r3, r3, #16
 80073c4:	3010      	adds	r0, #16
 80073c6:	0e1a      	lsrs	r2, r3, #24
 80073c8:	d101      	bne.n	80073ce <__hi0bits+0x16>
 80073ca:	3008      	adds	r0, #8
 80073cc:	021b      	lsls	r3, r3, #8
 80073ce:	0f1a      	lsrs	r2, r3, #28
 80073d0:	d101      	bne.n	80073d6 <__hi0bits+0x1e>
 80073d2:	3004      	adds	r0, #4
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	0f9a      	lsrs	r2, r3, #30
 80073d8:	d101      	bne.n	80073de <__hi0bits+0x26>
 80073da:	3002      	adds	r0, #2
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	2b00      	cmp	r3, #0
 80073e0:	db03      	blt.n	80073ea <__hi0bits+0x32>
 80073e2:	3001      	adds	r0, #1
 80073e4:	005b      	lsls	r3, r3, #1
 80073e6:	d400      	bmi.n	80073ea <__hi0bits+0x32>
 80073e8:	2020      	movs	r0, #32
 80073ea:	4770      	bx	lr

080073ec <__lo0bits>:
 80073ec:	6803      	ldr	r3, [r0, #0]
 80073ee:	0001      	movs	r1, r0
 80073f0:	2207      	movs	r2, #7
 80073f2:	0018      	movs	r0, r3
 80073f4:	4010      	ands	r0, r2
 80073f6:	4213      	tst	r3, r2
 80073f8:	d00d      	beq.n	8007416 <__lo0bits+0x2a>
 80073fa:	3a06      	subs	r2, #6
 80073fc:	2000      	movs	r0, #0
 80073fe:	4213      	tst	r3, r2
 8007400:	d105      	bne.n	800740e <__lo0bits+0x22>
 8007402:	3002      	adds	r0, #2
 8007404:	4203      	tst	r3, r0
 8007406:	d003      	beq.n	8007410 <__lo0bits+0x24>
 8007408:	40d3      	lsrs	r3, r2
 800740a:	0010      	movs	r0, r2
 800740c:	600b      	str	r3, [r1, #0]
 800740e:	4770      	bx	lr
 8007410:	089b      	lsrs	r3, r3, #2
 8007412:	600b      	str	r3, [r1, #0]
 8007414:	e7fb      	b.n	800740e <__lo0bits+0x22>
 8007416:	b29a      	uxth	r2, r3
 8007418:	2a00      	cmp	r2, #0
 800741a:	d101      	bne.n	8007420 <__lo0bits+0x34>
 800741c:	2010      	movs	r0, #16
 800741e:	0c1b      	lsrs	r3, r3, #16
 8007420:	b2da      	uxtb	r2, r3
 8007422:	2a00      	cmp	r2, #0
 8007424:	d101      	bne.n	800742a <__lo0bits+0x3e>
 8007426:	3008      	adds	r0, #8
 8007428:	0a1b      	lsrs	r3, r3, #8
 800742a:	071a      	lsls	r2, r3, #28
 800742c:	d101      	bne.n	8007432 <__lo0bits+0x46>
 800742e:	3004      	adds	r0, #4
 8007430:	091b      	lsrs	r3, r3, #4
 8007432:	079a      	lsls	r2, r3, #30
 8007434:	d101      	bne.n	800743a <__lo0bits+0x4e>
 8007436:	3002      	adds	r0, #2
 8007438:	089b      	lsrs	r3, r3, #2
 800743a:	07da      	lsls	r2, r3, #31
 800743c:	d4e9      	bmi.n	8007412 <__lo0bits+0x26>
 800743e:	3001      	adds	r0, #1
 8007440:	085b      	lsrs	r3, r3, #1
 8007442:	d1e6      	bne.n	8007412 <__lo0bits+0x26>
 8007444:	2020      	movs	r0, #32
 8007446:	e7e2      	b.n	800740e <__lo0bits+0x22>

08007448 <__i2b>:
 8007448:	b510      	push	{r4, lr}
 800744a:	000c      	movs	r4, r1
 800744c:	2101      	movs	r1, #1
 800744e:	f7ff ff3d 	bl	80072cc <_Balloc>
 8007452:	2800      	cmp	r0, #0
 8007454:	d107      	bne.n	8007466 <__i2b+0x1e>
 8007456:	2146      	movs	r1, #70	; 0x46
 8007458:	4c05      	ldr	r4, [pc, #20]	; (8007470 <__i2b+0x28>)
 800745a:	0002      	movs	r2, r0
 800745c:	4b05      	ldr	r3, [pc, #20]	; (8007474 <__i2b+0x2c>)
 800745e:	0020      	movs	r0, r4
 8007460:	31ff      	adds	r1, #255	; 0xff
 8007462:	f001 fe7f 	bl	8009164 <__assert_func>
 8007466:	2301      	movs	r3, #1
 8007468:	6144      	str	r4, [r0, #20]
 800746a:	6103      	str	r3, [r0, #16]
 800746c:	bd10      	pop	{r4, pc}
 800746e:	46c0      	nop			; (mov r8, r8)
 8007470:	0800b81c 	.word	0x0800b81c
 8007474:	0800b80b 	.word	0x0800b80b

08007478 <__multiply>:
 8007478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800747a:	0015      	movs	r5, r2
 800747c:	690a      	ldr	r2, [r1, #16]
 800747e:	692b      	ldr	r3, [r5, #16]
 8007480:	000c      	movs	r4, r1
 8007482:	b08b      	sub	sp, #44	; 0x2c
 8007484:	429a      	cmp	r2, r3
 8007486:	da01      	bge.n	800748c <__multiply+0x14>
 8007488:	002c      	movs	r4, r5
 800748a:	000d      	movs	r5, r1
 800748c:	6927      	ldr	r7, [r4, #16]
 800748e:	692e      	ldr	r6, [r5, #16]
 8007490:	6861      	ldr	r1, [r4, #4]
 8007492:	19bb      	adds	r3, r7, r6
 8007494:	9303      	str	r3, [sp, #12]
 8007496:	68a3      	ldr	r3, [r4, #8]
 8007498:	19ba      	adds	r2, r7, r6
 800749a:	4293      	cmp	r3, r2
 800749c:	da00      	bge.n	80074a0 <__multiply+0x28>
 800749e:	3101      	adds	r1, #1
 80074a0:	f7ff ff14 	bl	80072cc <_Balloc>
 80074a4:	9002      	str	r0, [sp, #8]
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d106      	bne.n	80074b8 <__multiply+0x40>
 80074aa:	21b1      	movs	r1, #177	; 0xb1
 80074ac:	4b48      	ldr	r3, [pc, #288]	; (80075d0 <__multiply+0x158>)
 80074ae:	4849      	ldr	r0, [pc, #292]	; (80075d4 <__multiply+0x15c>)
 80074b0:	9a02      	ldr	r2, [sp, #8]
 80074b2:	0049      	lsls	r1, r1, #1
 80074b4:	f001 fe56 	bl	8009164 <__assert_func>
 80074b8:	9b02      	ldr	r3, [sp, #8]
 80074ba:	2200      	movs	r2, #0
 80074bc:	3314      	adds	r3, #20
 80074be:	469c      	mov	ip, r3
 80074c0:	19bb      	adds	r3, r7, r6
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4463      	add	r3, ip
 80074c6:	9304      	str	r3, [sp, #16]
 80074c8:	4663      	mov	r3, ip
 80074ca:	9904      	ldr	r1, [sp, #16]
 80074cc:	428b      	cmp	r3, r1
 80074ce:	d32a      	bcc.n	8007526 <__multiply+0xae>
 80074d0:	0023      	movs	r3, r4
 80074d2:	00bf      	lsls	r7, r7, #2
 80074d4:	3314      	adds	r3, #20
 80074d6:	3514      	adds	r5, #20
 80074d8:	9308      	str	r3, [sp, #32]
 80074da:	00b6      	lsls	r6, r6, #2
 80074dc:	19db      	adds	r3, r3, r7
 80074de:	9305      	str	r3, [sp, #20]
 80074e0:	19ab      	adds	r3, r5, r6
 80074e2:	9309      	str	r3, [sp, #36]	; 0x24
 80074e4:	2304      	movs	r3, #4
 80074e6:	9306      	str	r3, [sp, #24]
 80074e8:	0023      	movs	r3, r4
 80074ea:	9a05      	ldr	r2, [sp, #20]
 80074ec:	3315      	adds	r3, #21
 80074ee:	9501      	str	r5, [sp, #4]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d305      	bcc.n	8007500 <__multiply+0x88>
 80074f4:	1b13      	subs	r3, r2, r4
 80074f6:	3b15      	subs	r3, #21
 80074f8:	089b      	lsrs	r3, r3, #2
 80074fa:	3301      	adds	r3, #1
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	9306      	str	r3, [sp, #24]
 8007500:	9b01      	ldr	r3, [sp, #4]
 8007502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007504:	4293      	cmp	r3, r2
 8007506:	d310      	bcc.n	800752a <__multiply+0xb2>
 8007508:	9b03      	ldr	r3, [sp, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	dd05      	ble.n	800751a <__multiply+0xa2>
 800750e:	9b04      	ldr	r3, [sp, #16]
 8007510:	3b04      	subs	r3, #4
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d056      	beq.n	80075c8 <__multiply+0x150>
 800751a:	9b02      	ldr	r3, [sp, #8]
 800751c:	9a03      	ldr	r2, [sp, #12]
 800751e:	0018      	movs	r0, r3
 8007520:	611a      	str	r2, [r3, #16]
 8007522:	b00b      	add	sp, #44	; 0x2c
 8007524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007526:	c304      	stmia	r3!, {r2}
 8007528:	e7cf      	b.n	80074ca <__multiply+0x52>
 800752a:	9b01      	ldr	r3, [sp, #4]
 800752c:	6818      	ldr	r0, [r3, #0]
 800752e:	b280      	uxth	r0, r0
 8007530:	2800      	cmp	r0, #0
 8007532:	d01e      	beq.n	8007572 <__multiply+0xfa>
 8007534:	4667      	mov	r7, ip
 8007536:	2500      	movs	r5, #0
 8007538:	9e08      	ldr	r6, [sp, #32]
 800753a:	ce02      	ldmia	r6!, {r1}
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	9307      	str	r3, [sp, #28]
 8007540:	b28b      	uxth	r3, r1
 8007542:	4343      	muls	r3, r0
 8007544:	001a      	movs	r2, r3
 8007546:	466b      	mov	r3, sp
 8007548:	8b9b      	ldrh	r3, [r3, #28]
 800754a:	18d3      	adds	r3, r2, r3
 800754c:	195b      	adds	r3, r3, r5
 800754e:	0c0d      	lsrs	r5, r1, #16
 8007550:	4345      	muls	r5, r0
 8007552:	9a07      	ldr	r2, [sp, #28]
 8007554:	0c11      	lsrs	r1, r2, #16
 8007556:	1869      	adds	r1, r5, r1
 8007558:	0c1a      	lsrs	r2, r3, #16
 800755a:	188a      	adds	r2, r1, r2
 800755c:	b29b      	uxth	r3, r3
 800755e:	0c15      	lsrs	r5, r2, #16
 8007560:	0412      	lsls	r2, r2, #16
 8007562:	431a      	orrs	r2, r3
 8007564:	9b05      	ldr	r3, [sp, #20]
 8007566:	c704      	stmia	r7!, {r2}
 8007568:	42b3      	cmp	r3, r6
 800756a:	d8e6      	bhi.n	800753a <__multiply+0xc2>
 800756c:	4663      	mov	r3, ip
 800756e:	9a06      	ldr	r2, [sp, #24]
 8007570:	509d      	str	r5, [r3, r2]
 8007572:	9b01      	ldr	r3, [sp, #4]
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	0c00      	lsrs	r0, r0, #16
 8007578:	d020      	beq.n	80075bc <__multiply+0x144>
 800757a:	4663      	mov	r3, ip
 800757c:	0025      	movs	r5, r4
 800757e:	4661      	mov	r1, ip
 8007580:	2700      	movs	r7, #0
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3514      	adds	r5, #20
 8007586:	682a      	ldr	r2, [r5, #0]
 8007588:	680e      	ldr	r6, [r1, #0]
 800758a:	b292      	uxth	r2, r2
 800758c:	4342      	muls	r2, r0
 800758e:	0c36      	lsrs	r6, r6, #16
 8007590:	1992      	adds	r2, r2, r6
 8007592:	19d2      	adds	r2, r2, r7
 8007594:	0416      	lsls	r6, r2, #16
 8007596:	b29b      	uxth	r3, r3
 8007598:	431e      	orrs	r6, r3
 800759a:	600e      	str	r6, [r1, #0]
 800759c:	cd40      	ldmia	r5!, {r6}
 800759e:	684b      	ldr	r3, [r1, #4]
 80075a0:	0c36      	lsrs	r6, r6, #16
 80075a2:	4346      	muls	r6, r0
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	0c12      	lsrs	r2, r2, #16
 80075a8:	18f3      	adds	r3, r6, r3
 80075aa:	189b      	adds	r3, r3, r2
 80075ac:	9a05      	ldr	r2, [sp, #20]
 80075ae:	0c1f      	lsrs	r7, r3, #16
 80075b0:	3104      	adds	r1, #4
 80075b2:	42aa      	cmp	r2, r5
 80075b4:	d8e7      	bhi.n	8007586 <__multiply+0x10e>
 80075b6:	4662      	mov	r2, ip
 80075b8:	9906      	ldr	r1, [sp, #24]
 80075ba:	5053      	str	r3, [r2, r1]
 80075bc:	9b01      	ldr	r3, [sp, #4]
 80075be:	3304      	adds	r3, #4
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	2304      	movs	r3, #4
 80075c4:	449c      	add	ip, r3
 80075c6:	e79b      	b.n	8007500 <__multiply+0x88>
 80075c8:	9b03      	ldr	r3, [sp, #12]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	9303      	str	r3, [sp, #12]
 80075ce:	e79b      	b.n	8007508 <__multiply+0x90>
 80075d0:	0800b80b 	.word	0x0800b80b
 80075d4:	0800b81c 	.word	0x0800b81c

080075d8 <__pow5mult>:
 80075d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075da:	2303      	movs	r3, #3
 80075dc:	0015      	movs	r5, r2
 80075de:	0007      	movs	r7, r0
 80075e0:	000e      	movs	r6, r1
 80075e2:	401a      	ands	r2, r3
 80075e4:	421d      	tst	r5, r3
 80075e6:	d008      	beq.n	80075fa <__pow5mult+0x22>
 80075e8:	491a      	ldr	r1, [pc, #104]	; (8007654 <__pow5mult+0x7c>)
 80075ea:	3a01      	subs	r2, #1
 80075ec:	0092      	lsls	r2, r2, #2
 80075ee:	5852      	ldr	r2, [r2, r1]
 80075f0:	2300      	movs	r3, #0
 80075f2:	0031      	movs	r1, r6
 80075f4:	f7ff fe9c 	bl	8007330 <__multadd>
 80075f8:	0006      	movs	r6, r0
 80075fa:	10ad      	asrs	r5, r5, #2
 80075fc:	d027      	beq.n	800764e <__pow5mult+0x76>
 80075fe:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8007600:	2c00      	cmp	r4, #0
 8007602:	d107      	bne.n	8007614 <__pow5mult+0x3c>
 8007604:	0038      	movs	r0, r7
 8007606:	4914      	ldr	r1, [pc, #80]	; (8007658 <__pow5mult+0x80>)
 8007608:	f7ff ff1e 	bl	8007448 <__i2b>
 800760c:	2300      	movs	r3, #0
 800760e:	0004      	movs	r4, r0
 8007610:	6438      	str	r0, [r7, #64]	; 0x40
 8007612:	6003      	str	r3, [r0, #0]
 8007614:	2301      	movs	r3, #1
 8007616:	421d      	tst	r5, r3
 8007618:	d00a      	beq.n	8007630 <__pow5mult+0x58>
 800761a:	0031      	movs	r1, r6
 800761c:	0022      	movs	r2, r4
 800761e:	0038      	movs	r0, r7
 8007620:	f7ff ff2a 	bl	8007478 <__multiply>
 8007624:	0031      	movs	r1, r6
 8007626:	9001      	str	r0, [sp, #4]
 8007628:	0038      	movs	r0, r7
 800762a:	f7ff fe77 	bl	800731c <_Bfree>
 800762e:	9e01      	ldr	r6, [sp, #4]
 8007630:	106d      	asrs	r5, r5, #1
 8007632:	d00c      	beq.n	800764e <__pow5mult+0x76>
 8007634:	6820      	ldr	r0, [r4, #0]
 8007636:	2800      	cmp	r0, #0
 8007638:	d107      	bne.n	800764a <__pow5mult+0x72>
 800763a:	0022      	movs	r2, r4
 800763c:	0021      	movs	r1, r4
 800763e:	0038      	movs	r0, r7
 8007640:	f7ff ff1a 	bl	8007478 <__multiply>
 8007644:	2300      	movs	r3, #0
 8007646:	6020      	str	r0, [r4, #0]
 8007648:	6003      	str	r3, [r0, #0]
 800764a:	0004      	movs	r4, r0
 800764c:	e7e2      	b.n	8007614 <__pow5mult+0x3c>
 800764e:	0030      	movs	r0, r6
 8007650:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007652:	46c0      	nop			; (mov r8, r8)
 8007654:	0800b968 	.word	0x0800b968
 8007658:	00000271 	.word	0x00000271

0800765c <__lshift>:
 800765c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800765e:	000c      	movs	r4, r1
 8007660:	0017      	movs	r7, r2
 8007662:	6923      	ldr	r3, [r4, #16]
 8007664:	1155      	asrs	r5, r2, #5
 8007666:	b087      	sub	sp, #28
 8007668:	18eb      	adds	r3, r5, r3
 800766a:	9302      	str	r3, [sp, #8]
 800766c:	3301      	adds	r3, #1
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	6849      	ldr	r1, [r1, #4]
 8007672:	68a3      	ldr	r3, [r4, #8]
 8007674:	9004      	str	r0, [sp, #16]
 8007676:	9a01      	ldr	r2, [sp, #4]
 8007678:	4293      	cmp	r3, r2
 800767a:	db10      	blt.n	800769e <__lshift+0x42>
 800767c:	9804      	ldr	r0, [sp, #16]
 800767e:	f7ff fe25 	bl	80072cc <_Balloc>
 8007682:	2300      	movs	r3, #0
 8007684:	0002      	movs	r2, r0
 8007686:	0006      	movs	r6, r0
 8007688:	0019      	movs	r1, r3
 800768a:	3214      	adds	r2, #20
 800768c:	4298      	cmp	r0, r3
 800768e:	d10c      	bne.n	80076aa <__lshift+0x4e>
 8007690:	31df      	adds	r1, #223	; 0xdf
 8007692:	0032      	movs	r2, r6
 8007694:	4b26      	ldr	r3, [pc, #152]	; (8007730 <__lshift+0xd4>)
 8007696:	4827      	ldr	r0, [pc, #156]	; (8007734 <__lshift+0xd8>)
 8007698:	31ff      	adds	r1, #255	; 0xff
 800769a:	f001 fd63 	bl	8009164 <__assert_func>
 800769e:	3101      	adds	r1, #1
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	e7e8      	b.n	8007676 <__lshift+0x1a>
 80076a4:	0098      	lsls	r0, r3, #2
 80076a6:	5011      	str	r1, [r2, r0]
 80076a8:	3301      	adds	r3, #1
 80076aa:	42ab      	cmp	r3, r5
 80076ac:	dbfa      	blt.n	80076a4 <__lshift+0x48>
 80076ae:	43eb      	mvns	r3, r5
 80076b0:	17db      	asrs	r3, r3, #31
 80076b2:	401d      	ands	r5, r3
 80076b4:	211f      	movs	r1, #31
 80076b6:	0023      	movs	r3, r4
 80076b8:	0038      	movs	r0, r7
 80076ba:	00ad      	lsls	r5, r5, #2
 80076bc:	1955      	adds	r5, r2, r5
 80076be:	6922      	ldr	r2, [r4, #16]
 80076c0:	3314      	adds	r3, #20
 80076c2:	0092      	lsls	r2, r2, #2
 80076c4:	4008      	ands	r0, r1
 80076c6:	4684      	mov	ip, r0
 80076c8:	189a      	adds	r2, r3, r2
 80076ca:	420f      	tst	r7, r1
 80076cc:	d02a      	beq.n	8007724 <__lshift+0xc8>
 80076ce:	3101      	adds	r1, #1
 80076d0:	1a09      	subs	r1, r1, r0
 80076d2:	9105      	str	r1, [sp, #20]
 80076d4:	2100      	movs	r1, #0
 80076d6:	9503      	str	r5, [sp, #12]
 80076d8:	4667      	mov	r7, ip
 80076da:	6818      	ldr	r0, [r3, #0]
 80076dc:	40b8      	lsls	r0, r7
 80076de:	4308      	orrs	r0, r1
 80076e0:	9903      	ldr	r1, [sp, #12]
 80076e2:	c101      	stmia	r1!, {r0}
 80076e4:	9103      	str	r1, [sp, #12]
 80076e6:	9805      	ldr	r0, [sp, #20]
 80076e8:	cb02      	ldmia	r3!, {r1}
 80076ea:	40c1      	lsrs	r1, r0
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d8f3      	bhi.n	80076d8 <__lshift+0x7c>
 80076f0:	0020      	movs	r0, r4
 80076f2:	3015      	adds	r0, #21
 80076f4:	2304      	movs	r3, #4
 80076f6:	4282      	cmp	r2, r0
 80076f8:	d304      	bcc.n	8007704 <__lshift+0xa8>
 80076fa:	1b13      	subs	r3, r2, r4
 80076fc:	3b15      	subs	r3, #21
 80076fe:	089b      	lsrs	r3, r3, #2
 8007700:	3301      	adds	r3, #1
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	50e9      	str	r1, [r5, r3]
 8007706:	2900      	cmp	r1, #0
 8007708:	d002      	beq.n	8007710 <__lshift+0xb4>
 800770a:	9b02      	ldr	r3, [sp, #8]
 800770c:	3302      	adds	r3, #2
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	9b01      	ldr	r3, [sp, #4]
 8007712:	9804      	ldr	r0, [sp, #16]
 8007714:	3b01      	subs	r3, #1
 8007716:	0021      	movs	r1, r4
 8007718:	6133      	str	r3, [r6, #16]
 800771a:	f7ff fdff 	bl	800731c <_Bfree>
 800771e:	0030      	movs	r0, r6
 8007720:	b007      	add	sp, #28
 8007722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007724:	cb02      	ldmia	r3!, {r1}
 8007726:	c502      	stmia	r5!, {r1}
 8007728:	429a      	cmp	r2, r3
 800772a:	d8fb      	bhi.n	8007724 <__lshift+0xc8>
 800772c:	e7f0      	b.n	8007710 <__lshift+0xb4>
 800772e:	46c0      	nop			; (mov r8, r8)
 8007730:	0800b80b 	.word	0x0800b80b
 8007734:	0800b81c 	.word	0x0800b81c

08007738 <__mcmp>:
 8007738:	b530      	push	{r4, r5, lr}
 800773a:	690b      	ldr	r3, [r1, #16]
 800773c:	6904      	ldr	r4, [r0, #16]
 800773e:	0002      	movs	r2, r0
 8007740:	1ae0      	subs	r0, r4, r3
 8007742:	429c      	cmp	r4, r3
 8007744:	d10e      	bne.n	8007764 <__mcmp+0x2c>
 8007746:	3214      	adds	r2, #20
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	3114      	adds	r1, #20
 800774c:	0014      	movs	r4, r2
 800774e:	18c9      	adds	r1, r1, r3
 8007750:	18d2      	adds	r2, r2, r3
 8007752:	3a04      	subs	r2, #4
 8007754:	3904      	subs	r1, #4
 8007756:	6815      	ldr	r5, [r2, #0]
 8007758:	680b      	ldr	r3, [r1, #0]
 800775a:	429d      	cmp	r5, r3
 800775c:	d003      	beq.n	8007766 <__mcmp+0x2e>
 800775e:	2001      	movs	r0, #1
 8007760:	429d      	cmp	r5, r3
 8007762:	d303      	bcc.n	800776c <__mcmp+0x34>
 8007764:	bd30      	pop	{r4, r5, pc}
 8007766:	4294      	cmp	r4, r2
 8007768:	d3f3      	bcc.n	8007752 <__mcmp+0x1a>
 800776a:	e7fb      	b.n	8007764 <__mcmp+0x2c>
 800776c:	4240      	negs	r0, r0
 800776e:	e7f9      	b.n	8007764 <__mcmp+0x2c>

08007770 <__mdiff>:
 8007770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007772:	000e      	movs	r6, r1
 8007774:	0007      	movs	r7, r0
 8007776:	0011      	movs	r1, r2
 8007778:	0030      	movs	r0, r6
 800777a:	b087      	sub	sp, #28
 800777c:	0014      	movs	r4, r2
 800777e:	f7ff ffdb 	bl	8007738 <__mcmp>
 8007782:	1e05      	subs	r5, r0, #0
 8007784:	d110      	bne.n	80077a8 <__mdiff+0x38>
 8007786:	0001      	movs	r1, r0
 8007788:	0038      	movs	r0, r7
 800778a:	f7ff fd9f 	bl	80072cc <_Balloc>
 800778e:	1e02      	subs	r2, r0, #0
 8007790:	d104      	bne.n	800779c <__mdiff+0x2c>
 8007792:	4b3f      	ldr	r3, [pc, #252]	; (8007890 <__mdiff+0x120>)
 8007794:	483f      	ldr	r0, [pc, #252]	; (8007894 <__mdiff+0x124>)
 8007796:	4940      	ldr	r1, [pc, #256]	; (8007898 <__mdiff+0x128>)
 8007798:	f001 fce4 	bl	8009164 <__assert_func>
 800779c:	2301      	movs	r3, #1
 800779e:	6145      	str	r5, [r0, #20]
 80077a0:	6103      	str	r3, [r0, #16]
 80077a2:	0010      	movs	r0, r2
 80077a4:	b007      	add	sp, #28
 80077a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077a8:	2301      	movs	r3, #1
 80077aa:	9301      	str	r3, [sp, #4]
 80077ac:	2800      	cmp	r0, #0
 80077ae:	db04      	blt.n	80077ba <__mdiff+0x4a>
 80077b0:	0023      	movs	r3, r4
 80077b2:	0034      	movs	r4, r6
 80077b4:	001e      	movs	r6, r3
 80077b6:	2300      	movs	r3, #0
 80077b8:	9301      	str	r3, [sp, #4]
 80077ba:	0038      	movs	r0, r7
 80077bc:	6861      	ldr	r1, [r4, #4]
 80077be:	f7ff fd85 	bl	80072cc <_Balloc>
 80077c2:	1e02      	subs	r2, r0, #0
 80077c4:	d103      	bne.n	80077ce <__mdiff+0x5e>
 80077c6:	4b32      	ldr	r3, [pc, #200]	; (8007890 <__mdiff+0x120>)
 80077c8:	4832      	ldr	r0, [pc, #200]	; (8007894 <__mdiff+0x124>)
 80077ca:	4934      	ldr	r1, [pc, #208]	; (800789c <__mdiff+0x12c>)
 80077cc:	e7e4      	b.n	8007798 <__mdiff+0x28>
 80077ce:	9b01      	ldr	r3, [sp, #4]
 80077d0:	2700      	movs	r7, #0
 80077d2:	60c3      	str	r3, [r0, #12]
 80077d4:	6920      	ldr	r0, [r4, #16]
 80077d6:	3414      	adds	r4, #20
 80077d8:	0083      	lsls	r3, r0, #2
 80077da:	18e3      	adds	r3, r4, r3
 80077dc:	0021      	movs	r1, r4
 80077de:	9401      	str	r4, [sp, #4]
 80077e0:	0034      	movs	r4, r6
 80077e2:	9302      	str	r3, [sp, #8]
 80077e4:	6933      	ldr	r3, [r6, #16]
 80077e6:	3414      	adds	r4, #20
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	18e3      	adds	r3, r4, r3
 80077ec:	9303      	str	r3, [sp, #12]
 80077ee:	0013      	movs	r3, r2
 80077f0:	3314      	adds	r3, #20
 80077f2:	469c      	mov	ip, r3
 80077f4:	9305      	str	r3, [sp, #20]
 80077f6:	9104      	str	r1, [sp, #16]
 80077f8:	9b04      	ldr	r3, [sp, #16]
 80077fa:	cc02      	ldmia	r4!, {r1}
 80077fc:	cb20      	ldmia	r3!, {r5}
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	b2ab      	uxth	r3, r5
 8007802:	19df      	adds	r7, r3, r7
 8007804:	b28b      	uxth	r3, r1
 8007806:	1afb      	subs	r3, r7, r3
 8007808:	0c09      	lsrs	r1, r1, #16
 800780a:	0c2d      	lsrs	r5, r5, #16
 800780c:	1a6d      	subs	r5, r5, r1
 800780e:	1419      	asrs	r1, r3, #16
 8007810:	1869      	adds	r1, r5, r1
 8007812:	b29b      	uxth	r3, r3
 8007814:	140f      	asrs	r7, r1, #16
 8007816:	0409      	lsls	r1, r1, #16
 8007818:	4319      	orrs	r1, r3
 800781a:	4663      	mov	r3, ip
 800781c:	c302      	stmia	r3!, {r1}
 800781e:	469c      	mov	ip, r3
 8007820:	9b03      	ldr	r3, [sp, #12]
 8007822:	42a3      	cmp	r3, r4
 8007824:	d8e8      	bhi.n	80077f8 <__mdiff+0x88>
 8007826:	0031      	movs	r1, r6
 8007828:	9c03      	ldr	r4, [sp, #12]
 800782a:	3115      	adds	r1, #21
 800782c:	2304      	movs	r3, #4
 800782e:	428c      	cmp	r4, r1
 8007830:	d304      	bcc.n	800783c <__mdiff+0xcc>
 8007832:	1ba3      	subs	r3, r4, r6
 8007834:	3b15      	subs	r3, #21
 8007836:	089b      	lsrs	r3, r3, #2
 8007838:	3301      	adds	r3, #1
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	9901      	ldr	r1, [sp, #4]
 800783e:	18cd      	adds	r5, r1, r3
 8007840:	9905      	ldr	r1, [sp, #20]
 8007842:	002e      	movs	r6, r5
 8007844:	18cb      	adds	r3, r1, r3
 8007846:	469c      	mov	ip, r3
 8007848:	9902      	ldr	r1, [sp, #8]
 800784a:	428e      	cmp	r6, r1
 800784c:	d310      	bcc.n	8007870 <__mdiff+0x100>
 800784e:	9e02      	ldr	r6, [sp, #8]
 8007850:	1ee9      	subs	r1, r5, #3
 8007852:	2400      	movs	r4, #0
 8007854:	428e      	cmp	r6, r1
 8007856:	d304      	bcc.n	8007862 <__mdiff+0xf2>
 8007858:	0031      	movs	r1, r6
 800785a:	3103      	adds	r1, #3
 800785c:	1b49      	subs	r1, r1, r5
 800785e:	0889      	lsrs	r1, r1, #2
 8007860:	008c      	lsls	r4, r1, #2
 8007862:	191b      	adds	r3, r3, r4
 8007864:	3b04      	subs	r3, #4
 8007866:	6819      	ldr	r1, [r3, #0]
 8007868:	2900      	cmp	r1, #0
 800786a:	d00f      	beq.n	800788c <__mdiff+0x11c>
 800786c:	6110      	str	r0, [r2, #16]
 800786e:	e798      	b.n	80077a2 <__mdiff+0x32>
 8007870:	ce02      	ldmia	r6!, {r1}
 8007872:	b28c      	uxth	r4, r1
 8007874:	19e4      	adds	r4, r4, r7
 8007876:	0c0f      	lsrs	r7, r1, #16
 8007878:	1421      	asrs	r1, r4, #16
 800787a:	1879      	adds	r1, r7, r1
 800787c:	b2a4      	uxth	r4, r4
 800787e:	140f      	asrs	r7, r1, #16
 8007880:	0409      	lsls	r1, r1, #16
 8007882:	4321      	orrs	r1, r4
 8007884:	4664      	mov	r4, ip
 8007886:	c402      	stmia	r4!, {r1}
 8007888:	46a4      	mov	ip, r4
 800788a:	e7dd      	b.n	8007848 <__mdiff+0xd8>
 800788c:	3801      	subs	r0, #1
 800788e:	e7e9      	b.n	8007864 <__mdiff+0xf4>
 8007890:	0800b80b 	.word	0x0800b80b
 8007894:	0800b81c 	.word	0x0800b81c
 8007898:	00000237 	.word	0x00000237
 800789c:	00000245 	.word	0x00000245

080078a0 <__d2b>:
 80078a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078a2:	2101      	movs	r1, #1
 80078a4:	0014      	movs	r4, r2
 80078a6:	001d      	movs	r5, r3
 80078a8:	9f08      	ldr	r7, [sp, #32]
 80078aa:	f7ff fd0f 	bl	80072cc <_Balloc>
 80078ae:	1e06      	subs	r6, r0, #0
 80078b0:	d105      	bne.n	80078be <__d2b+0x1e>
 80078b2:	0032      	movs	r2, r6
 80078b4:	4b24      	ldr	r3, [pc, #144]	; (8007948 <__d2b+0xa8>)
 80078b6:	4825      	ldr	r0, [pc, #148]	; (800794c <__d2b+0xac>)
 80078b8:	4925      	ldr	r1, [pc, #148]	; (8007950 <__d2b+0xb0>)
 80078ba:	f001 fc53 	bl	8009164 <__assert_func>
 80078be:	032b      	lsls	r3, r5, #12
 80078c0:	006d      	lsls	r5, r5, #1
 80078c2:	0b1b      	lsrs	r3, r3, #12
 80078c4:	0d6d      	lsrs	r5, r5, #21
 80078c6:	d125      	bne.n	8007914 <__d2b+0x74>
 80078c8:	9301      	str	r3, [sp, #4]
 80078ca:	2c00      	cmp	r4, #0
 80078cc:	d028      	beq.n	8007920 <__d2b+0x80>
 80078ce:	4668      	mov	r0, sp
 80078d0:	9400      	str	r4, [sp, #0]
 80078d2:	f7ff fd8b 	bl	80073ec <__lo0bits>
 80078d6:	9b01      	ldr	r3, [sp, #4]
 80078d8:	9900      	ldr	r1, [sp, #0]
 80078da:	2800      	cmp	r0, #0
 80078dc:	d01e      	beq.n	800791c <__d2b+0x7c>
 80078de:	2220      	movs	r2, #32
 80078e0:	001c      	movs	r4, r3
 80078e2:	1a12      	subs	r2, r2, r0
 80078e4:	4094      	lsls	r4, r2
 80078e6:	0022      	movs	r2, r4
 80078e8:	40c3      	lsrs	r3, r0
 80078ea:	430a      	orrs	r2, r1
 80078ec:	6172      	str	r2, [r6, #20]
 80078ee:	9301      	str	r3, [sp, #4]
 80078f0:	9c01      	ldr	r4, [sp, #4]
 80078f2:	61b4      	str	r4, [r6, #24]
 80078f4:	1e63      	subs	r3, r4, #1
 80078f6:	419c      	sbcs	r4, r3
 80078f8:	3401      	adds	r4, #1
 80078fa:	6134      	str	r4, [r6, #16]
 80078fc:	2d00      	cmp	r5, #0
 80078fe:	d017      	beq.n	8007930 <__d2b+0x90>
 8007900:	2435      	movs	r4, #53	; 0x35
 8007902:	4b14      	ldr	r3, [pc, #80]	; (8007954 <__d2b+0xb4>)
 8007904:	18ed      	adds	r5, r5, r3
 8007906:	182d      	adds	r5, r5, r0
 8007908:	603d      	str	r5, [r7, #0]
 800790a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800790c:	1a24      	subs	r4, r4, r0
 800790e:	601c      	str	r4, [r3, #0]
 8007910:	0030      	movs	r0, r6
 8007912:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007914:	2280      	movs	r2, #128	; 0x80
 8007916:	0352      	lsls	r2, r2, #13
 8007918:	4313      	orrs	r3, r2
 800791a:	e7d5      	b.n	80078c8 <__d2b+0x28>
 800791c:	6171      	str	r1, [r6, #20]
 800791e:	e7e7      	b.n	80078f0 <__d2b+0x50>
 8007920:	a801      	add	r0, sp, #4
 8007922:	f7ff fd63 	bl	80073ec <__lo0bits>
 8007926:	9b01      	ldr	r3, [sp, #4]
 8007928:	2401      	movs	r4, #1
 800792a:	6173      	str	r3, [r6, #20]
 800792c:	3020      	adds	r0, #32
 800792e:	e7e4      	b.n	80078fa <__d2b+0x5a>
 8007930:	4b09      	ldr	r3, [pc, #36]	; (8007958 <__d2b+0xb8>)
 8007932:	18c0      	adds	r0, r0, r3
 8007934:	4b09      	ldr	r3, [pc, #36]	; (800795c <__d2b+0xbc>)
 8007936:	6038      	str	r0, [r7, #0]
 8007938:	18e3      	adds	r3, r4, r3
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	18f3      	adds	r3, r6, r3
 800793e:	6958      	ldr	r0, [r3, #20]
 8007940:	f7ff fd3a 	bl	80073b8 <__hi0bits>
 8007944:	0164      	lsls	r4, r4, #5
 8007946:	e7e0      	b.n	800790a <__d2b+0x6a>
 8007948:	0800b80b 	.word	0x0800b80b
 800794c:	0800b81c 	.word	0x0800b81c
 8007950:	0000030f 	.word	0x0000030f
 8007954:	fffffbcd 	.word	0xfffffbcd
 8007958:	fffffbce 	.word	0xfffffbce
 800795c:	3fffffff 	.word	0x3fffffff

08007960 <__ascii_wctomb>:
 8007960:	0003      	movs	r3, r0
 8007962:	1e08      	subs	r0, r1, #0
 8007964:	d005      	beq.n	8007972 <__ascii_wctomb+0x12>
 8007966:	2aff      	cmp	r2, #255	; 0xff
 8007968:	d904      	bls.n	8007974 <__ascii_wctomb+0x14>
 800796a:	228a      	movs	r2, #138	; 0x8a
 800796c:	2001      	movs	r0, #1
 800796e:	601a      	str	r2, [r3, #0]
 8007970:	4240      	negs	r0, r0
 8007972:	4770      	bx	lr
 8007974:	2001      	movs	r0, #1
 8007976:	700a      	strb	r2, [r1, #0]
 8007978:	e7fb      	b.n	8007972 <__ascii_wctomb+0x12>
	...

0800797c <_svfprintf_r>:
 800797c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800797e:	b0d9      	sub	sp, #356	; 0x164
 8007980:	001c      	movs	r4, r3
 8007982:	910b      	str	r1, [sp, #44]	; 0x2c
 8007984:	9208      	str	r2, [sp, #32]
 8007986:	900a      	str	r0, [sp, #40]	; 0x28
 8007988:	f001 fb56 	bl	8009038 <_localeconv_r>
 800798c:	6803      	ldr	r3, [r0, #0]
 800798e:	0018      	movs	r0, r3
 8007990:	931c      	str	r3, [sp, #112]	; 0x70
 8007992:	f7f8 fbb7 	bl	8000104 <strlen>
 8007996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007998:	9016      	str	r0, [sp, #88]	; 0x58
 800799a:	899b      	ldrh	r3, [r3, #12]
 800799c:	061b      	lsls	r3, r3, #24
 800799e:	d517      	bpl.n	80079d0 <_svfprintf_r+0x54>
 80079a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079a2:	691b      	ldr	r3, [r3, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d113      	bne.n	80079d0 <_svfprintf_r+0x54>
 80079a8:	2140      	movs	r1, #64	; 0x40
 80079aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 80079ac:	f7fe ff48 	bl	8006840 <_malloc_r>
 80079b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079b2:	6018      	str	r0, [r3, #0]
 80079b4:	6118      	str	r0, [r3, #16]
 80079b6:	2800      	cmp	r0, #0
 80079b8:	d107      	bne.n	80079ca <_svfprintf_r+0x4e>
 80079ba:	230c      	movs	r3, #12
 80079bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079be:	6013      	str	r3, [r2, #0]
 80079c0:	3b0d      	subs	r3, #13
 80079c2:	9317      	str	r3, [sp, #92]	; 0x5c
 80079c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80079c6:	b059      	add	sp, #356	; 0x164
 80079c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ca:	2340      	movs	r3, #64	; 0x40
 80079cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079ce:	6153      	str	r3, [r2, #20]
 80079d0:	2300      	movs	r3, #0
 80079d2:	2200      	movs	r2, #0
 80079d4:	932e      	str	r3, [sp, #184]	; 0xb8
 80079d6:	932d      	str	r3, [sp, #180]	; 0xb4
 80079d8:	930e      	str	r3, [sp, #56]	; 0x38
 80079da:	2300      	movs	r3, #0
 80079dc:	9214      	str	r2, [sp, #80]	; 0x50
 80079de:	9315      	str	r3, [sp, #84]	; 0x54
 80079e0:	2300      	movs	r3, #0
 80079e2:	af2f      	add	r7, sp, #188	; 0xbc
 80079e4:	972c      	str	r7, [sp, #176]	; 0xb0
 80079e6:	931f      	str	r3, [sp, #124]	; 0x7c
 80079e8:	931e      	str	r3, [sp, #120]	; 0x78
 80079ea:	9312      	str	r3, [sp, #72]	; 0x48
 80079ec:	931b      	str	r3, [sp, #108]	; 0x6c
 80079ee:	931d      	str	r3, [sp, #116]	; 0x74
 80079f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80079f2:	9d08      	ldr	r5, [sp, #32]
 80079f4:	782b      	ldrb	r3, [r5, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d002      	beq.n	8007a00 <_svfprintf_r+0x84>
 80079fa:	2b25      	cmp	r3, #37	; 0x25
 80079fc:	d000      	beq.n	8007a00 <_svfprintf_r+0x84>
 80079fe:	e091      	b.n	8007b24 <_svfprintf_r+0x1a8>
 8007a00:	9b08      	ldr	r3, [sp, #32]
 8007a02:	1aee      	subs	r6, r5, r3
 8007a04:	429d      	cmp	r5, r3
 8007a06:	d016      	beq.n	8007a36 <_svfprintf_r+0xba>
 8007a08:	603b      	str	r3, [r7, #0]
 8007a0a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8007a0c:	607e      	str	r6, [r7, #4]
 8007a0e:	199b      	adds	r3, r3, r6
 8007a10:	932e      	str	r3, [sp, #184]	; 0xb8
 8007a12:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8007a14:	3708      	adds	r7, #8
 8007a16:	3301      	adds	r3, #1
 8007a18:	932d      	str	r3, [sp, #180]	; 0xb4
 8007a1a:	2b07      	cmp	r3, #7
 8007a1c:	dd08      	ble.n	8007a30 <_svfprintf_r+0xb4>
 8007a1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007a22:	aa2c      	add	r2, sp, #176	; 0xb0
 8007a24:	f002 fc44 	bl	800a2b0 <__ssprint_r>
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	d000      	beq.n	8007a2e <_svfprintf_r+0xb2>
 8007a2c:	e1cf      	b.n	8007dce <_svfprintf_r+0x452>
 8007a2e:	af2f      	add	r7, sp, #188	; 0xbc
 8007a30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a32:	199b      	adds	r3, r3, r6
 8007a34:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a36:	782b      	ldrb	r3, [r5, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d101      	bne.n	8007a40 <_svfprintf_r+0xc4>
 8007a3c:	f001 f99e 	bl	8008d7c <_svfprintf_r+0x1400>
 8007a40:	221b      	movs	r2, #27
 8007a42:	2300      	movs	r3, #0
 8007a44:	a91e      	add	r1, sp, #120	; 0x78
 8007a46:	1852      	adds	r2, r2, r1
 8007a48:	7013      	strb	r3, [r2, #0]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	001e      	movs	r6, r3
 8007a4e:	4252      	negs	r2, r2
 8007a50:	3501      	adds	r5, #1
 8007a52:	9209      	str	r2, [sp, #36]	; 0x24
 8007a54:	9318      	str	r3, [sp, #96]	; 0x60
 8007a56:	1c6b      	adds	r3, r5, #1
 8007a58:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a5a:	782b      	ldrb	r3, [r5, #0]
 8007a5c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a5e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007a60:	3820      	subs	r0, #32
 8007a62:	285a      	cmp	r0, #90	; 0x5a
 8007a64:	d901      	bls.n	8007a6a <_svfprintf_r+0xee>
 8007a66:	f000 fe20 	bl	80086aa <_svfprintf_r+0xd2e>
 8007a6a:	f7f8 fb5d 	bl	8000128 <__gnu_thumb1_case_uhi>
 8007a6e:	0078      	.short	0x0078
 8007a70:	061e061e 	.word	0x061e061e
 8007a74:	061e0082 	.word	0x061e0082
 8007a78:	061e061e 	.word	0x061e061e
 8007a7c:	061e005d 	.word	0x061e005d
 8007a80:	0084061e 	.word	0x0084061e
 8007a84:	061e008c 	.word	0x061e008c
 8007a88:	0091008a 	.word	0x0091008a
 8007a8c:	00b2061e 	.word	0x00b2061e
 8007a90:	00b400b4 	.word	0x00b400b4
 8007a94:	00b400b4 	.word	0x00b400b4
 8007a98:	00b400b4 	.word	0x00b400b4
 8007a9c:	00b400b4 	.word	0x00b400b4
 8007aa0:	061e00b4 	.word	0x061e00b4
 8007aa4:	061e061e 	.word	0x061e061e
 8007aa8:	061e061e 	.word	0x061e061e
 8007aac:	061e061e 	.word	0x061e061e
 8007ab0:	061e013b 	.word	0x061e013b
 8007ab4:	00f400e0 	.word	0x00f400e0
 8007ab8:	013b013b 	.word	0x013b013b
 8007abc:	061e013b 	.word	0x061e013b
 8007ac0:	061e061e 	.word	0x061e061e
 8007ac4:	00c7061e 	.word	0x00c7061e
 8007ac8:	061e061e 	.word	0x061e061e
 8007acc:	061e04c7 	.word	0x061e04c7
 8007ad0:	061e061e 	.word	0x061e061e
 8007ad4:	061e050a 	.word	0x061e050a
 8007ad8:	061e052a 	.word	0x061e052a
 8007adc:	055c061e 	.word	0x055c061e
 8007ae0:	061e061e 	.word	0x061e061e
 8007ae4:	061e061e 	.word	0x061e061e
 8007ae8:	061e061e 	.word	0x061e061e
 8007aec:	061e061e 	.word	0x061e061e
 8007af0:	061e013b 	.word	0x061e013b
 8007af4:	00f600e0 	.word	0x00f600e0
 8007af8:	013b013b 	.word	0x013b013b
 8007afc:	00c9013b 	.word	0x00c9013b
 8007b00:	00dc00f6 	.word	0x00dc00f6
 8007b04:	00d5061e 	.word	0x00d5061e
 8007b08:	04a7061e 	.word	0x04a7061e
 8007b0c:	04fa04c9 	.word	0x04fa04c9
 8007b10:	061e00dc 	.word	0x061e00dc
 8007b14:	0080050a 	.word	0x0080050a
 8007b18:	061e052c 	.word	0x061e052c
 8007b1c:	057c061e 	.word	0x057c061e
 8007b20:	0080061e 	.word	0x0080061e
 8007b24:	3501      	adds	r5, #1
 8007b26:	e765      	b.n	80079f4 <_svfprintf_r+0x78>
 8007b28:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b2a:	f001 fa85 	bl	8009038 <_localeconv_r>
 8007b2e:	6843      	ldr	r3, [r0, #4]
 8007b30:	0018      	movs	r0, r3
 8007b32:	931d      	str	r3, [sp, #116]	; 0x74
 8007b34:	f7f8 fae6 	bl	8000104 <strlen>
 8007b38:	901b      	str	r0, [sp, #108]	; 0x6c
 8007b3a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b3c:	f001 fa7c 	bl	8009038 <_localeconv_r>
 8007b40:	6883      	ldr	r3, [r0, #8]
 8007b42:	9312      	str	r3, [sp, #72]	; 0x48
 8007b44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d011      	beq.n	8007b6e <_svfprintf_r+0x1f2>
 8007b4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00e      	beq.n	8007b6e <_svfprintf_r+0x1f2>
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00b      	beq.n	8007b6e <_svfprintf_r+0x1f2>
 8007b56:	2380      	movs	r3, #128	; 0x80
 8007b58:	00db      	lsls	r3, r3, #3
 8007b5a:	431e      	orrs	r6, r3
 8007b5c:	e007      	b.n	8007b6e <_svfprintf_r+0x1f2>
 8007b5e:	231b      	movs	r3, #27
 8007b60:	aa1e      	add	r2, sp, #120	; 0x78
 8007b62:	189b      	adds	r3, r3, r2
 8007b64:	781a      	ldrb	r2, [r3, #0]
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	d101      	bne.n	8007b6e <_svfprintf_r+0x1f2>
 8007b6a:	3220      	adds	r2, #32
 8007b6c:	701a      	strb	r2, [r3, #0]
 8007b6e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8007b70:	e771      	b.n	8007a56 <_svfprintf_r+0xda>
 8007b72:	2301      	movs	r3, #1
 8007b74:	e7f1      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007b76:	cc08      	ldmia	r4!, {r3}
 8007b78:	9318      	str	r3, [sp, #96]	; 0x60
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	daf7      	bge.n	8007b6e <_svfprintf_r+0x1f2>
 8007b7e:	425b      	negs	r3, r3
 8007b80:	9318      	str	r3, [sp, #96]	; 0x60
 8007b82:	2304      	movs	r3, #4
 8007b84:	e7e9      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007b86:	231b      	movs	r3, #27
 8007b88:	aa1e      	add	r2, sp, #120	; 0x78
 8007b8a:	189b      	adds	r3, r3, r2
 8007b8c:	222b      	movs	r2, #43	; 0x2b
 8007b8e:	e7ed      	b.n	8007b6c <_svfprintf_r+0x1f0>
 8007b90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b92:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	3301      	adds	r3, #1
 8007b98:	920f      	str	r2, [sp, #60]	; 0x3c
 8007b9a:	2a2a      	cmp	r2, #42	; 0x2a
 8007b9c:	d010      	beq.n	8007bc0 <_svfprintf_r+0x244>
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	9209      	str	r2, [sp, #36]	; 0x24
 8007ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ba4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007ba6:	3a30      	subs	r2, #48	; 0x30
 8007ba8:	2a09      	cmp	r2, #9
 8007baa:	d900      	bls.n	8007bae <_svfprintf_r+0x232>
 8007bac:	e757      	b.n	8007a5e <_svfprintf_r+0xe2>
 8007bae:	200a      	movs	r0, #10
 8007bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bb2:	4341      	muls	r1, r0
 8007bb4:	188a      	adds	r2, r1, r2
 8007bb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb8:	781a      	ldrb	r2, [r3, #0]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	920f      	str	r2, [sp, #60]	; 0x3c
 8007bbe:	e7f0      	b.n	8007ba2 <_svfprintf_r+0x226>
 8007bc0:	cc04      	ldmia	r4!, {r2}
 8007bc2:	9209      	str	r2, [sp, #36]	; 0x24
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	da02      	bge.n	8007bce <_svfprintf_r+0x252>
 8007bc8:	2201      	movs	r2, #1
 8007bca:	4252      	negs	r2, r2
 8007bcc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bce:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bd0:	e7cd      	b.n	8007b6e <_svfprintf_r+0x1f2>
 8007bd2:	2380      	movs	r3, #128	; 0x80
 8007bd4:	e7c1      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bda:	9218      	str	r2, [sp, #96]	; 0x60
 8007bdc:	210a      	movs	r1, #10
 8007bde:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007be0:	434a      	muls	r2, r1
 8007be2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007be4:	3930      	subs	r1, #48	; 0x30
 8007be6:	188a      	adds	r2, r1, r2
 8007be8:	9218      	str	r2, [sp, #96]	; 0x60
 8007bea:	001a      	movs	r2, r3
 8007bec:	7812      	ldrb	r2, [r2, #0]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	920f      	str	r2, [sp, #60]	; 0x3c
 8007bf2:	3a30      	subs	r2, #48	; 0x30
 8007bf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bf6:	2a09      	cmp	r2, #9
 8007bf8:	d9f0      	bls.n	8007bdc <_svfprintf_r+0x260>
 8007bfa:	e730      	b.n	8007a5e <_svfprintf_r+0xe2>
 8007bfc:	2308      	movs	r3, #8
 8007bfe:	e7ac      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007c00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	2b68      	cmp	r3, #104	; 0x68
 8007c06:	d105      	bne.n	8007c14 <_svfprintf_r+0x298>
 8007c08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c0e:	2380      	movs	r3, #128	; 0x80
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	e7a2      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007c14:	2340      	movs	r3, #64	; 0x40
 8007c16:	e7a0      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007c18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	2b6c      	cmp	r3, #108	; 0x6c
 8007c1e:	d104      	bne.n	8007c2a <_svfprintf_r+0x2ae>
 8007c20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c22:	3301      	adds	r3, #1
 8007c24:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c26:	2320      	movs	r3, #32
 8007c28:	e797      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007c2a:	2310      	movs	r3, #16
 8007c2c:	e795      	b.n	8007b5a <_svfprintf_r+0x1de>
 8007c2e:	0021      	movs	r1, r4
 8007c30:	c904      	ldmia	r1!, {r2}
 8007c32:	ab3f      	add	r3, sp, #252	; 0xfc
 8007c34:	910d      	str	r1, [sp, #52]	; 0x34
 8007c36:	211b      	movs	r1, #27
 8007c38:	701a      	strb	r2, [r3, #0]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	a81e      	add	r0, sp, #120	; 0x78
 8007c3e:	1809      	adds	r1, r1, r0
 8007c40:	700a      	strb	r2, [r1, #0]
 8007c42:	920c      	str	r2, [sp, #48]	; 0x30
 8007c44:	3201      	adds	r2, #1
 8007c46:	9209      	str	r2, [sp, #36]	; 0x24
 8007c48:	2200      	movs	r2, #0
 8007c4a:	9308      	str	r3, [sp, #32]
 8007c4c:	0015      	movs	r5, r2
 8007c4e:	9219      	str	r2, [sp, #100]	; 0x64
 8007c50:	9210      	str	r2, [sp, #64]	; 0x40
 8007c52:	9211      	str	r2, [sp, #68]	; 0x44
 8007c54:	e1f1      	b.n	800803a <_svfprintf_r+0x6be>
 8007c56:	2310      	movs	r3, #16
 8007c58:	431e      	orrs	r6, r3
 8007c5a:	06b3      	lsls	r3, r6, #26
 8007c5c:	d531      	bpl.n	8007cc2 <_svfprintf_r+0x346>
 8007c5e:	2307      	movs	r3, #7
 8007c60:	3407      	adds	r4, #7
 8007c62:	439c      	bics	r4, r3
 8007c64:	0022      	movs	r2, r4
 8007c66:	ca18      	ldmia	r2!, {r3, r4}
 8007c68:	9306      	str	r3, [sp, #24]
 8007c6a:	9407      	str	r4, [sp, #28]
 8007c6c:	920d      	str	r2, [sp, #52]	; 0x34
 8007c6e:	9a07      	ldr	r2, [sp, #28]
 8007c70:	2301      	movs	r3, #1
 8007c72:	2a00      	cmp	r2, #0
 8007c74:	da0b      	bge.n	8007c8e <_svfprintf_r+0x312>
 8007c76:	9c06      	ldr	r4, [sp, #24]
 8007c78:	9d07      	ldr	r5, [sp, #28]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	4261      	negs	r1, r4
 8007c7e:	41aa      	sbcs	r2, r5
 8007c80:	9106      	str	r1, [sp, #24]
 8007c82:	9207      	str	r2, [sp, #28]
 8007c84:	221b      	movs	r2, #27
 8007c86:	a91e      	add	r1, sp, #120	; 0x78
 8007c88:	1852      	adds	r2, r2, r1
 8007c8a:	212d      	movs	r1, #45	; 0x2d
 8007c8c:	7011      	strb	r1, [r2, #0]
 8007c8e:	9907      	ldr	r1, [sp, #28]
 8007c90:	9a06      	ldr	r2, [sp, #24]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c96:	3101      	adds	r1, #1
 8007c98:	d101      	bne.n	8007c9e <_svfprintf_r+0x322>
 8007c9a:	f001 f87b 	bl	8008d94 <_svfprintf_r+0x1418>
 8007c9e:	2180      	movs	r1, #128	; 0x80
 8007ca0:	0034      	movs	r4, r6
 8007ca2:	438c      	bics	r4, r1
 8007ca4:	2a00      	cmp	r2, #0
 8007ca6:	d001      	beq.n	8007cac <_svfprintf_r+0x330>
 8007ca8:	f001 f879 	bl	8008d9e <_svfprintf_r+0x1422>
 8007cac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cae:	2a00      	cmp	r2, #0
 8007cb0:	d101      	bne.n	8007cb6 <_svfprintf_r+0x33a>
 8007cb2:	f000 fcef 	bl	8008694 <_svfprintf_r+0xd18>
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d001      	beq.n	8007cbe <_svfprintf_r+0x342>
 8007cba:	f001 f874 	bl	8008da6 <_svfprintf_r+0x142a>
 8007cbe:	f000 fc79 	bl	80085b4 <_svfprintf_r+0xc38>
 8007cc2:	0022      	movs	r2, r4
 8007cc4:	ca08      	ldmia	r2!, {r3}
 8007cc6:	920d      	str	r2, [sp, #52]	; 0x34
 8007cc8:	06f2      	lsls	r2, r6, #27
 8007cca:	d503      	bpl.n	8007cd4 <_svfprintf_r+0x358>
 8007ccc:	9306      	str	r3, [sp, #24]
 8007cce:	17db      	asrs	r3, r3, #31
 8007cd0:	9307      	str	r3, [sp, #28]
 8007cd2:	e7cc      	b.n	8007c6e <_svfprintf_r+0x2f2>
 8007cd4:	0672      	lsls	r2, r6, #25
 8007cd6:	d501      	bpl.n	8007cdc <_svfprintf_r+0x360>
 8007cd8:	b21b      	sxth	r3, r3
 8007cda:	e7f7      	b.n	8007ccc <_svfprintf_r+0x350>
 8007cdc:	05b2      	lsls	r2, r6, #22
 8007cde:	d5f5      	bpl.n	8007ccc <_svfprintf_r+0x350>
 8007ce0:	b25b      	sxtb	r3, r3
 8007ce2:	e7f3      	b.n	8007ccc <_svfprintf_r+0x350>
 8007ce4:	2307      	movs	r3, #7
 8007ce6:	3407      	adds	r4, #7
 8007ce8:	439c      	bics	r4, r3
 8007cea:	0022      	movs	r2, r4
 8007cec:	ca18      	ldmia	r2!, {r3, r4}
 8007cee:	920d      	str	r2, [sp, #52]	; 0x34
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	9314      	str	r3, [sp, #80]	; 0x50
 8007cf4:	9415      	str	r4, [sp, #84]	; 0x54
 8007cf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cf8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007cfa:	005c      	lsls	r4, r3, #1
 8007cfc:	0864      	lsrs	r4, r4, #1
 8007cfe:	0028      	movs	r0, r5
 8007d00:	0021      	movs	r1, r4
 8007d02:	4b3e      	ldr	r3, [pc, #248]	; (8007dfc <_svfprintf_r+0x480>)
 8007d04:	4252      	negs	r2, r2
 8007d06:	f7fa fa57 	bl	80021b8 <__aeabi_dcmpun>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d126      	bne.n	8007d5c <_svfprintf_r+0x3e0>
 8007d0e:	2201      	movs	r2, #1
 8007d10:	0028      	movs	r0, r5
 8007d12:	0021      	movs	r1, r4
 8007d14:	4b39      	ldr	r3, [pc, #228]	; (8007dfc <_svfprintf_r+0x480>)
 8007d16:	4252      	negs	r2, r2
 8007d18:	f7f8 fba6 	bl	8000468 <__aeabi_dcmple>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d11d      	bne.n	8007d5c <_svfprintf_r+0x3e0>
 8007d20:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007d22:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007d24:	2200      	movs	r2, #0
 8007d26:	2300      	movs	r3, #0
 8007d28:	f7f8 fb94 	bl	8000454 <__aeabi_dcmplt>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	d004      	beq.n	8007d3a <_svfprintf_r+0x3be>
 8007d30:	231b      	movs	r3, #27
 8007d32:	aa1e      	add	r2, sp, #120	; 0x78
 8007d34:	189b      	adds	r3, r3, r2
 8007d36:	222d      	movs	r2, #45	; 0x2d
 8007d38:	701a      	strb	r2, [r3, #0]
 8007d3a:	4b31      	ldr	r3, [pc, #196]	; (8007e00 <_svfprintf_r+0x484>)
 8007d3c:	9308      	str	r3, [sp, #32]
 8007d3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d40:	2b47      	cmp	r3, #71	; 0x47
 8007d42:	dd01      	ble.n	8007d48 <_svfprintf_r+0x3cc>
 8007d44:	4b2f      	ldr	r3, [pc, #188]	; (8007e04 <_svfprintf_r+0x488>)
 8007d46:	9308      	str	r3, [sp, #32]
 8007d48:	2380      	movs	r3, #128	; 0x80
 8007d4a:	439e      	bics	r6, r3
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	930c      	str	r3, [sp, #48]	; 0x30
 8007d50:	3303      	adds	r3, #3
 8007d52:	9309      	str	r3, [sp, #36]	; 0x24
 8007d54:	2300      	movs	r3, #0
 8007d56:	9319      	str	r3, [sp, #100]	; 0x64
 8007d58:	f000 fc78 	bl	800864c <_svfprintf_r+0xcd0>
 8007d5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d60:	0010      	movs	r0, r2
 8007d62:	0019      	movs	r1, r3
 8007d64:	f7fa fa28 	bl	80021b8 <__aeabi_dcmpun>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d00e      	beq.n	8007d8a <_svfprintf_r+0x40e>
 8007d6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	da04      	bge.n	8007d7c <_svfprintf_r+0x400>
 8007d72:	231b      	movs	r3, #27
 8007d74:	aa1e      	add	r2, sp, #120	; 0x78
 8007d76:	189b      	adds	r3, r3, r2
 8007d78:	222d      	movs	r2, #45	; 0x2d
 8007d7a:	701a      	strb	r2, [r3, #0]
 8007d7c:	4b22      	ldr	r3, [pc, #136]	; (8007e08 <_svfprintf_r+0x48c>)
 8007d7e:	9308      	str	r3, [sp, #32]
 8007d80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d82:	2b47      	cmp	r3, #71	; 0x47
 8007d84:	dde0      	ble.n	8007d48 <_svfprintf_r+0x3cc>
 8007d86:	4b21      	ldr	r3, [pc, #132]	; (8007e0c <_svfprintf_r+0x490>)
 8007d88:	e7dd      	b.n	8007d46 <_svfprintf_r+0x3ca>
 8007d8a:	2320      	movs	r3, #32
 8007d8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d8e:	439a      	bics	r2, r3
 8007d90:	9210      	str	r2, [sp, #64]	; 0x40
 8007d92:	2a41      	cmp	r2, #65	; 0x41
 8007d94:	d123      	bne.n	8007dde <_svfprintf_r+0x462>
 8007d96:	2230      	movs	r2, #48	; 0x30
 8007d98:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007d9a:	ab25      	add	r3, sp, #148	; 0x94
 8007d9c:	701a      	strb	r2, [r3, #0]
 8007d9e:	3248      	adds	r2, #72	; 0x48
 8007da0:	2961      	cmp	r1, #97	; 0x61
 8007da2:	d000      	beq.n	8007da6 <_svfprintf_r+0x42a>
 8007da4:	3a20      	subs	r2, #32
 8007da6:	705a      	strb	r2, [r3, #1]
 8007da8:	2302      	movs	r3, #2
 8007daa:	431e      	orrs	r6, r3
 8007dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dae:	2b63      	cmp	r3, #99	; 0x63
 8007db0:	dd2e      	ble.n	8007e10 <_svfprintf_r+0x494>
 8007db2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007db4:	1c59      	adds	r1, r3, #1
 8007db6:	f7fe fd43 	bl	8006840 <_malloc_r>
 8007dba:	9008      	str	r0, [sp, #32]
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	d000      	beq.n	8007dc2 <_svfprintf_r+0x446>
 8007dc0:	e216      	b.n	80081f0 <_svfprintf_r+0x874>
 8007dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dc4:	899a      	ldrh	r2, [r3, #12]
 8007dc6:	2340      	movs	r3, #64	; 0x40
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007dcc:	8193      	strh	r3, [r2, #12]
 8007dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd0:	899b      	ldrh	r3, [r3, #12]
 8007dd2:	065b      	lsls	r3, r3, #25
 8007dd4:	d400      	bmi.n	8007dd8 <_svfprintf_r+0x45c>
 8007dd6:	e5f5      	b.n	80079c4 <_svfprintf_r+0x48>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	425b      	negs	r3, r3
 8007ddc:	e5f1      	b.n	80079c2 <_svfprintf_r+0x46>
 8007dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de0:	900c      	str	r0, [sp, #48]	; 0x30
 8007de2:	3301      	adds	r3, #1
 8007de4:	d100      	bne.n	8007de8 <_svfprintf_r+0x46c>
 8007de6:	e206      	b.n	80081f6 <_svfprintf_r+0x87a>
 8007de8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dea:	2b47      	cmp	r3, #71	; 0x47
 8007dec:	d114      	bne.n	8007e18 <_svfprintf_r+0x49c>
 8007dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d111      	bne.n	8007e18 <_svfprintf_r+0x49c>
 8007df4:	3301      	adds	r3, #1
 8007df6:	9309      	str	r3, [sp, #36]	; 0x24
 8007df8:	e00e      	b.n	8007e18 <_svfprintf_r+0x49c>
 8007dfa:	46c0      	nop			; (mov r8, r8)
 8007dfc:	7fefffff 	.word	0x7fefffff
 8007e00:	0800b974 	.word	0x0800b974
 8007e04:	0800b978 	.word	0x0800b978
 8007e08:	0800b97c 	.word	0x0800b97c
 8007e0c:	0800b980 	.word	0x0800b980
 8007e10:	2300      	movs	r3, #0
 8007e12:	930c      	str	r3, [sp, #48]	; 0x30
 8007e14:	ab3f      	add	r3, sp, #252	; 0xfc
 8007e16:	9308      	str	r3, [sp, #32]
 8007e18:	2380      	movs	r3, #128	; 0x80
 8007e1a:	005b      	lsls	r3, r3, #1
 8007e1c:	4333      	orrs	r3, r6
 8007e1e:	931a      	str	r3, [sp, #104]	; 0x68
 8007e20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e22:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	db00      	blt.n	8007e2a <_svfprintf_r+0x4ae>
 8007e28:	e1e7      	b.n	80081fa <_svfprintf_r+0x87e>
 8007e2a:	2280      	movs	r2, #128	; 0x80
 8007e2c:	0612      	lsls	r2, r2, #24
 8007e2e:	4694      	mov	ip, r2
 8007e30:	4463      	add	r3, ip
 8007e32:	930e      	str	r3, [sp, #56]	; 0x38
 8007e34:	232d      	movs	r3, #45	; 0x2d
 8007e36:	9322      	str	r3, [sp, #136]	; 0x88
 8007e38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e3a:	2b41      	cmp	r3, #65	; 0x41
 8007e3c:	d000      	beq.n	8007e40 <_svfprintf_r+0x4c4>
 8007e3e:	e1f5      	b.n	800822c <_svfprintf_r+0x8b0>
 8007e40:	0028      	movs	r0, r5
 8007e42:	aa26      	add	r2, sp, #152	; 0x98
 8007e44:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007e46:	f001 f91b 	bl	8009080 <frexp>
 8007e4a:	23ff      	movs	r3, #255	; 0xff
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	059b      	lsls	r3, r3, #22
 8007e50:	f7f9 fb6e 	bl	8001530 <__aeabi_dmul>
 8007e54:	2200      	movs	r2, #0
 8007e56:	2300      	movs	r3, #0
 8007e58:	0004      	movs	r4, r0
 8007e5a:	000d      	movs	r5, r1
 8007e5c:	f7f8 faf4 	bl	8000448 <__aeabi_dcmpeq>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d001      	beq.n	8007e68 <_svfprintf_r+0x4ec>
 8007e64:	2301      	movs	r3, #1
 8007e66:	9326      	str	r3, [sp, #152]	; 0x98
 8007e68:	4bda      	ldr	r3, [pc, #872]	; (80081d4 <_svfprintf_r+0x858>)
 8007e6a:	9319      	str	r3, [sp, #100]	; 0x64
 8007e6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e6e:	2b61      	cmp	r3, #97	; 0x61
 8007e70:	d001      	beq.n	8007e76 <_svfprintf_r+0x4fa>
 8007e72:	4bd9      	ldr	r3, [pc, #868]	; (80081d8 <_svfprintf_r+0x85c>)
 8007e74:	9319      	str	r3, [sp, #100]	; 0x64
 8007e76:	9b08      	ldr	r3, [sp, #32]
 8007e78:	930e      	str	r3, [sp, #56]	; 0x38
 8007e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	9311      	str	r3, [sp, #68]	; 0x44
 8007e80:	2200      	movs	r2, #0
 8007e82:	4bd6      	ldr	r3, [pc, #856]	; (80081dc <_svfprintf_r+0x860>)
 8007e84:	0020      	movs	r0, r4
 8007e86:	0029      	movs	r1, r5
 8007e88:	f7f9 fb52 	bl	8001530 <__aeabi_dmul>
 8007e8c:	000d      	movs	r5, r1
 8007e8e:	0004      	movs	r4, r0
 8007e90:	f7fa f9b0 	bl	80021f4 <__aeabi_d2iz>
 8007e94:	9021      	str	r0, [sp, #132]	; 0x84
 8007e96:	f7fa f9e3 	bl	8002260 <__aeabi_i2d>
 8007e9a:	0002      	movs	r2, r0
 8007e9c:	000b      	movs	r3, r1
 8007e9e:	0020      	movs	r0, r4
 8007ea0:	0029      	movs	r1, r5
 8007ea2:	f7f9 fe07 	bl	8001ab4 <__aeabi_dsub>
 8007ea6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ea8:	000d      	movs	r5, r1
 8007eaa:	001a      	movs	r2, r3
 8007eac:	3201      	adds	r2, #1
 8007eae:	9921      	ldr	r1, [sp, #132]	; 0x84
 8007eb0:	920e      	str	r2, [sp, #56]	; 0x38
 8007eb2:	9223      	str	r2, [sp, #140]	; 0x8c
 8007eb4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007eb6:	0004      	movs	r4, r0
 8007eb8:	5c52      	ldrb	r2, [r2, r1]
 8007eba:	701a      	strb	r2, [r3, #0]
 8007ebc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ebe:	9320      	str	r3, [sp, #128]	; 0x80
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	d00a      	beq.n	8007eda <_svfprintf_r+0x55e>
 8007ec4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	9311      	str	r3, [sp, #68]	; 0x44
 8007ecc:	0020      	movs	r0, r4
 8007ece:	2300      	movs	r3, #0
 8007ed0:	0029      	movs	r1, r5
 8007ed2:	f7f8 fab9 	bl	8000448 <__aeabi_dcmpeq>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d0d2      	beq.n	8007e80 <_svfprintf_r+0x504>
 8007eda:	2200      	movs	r2, #0
 8007edc:	0020      	movs	r0, r4
 8007ede:	0029      	movs	r1, r5
 8007ee0:	4bbf      	ldr	r3, [pc, #764]	; (80081e0 <_svfprintf_r+0x864>)
 8007ee2:	f7f8 facb 	bl	800047c <__aeabi_dcmpgt>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d10c      	bne.n	8007f04 <_svfprintf_r+0x588>
 8007eea:	2200      	movs	r2, #0
 8007eec:	0020      	movs	r0, r4
 8007eee:	0029      	movs	r1, r5
 8007ef0:	4bbb      	ldr	r3, [pc, #748]	; (80081e0 <_svfprintf_r+0x864>)
 8007ef2:	f7f8 faa9 	bl	8000448 <__aeabi_dcmpeq>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d100      	bne.n	8007efc <_svfprintf_r+0x580>
 8007efa:	e191      	b.n	8008220 <_svfprintf_r+0x8a4>
 8007efc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007efe:	07db      	lsls	r3, r3, #31
 8007f00:	d400      	bmi.n	8007f04 <_svfprintf_r+0x588>
 8007f02:	e18d      	b.n	8008220 <_svfprintf_r+0x8a4>
 8007f04:	2030      	movs	r0, #48	; 0x30
 8007f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f08:	932a      	str	r3, [sp, #168]	; 0xa8
 8007f0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f0c:	7bdb      	ldrb	r3, [r3, #15]
 8007f0e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007f10:	3a01      	subs	r2, #1
 8007f12:	922a      	str	r2, [sp, #168]	; 0xa8
 8007f14:	7811      	ldrb	r1, [r2, #0]
 8007f16:	4299      	cmp	r1, r3
 8007f18:	d100      	bne.n	8007f1c <_svfprintf_r+0x5a0>
 8007f1a:	e171      	b.n	8008200 <_svfprintf_r+0x884>
 8007f1c:	1c4b      	adds	r3, r1, #1
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	2939      	cmp	r1, #57	; 0x39
 8007f22:	d101      	bne.n	8007f28 <_svfprintf_r+0x5ac>
 8007f24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f26:	7a9b      	ldrb	r3, [r3, #10]
 8007f28:	7013      	strb	r3, [r2, #0]
 8007f2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f2c:	9a08      	ldr	r2, [sp, #32]
 8007f2e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007f30:	1a9b      	subs	r3, r3, r2
 8007f32:	930e      	str	r3, [sp, #56]	; 0x38
 8007f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f36:	2b47      	cmp	r3, #71	; 0x47
 8007f38:	d000      	beq.n	8007f3c <_svfprintf_r+0x5c0>
 8007f3a:	e1c4      	b.n	80082c6 <_svfprintf_r+0x94a>
 8007f3c:	1ceb      	adds	r3, r5, #3
 8007f3e:	db03      	blt.n	8007f48 <_svfprintf_r+0x5cc>
 8007f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f42:	42ab      	cmp	r3, r5
 8007f44:	db00      	blt.n	8007f48 <_svfprintf_r+0x5cc>
 8007f46:	e1e6      	b.n	8008316 <_svfprintf_r+0x99a>
 8007f48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f4a:	3b02      	subs	r3, #2
 8007f4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f4e:	223c      	movs	r2, #60	; 0x3c
 8007f50:	466b      	mov	r3, sp
 8007f52:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007f54:	189b      	adds	r3, r3, r2
 8007f56:	1e6c      	subs	r4, r5, #1
 8007f58:	3a1c      	subs	r2, #28
 8007f5a:	2000      	movs	r0, #0
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	9426      	str	r4, [sp, #152]	; 0x98
 8007f60:	4391      	bics	r1, r2
 8007f62:	2941      	cmp	r1, #65	; 0x41
 8007f64:	d102      	bne.n	8007f6c <_svfprintf_r+0x5f0>
 8007f66:	330f      	adds	r3, #15
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	a928      	add	r1, sp, #160	; 0xa0
 8007f6e:	700b      	strb	r3, [r1, #0]
 8007f70:	232b      	movs	r3, #43	; 0x2b
 8007f72:	2c00      	cmp	r4, #0
 8007f74:	da02      	bge.n	8007f7c <_svfprintf_r+0x600>
 8007f76:	2401      	movs	r4, #1
 8007f78:	3302      	adds	r3, #2
 8007f7a:	1b64      	subs	r4, r4, r5
 8007f7c:	704b      	strb	r3, [r1, #1]
 8007f7e:	2c09      	cmp	r4, #9
 8007f80:	dc00      	bgt.n	8007f84 <_svfprintf_r+0x608>
 8007f82:	e1ba      	b.n	80082fa <_svfprintf_r+0x97e>
 8007f84:	2337      	movs	r3, #55	; 0x37
 8007f86:	250a      	movs	r5, #10
 8007f88:	aa1e      	add	r2, sp, #120	; 0x78
 8007f8a:	189b      	adds	r3, r3, r2
 8007f8c:	9310      	str	r3, [sp, #64]	; 0x40
 8007f8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f90:	0020      	movs	r0, r4
 8007f92:	9309      	str	r3, [sp, #36]	; 0x24
 8007f94:	0029      	movs	r1, r5
 8007f96:	3b01      	subs	r3, #1
 8007f98:	9310      	str	r3, [sp, #64]	; 0x40
 8007f9a:	f7f8 fa3f 	bl	800041c <__aeabi_idivmod>
 8007f9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fa0:	3130      	adds	r1, #48	; 0x30
 8007fa2:	7019      	strb	r1, [r3, #0]
 8007fa4:	0020      	movs	r0, r4
 8007fa6:	0029      	movs	r1, r5
 8007fa8:	9411      	str	r4, [sp, #68]	; 0x44
 8007faa:	f7f8 f951 	bl	8000250 <__divsi3>
 8007fae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fb0:	0004      	movs	r4, r0
 8007fb2:	2b63      	cmp	r3, #99	; 0x63
 8007fb4:	dceb      	bgt.n	8007f8e <_svfprintf_r+0x612>
 8007fb6:	222a      	movs	r2, #42	; 0x2a
 8007fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fba:	a81e      	add	r0, sp, #120	; 0x78
 8007fbc:	1e99      	subs	r1, r3, #2
 8007fbe:	1812      	adds	r2, r2, r0
 8007fc0:	2037      	movs	r0, #55	; 0x37
 8007fc2:	000b      	movs	r3, r1
 8007fc4:	3430      	adds	r4, #48	; 0x30
 8007fc6:	700c      	strb	r4, [r1, #0]
 8007fc8:	ac1e      	add	r4, sp, #120	; 0x78
 8007fca:	1900      	adds	r0, r0, r4
 8007fcc:	4283      	cmp	r3, r0
 8007fce:	d200      	bcs.n	8007fd2 <_svfprintf_r+0x656>
 8007fd0:	e18e      	b.n	80082f0 <_svfprintf_r+0x974>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	4281      	cmp	r1, r0
 8007fd6:	d804      	bhi.n	8007fe2 <_svfprintf_r+0x666>
 8007fd8:	aa1e      	add	r2, sp, #120	; 0x78
 8007fda:	3339      	adds	r3, #57	; 0x39
 8007fdc:	189b      	adds	r3, r3, r2
 8007fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fe0:	1a9b      	subs	r3, r3, r2
 8007fe2:	222a      	movs	r2, #42	; 0x2a
 8007fe4:	a91e      	add	r1, sp, #120	; 0x78
 8007fe6:	1852      	adds	r2, r2, r1
 8007fe8:	18d3      	adds	r3, r2, r3
 8007fea:	aa28      	add	r2, sp, #160	; 0xa0
 8007fec:	1a9b      	subs	r3, r3, r2
 8007fee:	931e      	str	r3, [sp, #120]	; 0x78
 8007ff0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007ff2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ff4:	4694      	mov	ip, r2
 8007ff6:	4463      	add	r3, ip
 8007ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8007ffa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	dc01      	bgt.n	8008004 <_svfprintf_r+0x688>
 8008000:	07f3      	lsls	r3, r6, #31
 8008002:	d504      	bpl.n	800800e <_svfprintf_r+0x692>
 8008004:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008008:	4694      	mov	ip, r2
 800800a:	4463      	add	r3, ip
 800800c:	9309      	str	r3, [sp, #36]	; 0x24
 800800e:	2280      	movs	r2, #128	; 0x80
 8008010:	4b74      	ldr	r3, [pc, #464]	; (80081e4 <_svfprintf_r+0x868>)
 8008012:	0052      	lsls	r2, r2, #1
 8008014:	4033      	ands	r3, r6
 8008016:	431a      	orrs	r2, r3
 8008018:	2300      	movs	r3, #0
 800801a:	001d      	movs	r5, r3
 800801c:	921a      	str	r2, [sp, #104]	; 0x68
 800801e:	9310      	str	r3, [sp, #64]	; 0x40
 8008020:	9311      	str	r3, [sp, #68]	; 0x44
 8008022:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008024:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008026:	9319      	str	r3, [sp, #100]	; 0x64
 8008028:	2b00      	cmp	r3, #0
 800802a:	d006      	beq.n	800803a <_svfprintf_r+0x6be>
 800802c:	231b      	movs	r3, #27
 800802e:	aa1e      	add	r2, sp, #120	; 0x78
 8008030:	189b      	adds	r3, r3, r2
 8008032:	222d      	movs	r2, #45	; 0x2d
 8008034:	701a      	strb	r2, [r3, #0]
 8008036:	2300      	movs	r3, #0
 8008038:	9319      	str	r3, [sp, #100]	; 0x64
 800803a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800803c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800803e:	931a      	str	r3, [sp, #104]	; 0x68
 8008040:	4293      	cmp	r3, r2
 8008042:	da00      	bge.n	8008046 <_svfprintf_r+0x6ca>
 8008044:	921a      	str	r2, [sp, #104]	; 0x68
 8008046:	231b      	movs	r3, #27
 8008048:	aa1e      	add	r2, sp, #120	; 0x78
 800804a:	189b      	adds	r3, r3, r2
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	1e5a      	subs	r2, r3, #1
 8008050:	4193      	sbcs	r3, r2
 8008052:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008054:	18d3      	adds	r3, r2, r3
 8008056:	931a      	str	r3, [sp, #104]	; 0x68
 8008058:	0032      	movs	r2, r6
 800805a:	2302      	movs	r3, #2
 800805c:	401a      	ands	r2, r3
 800805e:	9220      	str	r2, [sp, #128]	; 0x80
 8008060:	421e      	tst	r6, r3
 8008062:	d002      	beq.n	800806a <_svfprintf_r+0x6ee>
 8008064:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008066:	3302      	adds	r3, #2
 8008068:	931a      	str	r3, [sp, #104]	; 0x68
 800806a:	2384      	movs	r3, #132	; 0x84
 800806c:	0032      	movs	r2, r6
 800806e:	401a      	ands	r2, r3
 8008070:	9221      	str	r2, [sp, #132]	; 0x84
 8008072:	421e      	tst	r6, r3
 8008074:	d11f      	bne.n	80080b6 <_svfprintf_r+0x73a>
 8008076:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008078:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800807a:	1a9c      	subs	r4, r3, r2
 800807c:	2c00      	cmp	r4, #0
 800807e:	dd1a      	ble.n	80080b6 <_svfprintf_r+0x73a>
 8008080:	0039      	movs	r1, r7
 8008082:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008084:	4858      	ldr	r0, [pc, #352]	; (80081e8 <_svfprintf_r+0x86c>)
 8008086:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008088:	3301      	adds	r3, #1
 800808a:	3108      	adds	r1, #8
 800808c:	6038      	str	r0, [r7, #0]
 800808e:	2c10      	cmp	r4, #16
 8008090:	dd00      	ble.n	8008094 <_svfprintf_r+0x718>
 8008092:	e31c      	b.n	80086ce <_svfprintf_r+0xd52>
 8008094:	607c      	str	r4, [r7, #4]
 8008096:	18a4      	adds	r4, r4, r2
 8008098:	000f      	movs	r7, r1
 800809a:	942e      	str	r4, [sp, #184]	; 0xb8
 800809c:	932d      	str	r3, [sp, #180]	; 0xb4
 800809e:	2b07      	cmp	r3, #7
 80080a0:	dd09      	ble.n	80080b6 <_svfprintf_r+0x73a>
 80080a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80080a6:	aa2c      	add	r2, sp, #176	; 0xb0
 80080a8:	f002 f902 	bl	800a2b0 <__ssprint_r>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	d001      	beq.n	80080b4 <_svfprintf_r+0x738>
 80080b0:	f000 fe43 	bl	8008d3a <_svfprintf_r+0x13be>
 80080b4:	af2f      	add	r7, sp, #188	; 0xbc
 80080b6:	221b      	movs	r2, #27
 80080b8:	a91e      	add	r1, sp, #120	; 0x78
 80080ba:	1852      	adds	r2, r2, r1
 80080bc:	7811      	ldrb	r1, [r2, #0]
 80080be:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80080c0:	2900      	cmp	r1, #0
 80080c2:	d014      	beq.n	80080ee <_svfprintf_r+0x772>
 80080c4:	603a      	str	r2, [r7, #0]
 80080c6:	2201      	movs	r2, #1
 80080c8:	189b      	adds	r3, r3, r2
 80080ca:	932e      	str	r3, [sp, #184]	; 0xb8
 80080cc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80080ce:	607a      	str	r2, [r7, #4]
 80080d0:	189b      	adds	r3, r3, r2
 80080d2:	932d      	str	r3, [sp, #180]	; 0xb4
 80080d4:	3708      	adds	r7, #8
 80080d6:	2b07      	cmp	r3, #7
 80080d8:	dd09      	ble.n	80080ee <_svfprintf_r+0x772>
 80080da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80080de:	aa2c      	add	r2, sp, #176	; 0xb0
 80080e0:	f002 f8e6 	bl	800a2b0 <__ssprint_r>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d001      	beq.n	80080ec <_svfprintf_r+0x770>
 80080e8:	f000 fe27 	bl	8008d3a <_svfprintf_r+0x13be>
 80080ec:	af2f      	add	r7, sp, #188	; 0xbc
 80080ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080f0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80080f2:	2a00      	cmp	r2, #0
 80080f4:	d015      	beq.n	8008122 <_svfprintf_r+0x7a6>
 80080f6:	aa25      	add	r2, sp, #148	; 0x94
 80080f8:	603a      	str	r2, [r7, #0]
 80080fa:	2202      	movs	r2, #2
 80080fc:	189b      	adds	r3, r3, r2
 80080fe:	932e      	str	r3, [sp, #184]	; 0xb8
 8008100:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008102:	607a      	str	r2, [r7, #4]
 8008104:	3301      	adds	r3, #1
 8008106:	932d      	str	r3, [sp, #180]	; 0xb4
 8008108:	3708      	adds	r7, #8
 800810a:	2b07      	cmp	r3, #7
 800810c:	dd09      	ble.n	8008122 <_svfprintf_r+0x7a6>
 800810e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008110:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008112:	aa2c      	add	r2, sp, #176	; 0xb0
 8008114:	f002 f8cc 	bl	800a2b0 <__ssprint_r>
 8008118:	2800      	cmp	r0, #0
 800811a:	d001      	beq.n	8008120 <_svfprintf_r+0x7a4>
 800811c:	f000 fe0d 	bl	8008d3a <_svfprintf_r+0x13be>
 8008120:	af2f      	add	r7, sp, #188	; 0xbc
 8008122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008124:	2b80      	cmp	r3, #128	; 0x80
 8008126:	d11f      	bne.n	8008168 <_svfprintf_r+0x7ec>
 8008128:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800812a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800812c:	1a9c      	subs	r4, r3, r2
 800812e:	2c00      	cmp	r4, #0
 8008130:	dd1a      	ble.n	8008168 <_svfprintf_r+0x7ec>
 8008132:	0039      	movs	r1, r7
 8008134:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008136:	482d      	ldr	r0, [pc, #180]	; (80081ec <_svfprintf_r+0x870>)
 8008138:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800813a:	3301      	adds	r3, #1
 800813c:	3108      	adds	r1, #8
 800813e:	6038      	str	r0, [r7, #0]
 8008140:	2c10      	cmp	r4, #16
 8008142:	dd00      	ble.n	8008146 <_svfprintf_r+0x7ca>
 8008144:	e2d6      	b.n	80086f4 <_svfprintf_r+0xd78>
 8008146:	607c      	str	r4, [r7, #4]
 8008148:	18a4      	adds	r4, r4, r2
 800814a:	000f      	movs	r7, r1
 800814c:	942e      	str	r4, [sp, #184]	; 0xb8
 800814e:	932d      	str	r3, [sp, #180]	; 0xb4
 8008150:	2b07      	cmp	r3, #7
 8008152:	dd09      	ble.n	8008168 <_svfprintf_r+0x7ec>
 8008154:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008156:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008158:	aa2c      	add	r2, sp, #176	; 0xb0
 800815a:	f002 f8a9 	bl	800a2b0 <__ssprint_r>
 800815e:	2800      	cmp	r0, #0
 8008160:	d001      	beq.n	8008166 <_svfprintf_r+0x7ea>
 8008162:	f000 fdea 	bl	8008d3a <_svfprintf_r+0x13be>
 8008166:	af2f      	add	r7, sp, #188	; 0xbc
 8008168:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800816a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800816c:	1a9c      	subs	r4, r3, r2
 800816e:	2c00      	cmp	r4, #0
 8008170:	dd1a      	ble.n	80081a8 <_svfprintf_r+0x82c>
 8008172:	0039      	movs	r1, r7
 8008174:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008176:	481d      	ldr	r0, [pc, #116]	; (80081ec <_svfprintf_r+0x870>)
 8008178:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800817a:	3301      	adds	r3, #1
 800817c:	3108      	adds	r1, #8
 800817e:	6038      	str	r0, [r7, #0]
 8008180:	2c10      	cmp	r4, #16
 8008182:	dd00      	ble.n	8008186 <_svfprintf_r+0x80a>
 8008184:	e2c9      	b.n	800871a <_svfprintf_r+0xd9e>
 8008186:	18a2      	adds	r2, r4, r2
 8008188:	607c      	str	r4, [r7, #4]
 800818a:	922e      	str	r2, [sp, #184]	; 0xb8
 800818c:	000f      	movs	r7, r1
 800818e:	932d      	str	r3, [sp, #180]	; 0xb4
 8008190:	2b07      	cmp	r3, #7
 8008192:	dd09      	ble.n	80081a8 <_svfprintf_r+0x82c>
 8008194:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008196:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008198:	aa2c      	add	r2, sp, #176	; 0xb0
 800819a:	f002 f889 	bl	800a2b0 <__ssprint_r>
 800819e:	2800      	cmp	r0, #0
 80081a0:	d001      	beq.n	80081a6 <_svfprintf_r+0x82a>
 80081a2:	f000 fdca 	bl	8008d3a <_svfprintf_r+0x13be>
 80081a6:	af2f      	add	r7, sp, #188	; 0xbc
 80081a8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80081aa:	9319      	str	r3, [sp, #100]	; 0x64
 80081ac:	05f3      	lsls	r3, r6, #23
 80081ae:	d500      	bpl.n	80081b2 <_svfprintf_r+0x836>
 80081b0:	e2ce      	b.n	8008750 <_svfprintf_r+0xdd4>
 80081b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081b4:	9b08      	ldr	r3, [sp, #32]
 80081b6:	4694      	mov	ip, r2
 80081b8:	603b      	str	r3, [r7, #0]
 80081ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081c0:	4463      	add	r3, ip
 80081c2:	932e      	str	r3, [sp, #184]	; 0xb8
 80081c4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80081c6:	3301      	adds	r3, #1
 80081c8:	932d      	str	r3, [sp, #180]	; 0xb4
 80081ca:	2b07      	cmp	r3, #7
 80081cc:	dd00      	ble.n	80081d0 <_svfprintf_r+0x854>
 80081ce:	e3a3      	b.n	8008918 <_svfprintf_r+0xf9c>
 80081d0:	3708      	adds	r7, #8
 80081d2:	e301      	b.n	80087d8 <_svfprintf_r+0xe5c>
 80081d4:	0800b984 	.word	0x0800b984
 80081d8:	0800b995 	.word	0x0800b995
 80081dc:	40300000 	.word	0x40300000
 80081e0:	3fe00000 	.word	0x3fe00000
 80081e4:	fffffbff 	.word	0xfffffbff
 80081e8:	0800b9a8 	.word	0x0800b9a8
 80081ec:	0800b9b8 	.word	0x0800b9b8
 80081f0:	9b08      	ldr	r3, [sp, #32]
 80081f2:	930c      	str	r3, [sp, #48]	; 0x30
 80081f4:	e610      	b.n	8007e18 <_svfprintf_r+0x49c>
 80081f6:	2306      	movs	r3, #6
 80081f8:	e5fd      	b.n	8007df6 <_svfprintf_r+0x47a>
 80081fa:	930e      	str	r3, [sp, #56]	; 0x38
 80081fc:	2300      	movs	r3, #0
 80081fe:	e61a      	b.n	8007e36 <_svfprintf_r+0x4ba>
 8008200:	7010      	strb	r0, [r2, #0]
 8008202:	e684      	b.n	8007f0e <_svfprintf_r+0x592>
 8008204:	7018      	strb	r0, [r3, #0]
 8008206:	3301      	adds	r3, #1
 8008208:	1aca      	subs	r2, r1, r3
 800820a:	d5fb      	bpl.n	8008204 <_svfprintf_r+0x888>
 800820c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800820e:	2300      	movs	r3, #0
 8008210:	3201      	adds	r2, #1
 8008212:	db01      	blt.n	8008218 <_svfprintf_r+0x89c>
 8008214:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008216:	3301      	adds	r3, #1
 8008218:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800821a:	18d3      	adds	r3, r2, r3
 800821c:	9323      	str	r3, [sp, #140]	; 0x8c
 800821e:	e684      	b.n	8007f2a <_svfprintf_r+0x5ae>
 8008220:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008222:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008224:	2030      	movs	r0, #48	; 0x30
 8008226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008228:	1851      	adds	r1, r2, r1
 800822a:	e7ed      	b.n	8008208 <_svfprintf_r+0x88c>
 800822c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800822e:	2303      	movs	r3, #3
 8008230:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008232:	2a46      	cmp	r2, #70	; 0x46
 8008234:	d006      	beq.n	8008244 <_svfprintf_r+0x8c8>
 8008236:	0014      	movs	r4, r2
 8008238:	3c45      	subs	r4, #69	; 0x45
 800823a:	4262      	negs	r2, r4
 800823c:	4154      	adcs	r4, r2
 800823e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008240:	3b01      	subs	r3, #1
 8008242:	1914      	adds	r4, r2, r4
 8008244:	aa2a      	add	r2, sp, #168	; 0xa8
 8008246:	9204      	str	r2, [sp, #16]
 8008248:	aa27      	add	r2, sp, #156	; 0x9c
 800824a:	9203      	str	r2, [sp, #12]
 800824c:	aa26      	add	r2, sp, #152	; 0x98
 800824e:	9202      	str	r2, [sp, #8]
 8008250:	9300      	str	r3, [sp, #0]
 8008252:	002a      	movs	r2, r5
 8008254:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008256:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008258:	9401      	str	r4, [sp, #4]
 800825a:	f001 f87f 	bl	800935c <_dtoa_r>
 800825e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008260:	9008      	str	r0, [sp, #32]
 8008262:	2b47      	cmp	r3, #71	; 0x47
 8008264:	d103      	bne.n	800826e <_svfprintf_r+0x8f2>
 8008266:	07f3      	lsls	r3, r6, #31
 8008268:	d401      	bmi.n	800826e <_svfprintf_r+0x8f2>
 800826a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800826c:	e65e      	b.n	8007f2c <_svfprintf_r+0x5b0>
 800826e:	9b08      	ldr	r3, [sp, #32]
 8008270:	191b      	adds	r3, r3, r4
 8008272:	9311      	str	r3, [sp, #68]	; 0x44
 8008274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008276:	2b46      	cmp	r3, #70	; 0x46
 8008278:	d112      	bne.n	80082a0 <_svfprintf_r+0x924>
 800827a:	9b08      	ldr	r3, [sp, #32]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	2b30      	cmp	r3, #48	; 0x30
 8008280:	d10a      	bne.n	8008298 <_svfprintf_r+0x91c>
 8008282:	2200      	movs	r2, #0
 8008284:	2300      	movs	r3, #0
 8008286:	0028      	movs	r0, r5
 8008288:	990e      	ldr	r1, [sp, #56]	; 0x38
 800828a:	f7f8 f8dd 	bl	8000448 <__aeabi_dcmpeq>
 800828e:	2800      	cmp	r0, #0
 8008290:	d102      	bne.n	8008298 <_svfprintf_r+0x91c>
 8008292:	2301      	movs	r3, #1
 8008294:	1b1b      	subs	r3, r3, r4
 8008296:	9326      	str	r3, [sp, #152]	; 0x98
 8008298:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800829a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800829c:	18d3      	adds	r3, r2, r3
 800829e:	9311      	str	r3, [sp, #68]	; 0x44
 80082a0:	2200      	movs	r2, #0
 80082a2:	2300      	movs	r3, #0
 80082a4:	0028      	movs	r0, r5
 80082a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80082a8:	f7f8 f8ce 	bl	8000448 <__aeabi_dcmpeq>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d001      	beq.n	80082b4 <_svfprintf_r+0x938>
 80082b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082b2:	932a      	str	r3, [sp, #168]	; 0xa8
 80082b4:	2230      	movs	r2, #48	; 0x30
 80082b6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80082b8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80082ba:	4299      	cmp	r1, r3
 80082bc:	d9d5      	bls.n	800826a <_svfprintf_r+0x8ee>
 80082be:	1c59      	adds	r1, r3, #1
 80082c0:	912a      	str	r1, [sp, #168]	; 0xa8
 80082c2:	701a      	strb	r2, [r3, #0]
 80082c4:	e7f7      	b.n	80082b6 <_svfprintf_r+0x93a>
 80082c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082c8:	2b46      	cmp	r3, #70	; 0x46
 80082ca:	d000      	beq.n	80082ce <_svfprintf_r+0x952>
 80082cc:	e63f      	b.n	8007f4e <_svfprintf_r+0x5d2>
 80082ce:	2201      	movs	r2, #1
 80082d0:	0033      	movs	r3, r6
 80082d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80082d4:	4013      	ands	r3, r2
 80082d6:	430b      	orrs	r3, r1
 80082d8:	2d00      	cmp	r5, #0
 80082da:	dd2c      	ble.n	8008336 <_svfprintf_r+0x9ba>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d046      	beq.n	800836e <_svfprintf_r+0x9f2>
 80082e0:	000a      	movs	r2, r1
 80082e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80082e4:	18eb      	adds	r3, r5, r3
 80082e6:	18d3      	adds	r3, r2, r3
 80082e8:	9309      	str	r3, [sp, #36]	; 0x24
 80082ea:	2366      	movs	r3, #102	; 0x66
 80082ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80082ee:	e030      	b.n	8008352 <_svfprintf_r+0x9d6>
 80082f0:	781c      	ldrb	r4, [r3, #0]
 80082f2:	3301      	adds	r3, #1
 80082f4:	7014      	strb	r4, [r2, #0]
 80082f6:	3201      	adds	r2, #1
 80082f8:	e668      	b.n	8007fcc <_svfprintf_r+0x650>
 80082fa:	222a      	movs	r2, #42	; 0x2a
 80082fc:	ab1e      	add	r3, sp, #120	; 0x78
 80082fe:	18d2      	adds	r2, r2, r3
 8008300:	2800      	cmp	r0, #0
 8008302:	d104      	bne.n	800830e <_svfprintf_r+0x992>
 8008304:	2330      	movs	r3, #48	; 0x30
 8008306:	222b      	movs	r2, #43	; 0x2b
 8008308:	708b      	strb	r3, [r1, #2]
 800830a:	ab1e      	add	r3, sp, #120	; 0x78
 800830c:	18d2      	adds	r2, r2, r3
 800830e:	3430      	adds	r4, #48	; 0x30
 8008310:	1c53      	adds	r3, r2, #1
 8008312:	7014      	strb	r4, [r2, #0]
 8008314:	e669      	b.n	8007fea <_svfprintf_r+0x66e>
 8008316:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008318:	42ab      	cmp	r3, r5
 800831a:	dd12      	ble.n	8008342 <_svfprintf_r+0x9c6>
 800831c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800831e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008320:	4694      	mov	ip, r2
 8008322:	4463      	add	r3, ip
 8008324:	9309      	str	r3, [sp, #36]	; 0x24
 8008326:	2367      	movs	r3, #103	; 0x67
 8008328:	930f      	str	r3, [sp, #60]	; 0x3c
 800832a:	2d00      	cmp	r5, #0
 800832c:	dc11      	bgt.n	8008352 <_svfprintf_r+0x9d6>
 800832e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008330:	1b5b      	subs	r3, r3, r5
 8008332:	3301      	adds	r3, #1
 8008334:	e00c      	b.n	8008350 <_svfprintf_r+0x9d4>
 8008336:	2b00      	cmp	r3, #0
 8008338:	d01b      	beq.n	8008372 <_svfprintf_r+0x9f6>
 800833a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800833c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800833e:	3301      	adds	r3, #1
 8008340:	e7d1      	b.n	80082e6 <_svfprintf_r+0x96a>
 8008342:	2367      	movs	r3, #103	; 0x67
 8008344:	9509      	str	r5, [sp, #36]	; 0x24
 8008346:	930f      	str	r3, [sp, #60]	; 0x3c
 8008348:	07f3      	lsls	r3, r6, #31
 800834a:	d502      	bpl.n	8008352 <_svfprintf_r+0x9d6>
 800834c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800834e:	18eb      	adds	r3, r5, r3
 8008350:	9309      	str	r3, [sp, #36]	; 0x24
 8008352:	2380      	movs	r3, #128	; 0x80
 8008354:	0032      	movs	r2, r6
 8008356:	00db      	lsls	r3, r3, #3
 8008358:	401a      	ands	r2, r3
 800835a:	9211      	str	r2, [sp, #68]	; 0x44
 800835c:	2200      	movs	r2, #0
 800835e:	9210      	str	r2, [sp, #64]	; 0x40
 8008360:	421e      	tst	r6, r3
 8008362:	d100      	bne.n	8008366 <_svfprintf_r+0x9ea>
 8008364:	e65d      	b.n	8008022 <_svfprintf_r+0x6a6>
 8008366:	4295      	cmp	r5, r2
 8008368:	dc25      	bgt.n	80083b6 <_svfprintf_r+0xa3a>
 800836a:	9211      	str	r2, [sp, #68]	; 0x44
 800836c:	e659      	b.n	8008022 <_svfprintf_r+0x6a6>
 800836e:	9509      	str	r5, [sp, #36]	; 0x24
 8008370:	e7bb      	b.n	80082ea <_svfprintf_r+0x96e>
 8008372:	2366      	movs	r3, #102	; 0x66
 8008374:	9209      	str	r2, [sp, #36]	; 0x24
 8008376:	930f      	str	r3, [sp, #60]	; 0x3c
 8008378:	e7eb      	b.n	8008352 <_svfprintf_r+0x9d6>
 800837a:	42ab      	cmp	r3, r5
 800837c:	da0e      	bge.n	800839c <_svfprintf_r+0xa20>
 800837e:	1aed      	subs	r5, r5, r3
 8008380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d012      	beq.n	80083ae <_svfprintf_r+0xa32>
 8008388:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800838a:	3301      	adds	r3, #1
 800838c:	9311      	str	r3, [sp, #68]	; 0x44
 800838e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008390:	3301      	adds	r3, #1
 8008392:	9312      	str	r3, [sp, #72]	; 0x48
 8008394:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	2bff      	cmp	r3, #255	; 0xff
 800839a:	d1ee      	bne.n	800837a <_svfprintf_r+0x9fe>
 800839c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800839e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083a0:	189b      	adds	r3, r3, r2
 80083a2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80083a4:	4353      	muls	r3, r2
 80083a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083a8:	189b      	adds	r3, r3, r2
 80083aa:	9309      	str	r3, [sp, #36]	; 0x24
 80083ac:	e639      	b.n	8008022 <_svfprintf_r+0x6a6>
 80083ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083b0:	3301      	adds	r3, #1
 80083b2:	9310      	str	r3, [sp, #64]	; 0x40
 80083b4:	e7ee      	b.n	8008394 <_svfprintf_r+0xa18>
 80083b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083b8:	9311      	str	r3, [sp, #68]	; 0x44
 80083ba:	e7eb      	b.n	8008394 <_svfprintf_r+0xa18>
 80083bc:	1d23      	adds	r3, r4, #4
 80083be:	930d      	str	r3, [sp, #52]	; 0x34
 80083c0:	06b3      	lsls	r3, r6, #26
 80083c2:	d509      	bpl.n	80083d8 <_svfprintf_r+0xa5c>
 80083c4:	6823      	ldr	r3, [r4, #0]
 80083c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80083c8:	601a      	str	r2, [r3, #0]
 80083ca:	17d2      	asrs	r2, r2, #31
 80083cc:	605a      	str	r2, [r3, #4]
 80083ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80083d0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80083d2:	9308      	str	r3, [sp, #32]
 80083d4:	f7ff fb0d 	bl	80079f2 <_svfprintf_r+0x76>
 80083d8:	06f3      	lsls	r3, r6, #27
 80083da:	d503      	bpl.n	80083e4 <_svfprintf_r+0xa68>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80083e0:	601a      	str	r2, [r3, #0]
 80083e2:	e7f4      	b.n	80083ce <_svfprintf_r+0xa52>
 80083e4:	0673      	lsls	r3, r6, #25
 80083e6:	d503      	bpl.n	80083f0 <_svfprintf_r+0xa74>
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80083ec:	801a      	strh	r2, [r3, #0]
 80083ee:	e7ee      	b.n	80083ce <_svfprintf_r+0xa52>
 80083f0:	05b6      	lsls	r6, r6, #22
 80083f2:	d5f3      	bpl.n	80083dc <_svfprintf_r+0xa60>
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80083f8:	701a      	strb	r2, [r3, #0]
 80083fa:	e7e8      	b.n	80083ce <_svfprintf_r+0xa52>
 80083fc:	2310      	movs	r3, #16
 80083fe:	431e      	orrs	r6, r3
 8008400:	2320      	movs	r3, #32
 8008402:	0030      	movs	r0, r6
 8008404:	4018      	ands	r0, r3
 8008406:	421e      	tst	r6, r3
 8008408:	d00f      	beq.n	800842a <_svfprintf_r+0xaae>
 800840a:	3b19      	subs	r3, #25
 800840c:	3407      	adds	r4, #7
 800840e:	439c      	bics	r4, r3
 8008410:	0022      	movs	r2, r4
 8008412:	ca18      	ldmia	r2!, {r3, r4}
 8008414:	9306      	str	r3, [sp, #24]
 8008416:	9407      	str	r4, [sp, #28]
 8008418:	920d      	str	r2, [sp, #52]	; 0x34
 800841a:	4bc9      	ldr	r3, [pc, #804]	; (8008740 <_svfprintf_r+0xdc4>)
 800841c:	401e      	ands	r6, r3
 800841e:	2300      	movs	r3, #0
 8008420:	221b      	movs	r2, #27
 8008422:	a91e      	add	r1, sp, #120	; 0x78
 8008424:	1852      	adds	r2, r2, r1
 8008426:	2100      	movs	r1, #0
 8008428:	e430      	b.n	8007c8c <_svfprintf_r+0x310>
 800842a:	0022      	movs	r2, r4
 800842c:	ca08      	ldmia	r2!, {r3}
 800842e:	0031      	movs	r1, r6
 8008430:	920d      	str	r2, [sp, #52]	; 0x34
 8008432:	2210      	movs	r2, #16
 8008434:	4011      	ands	r1, r2
 8008436:	4216      	tst	r6, r2
 8008438:	d002      	beq.n	8008440 <_svfprintf_r+0xac4>
 800843a:	9306      	str	r3, [sp, #24]
 800843c:	9007      	str	r0, [sp, #28]
 800843e:	e7ec      	b.n	800841a <_svfprintf_r+0xa9e>
 8008440:	2240      	movs	r2, #64	; 0x40
 8008442:	0030      	movs	r0, r6
 8008444:	4010      	ands	r0, r2
 8008446:	4216      	tst	r6, r2
 8008448:	d003      	beq.n	8008452 <_svfprintf_r+0xad6>
 800844a:	b29b      	uxth	r3, r3
 800844c:	9306      	str	r3, [sp, #24]
 800844e:	9107      	str	r1, [sp, #28]
 8008450:	e7e3      	b.n	800841a <_svfprintf_r+0xa9e>
 8008452:	2280      	movs	r2, #128	; 0x80
 8008454:	0031      	movs	r1, r6
 8008456:	0092      	lsls	r2, r2, #2
 8008458:	4011      	ands	r1, r2
 800845a:	4216      	tst	r6, r2
 800845c:	d0f6      	beq.n	800844c <_svfprintf_r+0xad0>
 800845e:	b2db      	uxtb	r3, r3
 8008460:	e7eb      	b.n	800843a <_svfprintf_r+0xabe>
 8008462:	0023      	movs	r3, r4
 8008464:	cb04      	ldmia	r3!, {r2}
 8008466:	49b7      	ldr	r1, [pc, #732]	; (8008744 <_svfprintf_r+0xdc8>)
 8008468:	9206      	str	r2, [sp, #24]
 800846a:	aa25      	add	r2, sp, #148	; 0x94
 800846c:	8011      	strh	r1, [r2, #0]
 800846e:	4ab6      	ldr	r2, [pc, #728]	; (8008748 <_svfprintf_r+0xdcc>)
 8008470:	930d      	str	r3, [sp, #52]	; 0x34
 8008472:	2300      	movs	r3, #0
 8008474:	921f      	str	r2, [sp, #124]	; 0x7c
 8008476:	2278      	movs	r2, #120	; 0x78
 8008478:	9307      	str	r3, [sp, #28]
 800847a:	3302      	adds	r3, #2
 800847c:	431e      	orrs	r6, r3
 800847e:	920f      	str	r2, [sp, #60]	; 0x3c
 8008480:	e7ce      	b.n	8008420 <_svfprintf_r+0xaa4>
 8008482:	0023      	movs	r3, r4
 8008484:	cb04      	ldmia	r3!, {r2}
 8008486:	2400      	movs	r4, #0
 8008488:	930d      	str	r3, [sp, #52]	; 0x34
 800848a:	231b      	movs	r3, #27
 800848c:	9208      	str	r2, [sp, #32]
 800848e:	aa1e      	add	r2, sp, #120	; 0x78
 8008490:	189b      	adds	r3, r3, r2
 8008492:	701c      	strb	r4, [r3, #0]
 8008494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008496:	3301      	adds	r3, #1
 8008498:	d00e      	beq.n	80084b8 <_svfprintf_r+0xb3c>
 800849a:	0021      	movs	r1, r4
 800849c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800849e:	9808      	ldr	r0, [sp, #32]
 80084a0:	f000 fde2 	bl	8009068 <memchr>
 80084a4:	900c      	str	r0, [sp, #48]	; 0x30
 80084a6:	42a0      	cmp	r0, r4
 80084a8:	d100      	bne.n	80084ac <_svfprintf_r+0xb30>
 80084aa:	e10d      	b.n	80086c8 <_svfprintf_r+0xd4c>
 80084ac:	9a08      	ldr	r2, [sp, #32]
 80084ae:	1a83      	subs	r3, r0, r2
 80084b0:	9309      	str	r3, [sp, #36]	; 0x24
 80084b2:	0023      	movs	r3, r4
 80084b4:	940c      	str	r4, [sp, #48]	; 0x30
 80084b6:	e44e      	b.n	8007d56 <_svfprintf_r+0x3da>
 80084b8:	9808      	ldr	r0, [sp, #32]
 80084ba:	f7f7 fe23 	bl	8000104 <strlen>
 80084be:	9009      	str	r0, [sp, #36]	; 0x24
 80084c0:	e7f7      	b.n	80084b2 <_svfprintf_r+0xb36>
 80084c2:	2310      	movs	r3, #16
 80084c4:	431e      	orrs	r6, r3
 80084c6:	2320      	movs	r3, #32
 80084c8:	0030      	movs	r0, r6
 80084ca:	4018      	ands	r0, r3
 80084cc:	421e      	tst	r6, r3
 80084ce:	d009      	beq.n	80084e4 <_svfprintf_r+0xb68>
 80084d0:	3b19      	subs	r3, #25
 80084d2:	3407      	adds	r4, #7
 80084d4:	439c      	bics	r4, r3
 80084d6:	0022      	movs	r2, r4
 80084d8:	ca18      	ldmia	r2!, {r3, r4}
 80084da:	9306      	str	r3, [sp, #24]
 80084dc:	9407      	str	r4, [sp, #28]
 80084de:	920d      	str	r2, [sp, #52]	; 0x34
 80084e0:	2301      	movs	r3, #1
 80084e2:	e79d      	b.n	8008420 <_svfprintf_r+0xaa4>
 80084e4:	0023      	movs	r3, r4
 80084e6:	cb04      	ldmia	r3!, {r2}
 80084e8:	0031      	movs	r1, r6
 80084ea:	930d      	str	r3, [sp, #52]	; 0x34
 80084ec:	2310      	movs	r3, #16
 80084ee:	4019      	ands	r1, r3
 80084f0:	421e      	tst	r6, r3
 80084f2:	d003      	beq.n	80084fc <_svfprintf_r+0xb80>
 80084f4:	9206      	str	r2, [sp, #24]
 80084f6:	9007      	str	r0, [sp, #28]
 80084f8:	3b0f      	subs	r3, #15
 80084fa:	e791      	b.n	8008420 <_svfprintf_r+0xaa4>
 80084fc:	2340      	movs	r3, #64	; 0x40
 80084fe:	0030      	movs	r0, r6
 8008500:	4018      	ands	r0, r3
 8008502:	421e      	tst	r6, r3
 8008504:	d003      	beq.n	800850e <_svfprintf_r+0xb92>
 8008506:	b293      	uxth	r3, r2
 8008508:	9306      	str	r3, [sp, #24]
 800850a:	9107      	str	r1, [sp, #28]
 800850c:	e7e8      	b.n	80084e0 <_svfprintf_r+0xb64>
 800850e:	2380      	movs	r3, #128	; 0x80
 8008510:	0031      	movs	r1, r6
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4019      	ands	r1, r3
 8008516:	421e      	tst	r6, r3
 8008518:	d003      	beq.n	8008522 <_svfprintf_r+0xba6>
 800851a:	b2d3      	uxtb	r3, r2
 800851c:	9306      	str	r3, [sp, #24]
 800851e:	9007      	str	r0, [sp, #28]
 8008520:	e7de      	b.n	80084e0 <_svfprintf_r+0xb64>
 8008522:	9206      	str	r2, [sp, #24]
 8008524:	e7f1      	b.n	800850a <_svfprintf_r+0xb8e>
 8008526:	4b89      	ldr	r3, [pc, #548]	; (800874c <_svfprintf_r+0xdd0>)
 8008528:	0030      	movs	r0, r6
 800852a:	931f      	str	r3, [sp, #124]	; 0x7c
 800852c:	2320      	movs	r3, #32
 800852e:	4018      	ands	r0, r3
 8008530:	421e      	tst	r6, r3
 8008532:	d01a      	beq.n	800856a <_svfprintf_r+0xbee>
 8008534:	3b19      	subs	r3, #25
 8008536:	3407      	adds	r4, #7
 8008538:	439c      	bics	r4, r3
 800853a:	0022      	movs	r2, r4
 800853c:	ca18      	ldmia	r2!, {r3, r4}
 800853e:	9306      	str	r3, [sp, #24]
 8008540:	9407      	str	r4, [sp, #28]
 8008542:	920d      	str	r2, [sp, #52]	; 0x34
 8008544:	07f3      	lsls	r3, r6, #31
 8008546:	d50a      	bpl.n	800855e <_svfprintf_r+0xbe2>
 8008548:	9b06      	ldr	r3, [sp, #24]
 800854a:	9a07      	ldr	r2, [sp, #28]
 800854c:	4313      	orrs	r3, r2
 800854e:	d006      	beq.n	800855e <_svfprintf_r+0xbe2>
 8008550:	2230      	movs	r2, #48	; 0x30
 8008552:	ab25      	add	r3, sp, #148	; 0x94
 8008554:	701a      	strb	r2, [r3, #0]
 8008556:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008558:	705a      	strb	r2, [r3, #1]
 800855a:	2302      	movs	r3, #2
 800855c:	431e      	orrs	r6, r3
 800855e:	4b78      	ldr	r3, [pc, #480]	; (8008740 <_svfprintf_r+0xdc4>)
 8008560:	401e      	ands	r6, r3
 8008562:	2302      	movs	r3, #2
 8008564:	e75c      	b.n	8008420 <_svfprintf_r+0xaa4>
 8008566:	4b78      	ldr	r3, [pc, #480]	; (8008748 <_svfprintf_r+0xdcc>)
 8008568:	e7de      	b.n	8008528 <_svfprintf_r+0xbac>
 800856a:	0023      	movs	r3, r4
 800856c:	cb04      	ldmia	r3!, {r2}
 800856e:	0031      	movs	r1, r6
 8008570:	930d      	str	r3, [sp, #52]	; 0x34
 8008572:	2310      	movs	r3, #16
 8008574:	4019      	ands	r1, r3
 8008576:	421e      	tst	r6, r3
 8008578:	d002      	beq.n	8008580 <_svfprintf_r+0xc04>
 800857a:	9206      	str	r2, [sp, #24]
 800857c:	9007      	str	r0, [sp, #28]
 800857e:	e7e1      	b.n	8008544 <_svfprintf_r+0xbc8>
 8008580:	2340      	movs	r3, #64	; 0x40
 8008582:	0030      	movs	r0, r6
 8008584:	4018      	ands	r0, r3
 8008586:	421e      	tst	r6, r3
 8008588:	d003      	beq.n	8008592 <_svfprintf_r+0xc16>
 800858a:	b293      	uxth	r3, r2
 800858c:	9306      	str	r3, [sp, #24]
 800858e:	9107      	str	r1, [sp, #28]
 8008590:	e7d8      	b.n	8008544 <_svfprintf_r+0xbc8>
 8008592:	2380      	movs	r3, #128	; 0x80
 8008594:	0031      	movs	r1, r6
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4019      	ands	r1, r3
 800859a:	421e      	tst	r6, r3
 800859c:	d002      	beq.n	80085a4 <_svfprintf_r+0xc28>
 800859e:	b2d3      	uxtb	r3, r2
 80085a0:	9306      	str	r3, [sp, #24]
 80085a2:	e7eb      	b.n	800857c <_svfprintf_r+0xc00>
 80085a4:	9206      	str	r2, [sp, #24]
 80085a6:	e7f2      	b.n	800858e <_svfprintf_r+0xc12>
 80085a8:	9b07      	ldr	r3, [sp, #28]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10a      	bne.n	80085c4 <_svfprintf_r+0xc48>
 80085ae:	9b06      	ldr	r3, [sp, #24]
 80085b0:	2b09      	cmp	r3, #9
 80085b2:	d807      	bhi.n	80085c4 <_svfprintf_r+0xc48>
 80085b4:	23e7      	movs	r3, #231	; 0xe7
 80085b6:	aa1e      	add	r2, sp, #120	; 0x78
 80085b8:	189b      	adds	r3, r3, r2
 80085ba:	9a06      	ldr	r2, [sp, #24]
 80085bc:	3230      	adds	r2, #48	; 0x30
 80085be:	701a      	strb	r2, [r3, #0]
 80085c0:	f000 fc18 	bl	8008df4 <_svfprintf_r+0x1478>
 80085c4:	2680      	movs	r6, #128	; 0x80
 80085c6:	2300      	movs	r3, #0
 80085c8:	00f6      	lsls	r6, r6, #3
 80085ca:	930e      	str	r3, [sp, #56]	; 0x38
 80085cc:	ad58      	add	r5, sp, #352	; 0x160
 80085ce:	4026      	ands	r6, r4
 80085d0:	220a      	movs	r2, #10
 80085d2:	9806      	ldr	r0, [sp, #24]
 80085d4:	9907      	ldr	r1, [sp, #28]
 80085d6:	2300      	movs	r3, #0
 80085d8:	f7f7 ff64 	bl	80004a4 <__aeabi_uldivmod>
 80085dc:	1e6b      	subs	r3, r5, #1
 80085de:	3230      	adds	r2, #48	; 0x30
 80085e0:	9308      	str	r3, [sp, #32]
 80085e2:	701a      	strb	r2, [r3, #0]
 80085e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085e6:	900c      	str	r0, [sp, #48]	; 0x30
 80085e8:	3301      	adds	r3, #1
 80085ea:	9110      	str	r1, [sp, #64]	; 0x40
 80085ec:	930e      	str	r3, [sp, #56]	; 0x38
 80085ee:	2e00      	cmp	r6, #0
 80085f0:	d01d      	beq.n	800862e <_svfprintf_r+0xcb2>
 80085f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d118      	bne.n	800862e <_svfprintf_r+0xcb2>
 80085fc:	2aff      	cmp	r2, #255	; 0xff
 80085fe:	d016      	beq.n	800862e <_svfprintf_r+0xcb2>
 8008600:	9b07      	ldr	r3, [sp, #28]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d102      	bne.n	800860c <_svfprintf_r+0xc90>
 8008606:	9b06      	ldr	r3, [sp, #24]
 8008608:	2b09      	cmp	r3, #9
 800860a:	d910      	bls.n	800862e <_svfprintf_r+0xcb2>
 800860c:	9b08      	ldr	r3, [sp, #32]
 800860e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008610:	991d      	ldr	r1, [sp, #116]	; 0x74
 8008612:	1a9b      	subs	r3, r3, r2
 8008614:	0018      	movs	r0, r3
 8008616:	9308      	str	r3, [sp, #32]
 8008618:	f7fe fc6e 	bl	8006ef8 <strncpy>
 800861c:	2200      	movs	r2, #0
 800861e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008620:	920e      	str	r2, [sp, #56]	; 0x38
 8008622:	785b      	ldrb	r3, [r3, #1]
 8008624:	1e5a      	subs	r2, r3, #1
 8008626:	4193      	sbcs	r3, r2
 8008628:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800862a:	18d3      	adds	r3, r2, r3
 800862c:	9312      	str	r3, [sp, #72]	; 0x48
 800862e:	9b07      	ldr	r3, [sp, #28]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d10f      	bne.n	8008654 <_svfprintf_r+0xcd8>
 8008634:	9b06      	ldr	r3, [sp, #24]
 8008636:	2b09      	cmp	r3, #9
 8008638:	d80c      	bhi.n	8008654 <_svfprintf_r+0xcd8>
 800863a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800863c:	9a08      	ldr	r2, [sp, #32]
 800863e:	9319      	str	r3, [sp, #100]	; 0x64
 8008640:	ab58      	add	r3, sp, #352	; 0x160
 8008642:	1a9b      	subs	r3, r3, r2
 8008644:	9309      	str	r3, [sp, #36]	; 0x24
 8008646:	2300      	movs	r3, #0
 8008648:	0026      	movs	r6, r4
 800864a:	930c      	str	r3, [sp, #48]	; 0x30
 800864c:	001d      	movs	r5, r3
 800864e:	9310      	str	r3, [sp, #64]	; 0x40
 8008650:	9311      	str	r3, [sp, #68]	; 0x44
 8008652:	e4f2      	b.n	800803a <_svfprintf_r+0x6be>
 8008654:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008656:	9d08      	ldr	r5, [sp, #32]
 8008658:	9306      	str	r3, [sp, #24]
 800865a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800865c:	9307      	str	r3, [sp, #28]
 800865e:	e7b7      	b.n	80085d0 <_svfprintf_r+0xc54>
 8008660:	200f      	movs	r0, #15
 8008662:	ab58      	add	r3, sp, #352	; 0x160
 8008664:	9308      	str	r3, [sp, #32]
 8008666:	9b08      	ldr	r3, [sp, #32]
 8008668:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800866a:	3b01      	subs	r3, #1
 800866c:	9308      	str	r3, [sp, #32]
 800866e:	9b06      	ldr	r3, [sp, #24]
 8008670:	4003      	ands	r3, r0
 8008672:	5cd3      	ldrb	r3, [r2, r3]
 8008674:	9a08      	ldr	r2, [sp, #32]
 8008676:	7013      	strb	r3, [r2, #0]
 8008678:	9b07      	ldr	r3, [sp, #28]
 800867a:	0719      	lsls	r1, r3, #28
 800867c:	9b06      	ldr	r3, [sp, #24]
 800867e:	091a      	lsrs	r2, r3, #4
 8008680:	9b07      	ldr	r3, [sp, #28]
 8008682:	4311      	orrs	r1, r2
 8008684:	091b      	lsrs	r3, r3, #4
 8008686:	9307      	str	r3, [sp, #28]
 8008688:	000b      	movs	r3, r1
 800868a:	9a07      	ldr	r2, [sp, #28]
 800868c:	9106      	str	r1, [sp, #24]
 800868e:	4313      	orrs	r3, r2
 8008690:	d1e9      	bne.n	8008666 <_svfprintf_r+0xcea>
 8008692:	e7d2      	b.n	800863a <_svfprintf_r+0xcbe>
 8008694:	aa58      	add	r2, sp, #352	; 0x160
 8008696:	9208      	str	r2, [sp, #32]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1ce      	bne.n	800863a <_svfprintf_r+0xcbe>
 800869c:	07f6      	lsls	r6, r6, #31
 800869e:	d5cc      	bpl.n	800863a <_svfprintf_r+0xcbe>
 80086a0:	aa1e      	add	r2, sp, #120	; 0x78
 80086a2:	33e7      	adds	r3, #231	; 0xe7
 80086a4:	189b      	adds	r3, r3, r2
 80086a6:	2230      	movs	r2, #48	; 0x30
 80086a8:	e789      	b.n	80085be <_svfprintf_r+0xc42>
 80086aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d100      	bne.n	80086b2 <_svfprintf_r+0xd36>
 80086b0:	e364      	b.n	8008d7c <_svfprintf_r+0x1400>
 80086b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80086b4:	211b      	movs	r1, #27
 80086b6:	ab3f      	add	r3, sp, #252	; 0xfc
 80086b8:	701a      	strb	r2, [r3, #0]
 80086ba:	2200      	movs	r2, #0
 80086bc:	a81e      	add	r0, sp, #120	; 0x78
 80086be:	1809      	adds	r1, r1, r0
 80086c0:	700a      	strb	r2, [r1, #0]
 80086c2:	940d      	str	r4, [sp, #52]	; 0x34
 80086c4:	f7ff fabd 	bl	8007c42 <_svfprintf_r+0x2c6>
 80086c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ca:	f7ff fb44 	bl	8007d56 <_svfprintf_r+0x3da>
 80086ce:	2010      	movs	r0, #16
 80086d0:	1812      	adds	r2, r2, r0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	922e      	str	r2, [sp, #184]	; 0xb8
 80086d6:	932d      	str	r3, [sp, #180]	; 0xb4
 80086d8:	2b07      	cmp	r3, #7
 80086da:	dd08      	ble.n	80086ee <_svfprintf_r+0xd72>
 80086dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086de:	980a      	ldr	r0, [sp, #40]	; 0x28
 80086e0:	aa2c      	add	r2, sp, #176	; 0xb0
 80086e2:	f001 fde5 	bl	800a2b0 <__ssprint_r>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d000      	beq.n	80086ec <_svfprintf_r+0xd70>
 80086ea:	e326      	b.n	8008d3a <_svfprintf_r+0x13be>
 80086ec:	a92f      	add	r1, sp, #188	; 0xbc
 80086ee:	000f      	movs	r7, r1
 80086f0:	3c10      	subs	r4, #16
 80086f2:	e4c5      	b.n	8008080 <_svfprintf_r+0x704>
 80086f4:	2010      	movs	r0, #16
 80086f6:	1812      	adds	r2, r2, r0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	922e      	str	r2, [sp, #184]	; 0xb8
 80086fc:	932d      	str	r3, [sp, #180]	; 0xb4
 80086fe:	2b07      	cmp	r3, #7
 8008700:	dd08      	ble.n	8008714 <_svfprintf_r+0xd98>
 8008702:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008704:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008706:	aa2c      	add	r2, sp, #176	; 0xb0
 8008708:	f001 fdd2 	bl	800a2b0 <__ssprint_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	d000      	beq.n	8008712 <_svfprintf_r+0xd96>
 8008710:	e313      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008712:	a92f      	add	r1, sp, #188	; 0xbc
 8008714:	000f      	movs	r7, r1
 8008716:	3c10      	subs	r4, #16
 8008718:	e50b      	b.n	8008132 <_svfprintf_r+0x7b6>
 800871a:	2010      	movs	r0, #16
 800871c:	1812      	adds	r2, r2, r0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	922e      	str	r2, [sp, #184]	; 0xb8
 8008722:	932d      	str	r3, [sp, #180]	; 0xb4
 8008724:	2b07      	cmp	r3, #7
 8008726:	dd08      	ble.n	800873a <_svfprintf_r+0xdbe>
 8008728:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800872a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800872c:	aa2c      	add	r2, sp, #176	; 0xb0
 800872e:	f001 fdbf 	bl	800a2b0 <__ssprint_r>
 8008732:	2800      	cmp	r0, #0
 8008734:	d000      	beq.n	8008738 <_svfprintf_r+0xdbc>
 8008736:	e300      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008738:	a92f      	add	r1, sp, #188	; 0xbc
 800873a:	000f      	movs	r7, r1
 800873c:	3c10      	subs	r4, #16
 800873e:	e518      	b.n	8008172 <_svfprintf_r+0x7f6>
 8008740:	fffffbff 	.word	0xfffffbff
 8008744:	00007830 	.word	0x00007830
 8008748:	0800b984 	.word	0x0800b984
 800874c:	0800b995 	.word	0x0800b995
 8008750:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008752:	2b65      	cmp	r3, #101	; 0x65
 8008754:	dc00      	bgt.n	8008758 <_svfprintf_r+0xddc>
 8008756:	e241      	b.n	8008bdc <_svfprintf_r+0x1260>
 8008758:	9814      	ldr	r0, [sp, #80]	; 0x50
 800875a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800875c:	2200      	movs	r2, #0
 800875e:	2300      	movs	r3, #0
 8008760:	f7f7 fe72 	bl	8000448 <__aeabi_dcmpeq>
 8008764:	2800      	cmp	r0, #0
 8008766:	d077      	beq.n	8008858 <_svfprintf_r+0xedc>
 8008768:	4bca      	ldr	r3, [pc, #808]	; (8008a94 <_svfprintf_r+0x1118>)
 800876a:	603b      	str	r3, [r7, #0]
 800876c:	2301      	movs	r3, #1
 800876e:	607b      	str	r3, [r7, #4]
 8008770:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008772:	3708      	adds	r7, #8
 8008774:	3301      	adds	r3, #1
 8008776:	932e      	str	r3, [sp, #184]	; 0xb8
 8008778:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800877a:	3301      	adds	r3, #1
 800877c:	932d      	str	r3, [sp, #180]	; 0xb4
 800877e:	2b07      	cmp	r3, #7
 8008780:	dd08      	ble.n	8008794 <_svfprintf_r+0xe18>
 8008782:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008784:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008786:	aa2c      	add	r2, sp, #176	; 0xb0
 8008788:	f001 fd92 	bl	800a2b0 <__ssprint_r>
 800878c:	2800      	cmp	r0, #0
 800878e:	d000      	beq.n	8008792 <_svfprintf_r+0xe16>
 8008790:	e2d3      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008792:	af2f      	add	r7, sp, #188	; 0xbc
 8008794:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008796:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008798:	4293      	cmp	r3, r2
 800879a:	db01      	blt.n	80087a0 <_svfprintf_r+0xe24>
 800879c:	07f3      	lsls	r3, r6, #31
 800879e:	d51b      	bpl.n	80087d8 <_svfprintf_r+0xe5c>
 80087a0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80087a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80087a4:	603b      	str	r3, [r7, #0]
 80087a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087a8:	607b      	str	r3, [r7, #4]
 80087aa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80087ac:	3708      	adds	r7, #8
 80087ae:	189b      	adds	r3, r3, r2
 80087b0:	932e      	str	r3, [sp, #184]	; 0xb8
 80087b2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80087b4:	3301      	adds	r3, #1
 80087b6:	932d      	str	r3, [sp, #180]	; 0xb4
 80087b8:	2b07      	cmp	r3, #7
 80087ba:	dd08      	ble.n	80087ce <_svfprintf_r+0xe52>
 80087bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80087c0:	aa2c      	add	r2, sp, #176	; 0xb0
 80087c2:	f001 fd75 	bl	800a2b0 <__ssprint_r>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	d000      	beq.n	80087cc <_svfprintf_r+0xe50>
 80087ca:	e2b6      	b.n	8008d3a <_svfprintf_r+0x13be>
 80087cc:	af2f      	add	r7, sp, #188	; 0xbc
 80087ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087d0:	2510      	movs	r5, #16
 80087d2:	1e5c      	subs	r4, r3, #1
 80087d4:	2c00      	cmp	r4, #0
 80087d6:	dc2e      	bgt.n	8008836 <_svfprintf_r+0xeba>
 80087d8:	0776      	lsls	r6, r6, #29
 80087da:	d500      	bpl.n	80087de <_svfprintf_r+0xe62>
 80087dc:	e290      	b.n	8008d00 <_svfprintf_r+0x1384>
 80087de:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80087e0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80087e2:	4293      	cmp	r3, r2
 80087e4:	da00      	bge.n	80087e8 <_svfprintf_r+0xe6c>
 80087e6:	0013      	movs	r3, r2
 80087e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80087ea:	18d3      	adds	r3, r2, r3
 80087ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80087ee:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d007      	beq.n	8008804 <_svfprintf_r+0xe88>
 80087f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80087f8:	aa2c      	add	r2, sp, #176	; 0xb0
 80087fa:	f001 fd59 	bl	800a2b0 <__ssprint_r>
 80087fe:	2800      	cmp	r0, #0
 8008800:	d000      	beq.n	8008804 <_svfprintf_r+0xe88>
 8008802:	e29a      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008804:	2300      	movs	r3, #0
 8008806:	932d      	str	r3, [sp, #180]	; 0xb4
 8008808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800880a:	2b00      	cmp	r3, #0
 800880c:	d000      	beq.n	8008810 <_svfprintf_r+0xe94>
 800880e:	e2b0      	b.n	8008d72 <_svfprintf_r+0x13f6>
 8008810:	af2f      	add	r7, sp, #188	; 0xbc
 8008812:	e5dc      	b.n	80083ce <_svfprintf_r+0xa52>
 8008814:	3210      	adds	r2, #16
 8008816:	607d      	str	r5, [r7, #4]
 8008818:	922e      	str	r2, [sp, #184]	; 0xb8
 800881a:	932d      	str	r3, [sp, #180]	; 0xb4
 800881c:	2b07      	cmp	r3, #7
 800881e:	dd08      	ble.n	8008832 <_svfprintf_r+0xeb6>
 8008820:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008822:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008824:	aa2c      	add	r2, sp, #176	; 0xb0
 8008826:	f001 fd43 	bl	800a2b0 <__ssprint_r>
 800882a:	2800      	cmp	r0, #0
 800882c:	d000      	beq.n	8008830 <_svfprintf_r+0xeb4>
 800882e:	e284      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008830:	a92f      	add	r1, sp, #188	; 0xbc
 8008832:	000f      	movs	r7, r1
 8008834:	3c10      	subs	r4, #16
 8008836:	0039      	movs	r1, r7
 8008838:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800883a:	4897      	ldr	r0, [pc, #604]	; (8008a98 <_svfprintf_r+0x111c>)
 800883c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800883e:	3301      	adds	r3, #1
 8008840:	3108      	adds	r1, #8
 8008842:	6038      	str	r0, [r7, #0]
 8008844:	2c10      	cmp	r4, #16
 8008846:	dce5      	bgt.n	8008814 <_svfprintf_r+0xe98>
 8008848:	607c      	str	r4, [r7, #4]
 800884a:	18a4      	adds	r4, r4, r2
 800884c:	942e      	str	r4, [sp, #184]	; 0xb8
 800884e:	000f      	movs	r7, r1
 8008850:	932d      	str	r3, [sp, #180]	; 0xb4
 8008852:	2b07      	cmp	r3, #7
 8008854:	ddc0      	ble.n	80087d8 <_svfprintf_r+0xe5c>
 8008856:	e05f      	b.n	8008918 <_svfprintf_r+0xf9c>
 8008858:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800885a:	2b00      	cmp	r3, #0
 800885c:	dc78      	bgt.n	8008950 <_svfprintf_r+0xfd4>
 800885e:	4b8d      	ldr	r3, [pc, #564]	; (8008a94 <_svfprintf_r+0x1118>)
 8008860:	603b      	str	r3, [r7, #0]
 8008862:	2301      	movs	r3, #1
 8008864:	607b      	str	r3, [r7, #4]
 8008866:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008868:	3708      	adds	r7, #8
 800886a:	3301      	adds	r3, #1
 800886c:	932e      	str	r3, [sp, #184]	; 0xb8
 800886e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008870:	3301      	adds	r3, #1
 8008872:	932d      	str	r3, [sp, #180]	; 0xb4
 8008874:	2b07      	cmp	r3, #7
 8008876:	dd08      	ble.n	800888a <_svfprintf_r+0xf0e>
 8008878:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800887a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800887c:	aa2c      	add	r2, sp, #176	; 0xb0
 800887e:	f001 fd17 	bl	800a2b0 <__ssprint_r>
 8008882:	2800      	cmp	r0, #0
 8008884:	d000      	beq.n	8008888 <_svfprintf_r+0xf0c>
 8008886:	e258      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008888:	af2f      	add	r7, sp, #188	; 0xbc
 800888a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800888c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800888e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008890:	430b      	orrs	r3, r1
 8008892:	2101      	movs	r1, #1
 8008894:	4031      	ands	r1, r6
 8008896:	430b      	orrs	r3, r1
 8008898:	d09e      	beq.n	80087d8 <_svfprintf_r+0xe5c>
 800889a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800889c:	603b      	str	r3, [r7, #0]
 800889e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80088a0:	607b      	str	r3, [r7, #4]
 80088a2:	189a      	adds	r2, r3, r2
 80088a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80088a6:	922e      	str	r2, [sp, #184]	; 0xb8
 80088a8:	3301      	adds	r3, #1
 80088aa:	932d      	str	r3, [sp, #180]	; 0xb4
 80088ac:	3708      	adds	r7, #8
 80088ae:	2b07      	cmp	r3, #7
 80088b0:	dd08      	ble.n	80088c4 <_svfprintf_r+0xf48>
 80088b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80088b6:	aa2c      	add	r2, sp, #176	; 0xb0
 80088b8:	f001 fcfa 	bl	800a2b0 <__ssprint_r>
 80088bc:	2800      	cmp	r0, #0
 80088be:	d000      	beq.n	80088c2 <_svfprintf_r+0xf46>
 80088c0:	e23b      	b.n	8008d3a <_svfprintf_r+0x13be>
 80088c2:	af2f      	add	r7, sp, #188	; 0xbc
 80088c4:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80088c6:	2c00      	cmp	r4, #0
 80088c8:	da19      	bge.n	80088fe <_svfprintf_r+0xf82>
 80088ca:	0038      	movs	r0, r7
 80088cc:	2510      	movs	r5, #16
 80088ce:	4264      	negs	r4, r4
 80088d0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80088d2:	4a71      	ldr	r2, [pc, #452]	; (8008a98 <_svfprintf_r+0x111c>)
 80088d4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80088d6:	3101      	adds	r1, #1
 80088d8:	3708      	adds	r7, #8
 80088da:	6002      	str	r2, [r0, #0]
 80088dc:	2c10      	cmp	r4, #16
 80088de:	dc25      	bgt.n	800892c <_svfprintf_r+0xfb0>
 80088e0:	6044      	str	r4, [r0, #4]
 80088e2:	18e4      	adds	r4, r4, r3
 80088e4:	942e      	str	r4, [sp, #184]	; 0xb8
 80088e6:	912d      	str	r1, [sp, #180]	; 0xb4
 80088e8:	2907      	cmp	r1, #7
 80088ea:	dd08      	ble.n	80088fe <_svfprintf_r+0xf82>
 80088ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80088f0:	aa2c      	add	r2, sp, #176	; 0xb0
 80088f2:	f001 fcdd 	bl	800a2b0 <__ssprint_r>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d000      	beq.n	80088fc <_svfprintf_r+0xf80>
 80088fa:	e21e      	b.n	8008d3a <_svfprintf_r+0x13be>
 80088fc:	af2f      	add	r7, sp, #188	; 0xbc
 80088fe:	9b08      	ldr	r3, [sp, #32]
 8008900:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008902:	603b      	str	r3, [r7, #0]
 8008904:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008906:	18d2      	adds	r2, r2, r3
 8008908:	922e      	str	r2, [sp, #184]	; 0xb8
 800890a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800890c:	607b      	str	r3, [r7, #4]
 800890e:	3201      	adds	r2, #1
 8008910:	922d      	str	r2, [sp, #180]	; 0xb4
 8008912:	2a07      	cmp	r2, #7
 8008914:	dc00      	bgt.n	8008918 <_svfprintf_r+0xf9c>
 8008916:	e45b      	b.n	80081d0 <_svfprintf_r+0x854>
 8008918:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800891a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800891c:	aa2c      	add	r2, sp, #176	; 0xb0
 800891e:	f001 fcc7 	bl	800a2b0 <__ssprint_r>
 8008922:	2800      	cmp	r0, #0
 8008924:	d000      	beq.n	8008928 <_svfprintf_r+0xfac>
 8008926:	e208      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008928:	af2f      	add	r7, sp, #188	; 0xbc
 800892a:	e755      	b.n	80087d8 <_svfprintf_r+0xe5c>
 800892c:	3310      	adds	r3, #16
 800892e:	6045      	str	r5, [r0, #4]
 8008930:	932e      	str	r3, [sp, #184]	; 0xb8
 8008932:	912d      	str	r1, [sp, #180]	; 0xb4
 8008934:	2907      	cmp	r1, #7
 8008936:	dd08      	ble.n	800894a <_svfprintf_r+0xfce>
 8008938:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800893a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800893c:	aa2c      	add	r2, sp, #176	; 0xb0
 800893e:	f001 fcb7 	bl	800a2b0 <__ssprint_r>
 8008942:	2800      	cmp	r0, #0
 8008944:	d000      	beq.n	8008948 <_svfprintf_r+0xfcc>
 8008946:	e1f8      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008948:	af2f      	add	r7, sp, #188	; 0xbc
 800894a:	0038      	movs	r0, r7
 800894c:	3c10      	subs	r4, #16
 800894e:	e7bf      	b.n	80088d0 <_svfprintf_r+0xf54>
 8008950:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008952:	002c      	movs	r4, r5
 8008954:	429d      	cmp	r5, r3
 8008956:	dd00      	ble.n	800895a <_svfprintf_r+0xfde>
 8008958:	001c      	movs	r4, r3
 800895a:	2c00      	cmp	r4, #0
 800895c:	dd14      	ble.n	8008988 <_svfprintf_r+0x100c>
 800895e:	9b08      	ldr	r3, [sp, #32]
 8008960:	607c      	str	r4, [r7, #4]
 8008962:	603b      	str	r3, [r7, #0]
 8008964:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008966:	3708      	adds	r7, #8
 8008968:	18e3      	adds	r3, r4, r3
 800896a:	932e      	str	r3, [sp, #184]	; 0xb8
 800896c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800896e:	3301      	adds	r3, #1
 8008970:	932d      	str	r3, [sp, #180]	; 0xb4
 8008972:	2b07      	cmp	r3, #7
 8008974:	dd08      	ble.n	8008988 <_svfprintf_r+0x100c>
 8008976:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008978:	980a      	ldr	r0, [sp, #40]	; 0x28
 800897a:	aa2c      	add	r2, sp, #176	; 0xb0
 800897c:	f001 fc98 	bl	800a2b0 <__ssprint_r>
 8008980:	2800      	cmp	r0, #0
 8008982:	d000      	beq.n	8008986 <_svfprintf_r+0x100a>
 8008984:	e1d9      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008986:	af2f      	add	r7, sp, #188	; 0xbc
 8008988:	43e3      	mvns	r3, r4
 800898a:	17db      	asrs	r3, r3, #31
 800898c:	401c      	ands	r4, r3
 800898e:	1b2c      	subs	r4, r5, r4
 8008990:	2c00      	cmp	r4, #0
 8008992:	dd18      	ble.n	80089c6 <_svfprintf_r+0x104a>
 8008994:	0039      	movs	r1, r7
 8008996:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008998:	483f      	ldr	r0, [pc, #252]	; (8008a98 <_svfprintf_r+0x111c>)
 800899a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800899c:	3301      	adds	r3, #1
 800899e:	3108      	adds	r1, #8
 80089a0:	6038      	str	r0, [r7, #0]
 80089a2:	2c10      	cmp	r4, #16
 80089a4:	dc7a      	bgt.n	8008a9c <_svfprintf_r+0x1120>
 80089a6:	607c      	str	r4, [r7, #4]
 80089a8:	18a4      	adds	r4, r4, r2
 80089aa:	000f      	movs	r7, r1
 80089ac:	942e      	str	r4, [sp, #184]	; 0xb8
 80089ae:	932d      	str	r3, [sp, #180]	; 0xb4
 80089b0:	2b07      	cmp	r3, #7
 80089b2:	dd08      	ble.n	80089c6 <_svfprintf_r+0x104a>
 80089b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80089b8:	aa2c      	add	r2, sp, #176	; 0xb0
 80089ba:	f001 fc79 	bl	800a2b0 <__ssprint_r>
 80089be:	2800      	cmp	r0, #0
 80089c0:	d000      	beq.n	80089c4 <_svfprintf_r+0x1048>
 80089c2:	e1ba      	b.n	8008d3a <_svfprintf_r+0x13be>
 80089c4:	af2f      	add	r7, sp, #188	; 0xbc
 80089c6:	9b08      	ldr	r3, [sp, #32]
 80089c8:	195d      	adds	r5, r3, r5
 80089ca:	0573      	lsls	r3, r6, #21
 80089cc:	d50b      	bpl.n	80089e6 <_svfprintf_r+0x106a>
 80089ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d176      	bne.n	8008ac2 <_svfprintf_r+0x1146>
 80089d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d176      	bne.n	8008ac8 <_svfprintf_r+0x114c>
 80089da:	9b08      	ldr	r3, [sp, #32]
 80089dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089de:	189b      	adds	r3, r3, r2
 80089e0:	429d      	cmp	r5, r3
 80089e2:	d900      	bls.n	80089e6 <_svfprintf_r+0x106a>
 80089e4:	001d      	movs	r5, r3
 80089e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80089e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089ea:	4293      	cmp	r3, r2
 80089ec:	db01      	blt.n	80089f2 <_svfprintf_r+0x1076>
 80089ee:	07f3      	lsls	r3, r6, #31
 80089f0:	d516      	bpl.n	8008a20 <_svfprintf_r+0x10a4>
 80089f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80089f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80089f6:	603b      	str	r3, [r7, #0]
 80089f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80089fa:	607b      	str	r3, [r7, #4]
 80089fc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80089fe:	3708      	adds	r7, #8
 8008a00:	189b      	adds	r3, r3, r2
 8008a02:	932e      	str	r3, [sp, #184]	; 0xb8
 8008a04:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008a06:	3301      	adds	r3, #1
 8008a08:	932d      	str	r3, [sp, #180]	; 0xb4
 8008a0a:	2b07      	cmp	r3, #7
 8008a0c:	dd08      	ble.n	8008a20 <_svfprintf_r+0x10a4>
 8008a0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a10:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008a12:	aa2c      	add	r2, sp, #176	; 0xb0
 8008a14:	f001 fc4c 	bl	800a2b0 <__ssprint_r>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d000      	beq.n	8008a1e <_svfprintf_r+0x10a2>
 8008a1c:	e18d      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008a1e:	af2f      	add	r7, sp, #188	; 0xbc
 8008a20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a22:	9b08      	ldr	r3, [sp, #32]
 8008a24:	4694      	mov	ip, r2
 8008a26:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8008a28:	4463      	add	r3, ip
 8008a2a:	1b5b      	subs	r3, r3, r5
 8008a2c:	1b14      	subs	r4, r2, r4
 8008a2e:	429c      	cmp	r4, r3
 8008a30:	dd00      	ble.n	8008a34 <_svfprintf_r+0x10b8>
 8008a32:	001c      	movs	r4, r3
 8008a34:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008a36:	2c00      	cmp	r4, #0
 8008a38:	dd12      	ble.n	8008a60 <_svfprintf_r+0x10e4>
 8008a3a:	18e3      	adds	r3, r4, r3
 8008a3c:	932e      	str	r3, [sp, #184]	; 0xb8
 8008a3e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008a40:	603d      	str	r5, [r7, #0]
 8008a42:	3301      	adds	r3, #1
 8008a44:	607c      	str	r4, [r7, #4]
 8008a46:	932d      	str	r3, [sp, #180]	; 0xb4
 8008a48:	3708      	adds	r7, #8
 8008a4a:	2b07      	cmp	r3, #7
 8008a4c:	dd08      	ble.n	8008a60 <_svfprintf_r+0x10e4>
 8008a4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a50:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008a52:	aa2c      	add	r2, sp, #176	; 0xb0
 8008a54:	f001 fc2c 	bl	800a2b0 <__ssprint_r>
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d000      	beq.n	8008a5e <_svfprintf_r+0x10e2>
 8008a5c:	e16d      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008a5e:	af2f      	add	r7, sp, #188	; 0xbc
 8008a60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a64:	2510      	movs	r5, #16
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	43e2      	mvns	r2, r4
 8008a6a:	17d2      	asrs	r2, r2, #31
 8008a6c:	4014      	ands	r4, r2
 8008a6e:	1b1c      	subs	r4, r3, r4
 8008a70:	2c00      	cmp	r4, #0
 8008a72:	dc00      	bgt.n	8008a76 <_svfprintf_r+0x10fa>
 8008a74:	e6b0      	b.n	80087d8 <_svfprintf_r+0xe5c>
 8008a76:	0039      	movs	r1, r7
 8008a78:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008a7a:	4807      	ldr	r0, [pc, #28]	; (8008a98 <_svfprintf_r+0x111c>)
 8008a7c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008a7e:	3301      	adds	r3, #1
 8008a80:	3108      	adds	r1, #8
 8008a82:	6038      	str	r0, [r7, #0]
 8008a84:	2c10      	cmp	r4, #16
 8008a86:	dd00      	ble.n	8008a8a <_svfprintf_r+0x110e>
 8008a88:	e096      	b.n	8008bb8 <_svfprintf_r+0x123c>
 8008a8a:	1912      	adds	r2, r2, r4
 8008a8c:	607c      	str	r4, [r7, #4]
 8008a8e:	922e      	str	r2, [sp, #184]	; 0xb8
 8008a90:	e6dd      	b.n	800884e <_svfprintf_r+0xed2>
 8008a92:	46c0      	nop			; (mov r8, r8)
 8008a94:	0800b9a6 	.word	0x0800b9a6
 8008a98:	0800b9b8 	.word	0x0800b9b8
 8008a9c:	2010      	movs	r0, #16
 8008a9e:	1812      	adds	r2, r2, r0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	922e      	str	r2, [sp, #184]	; 0xb8
 8008aa4:	932d      	str	r3, [sp, #180]	; 0xb4
 8008aa6:	2b07      	cmp	r3, #7
 8008aa8:	dd08      	ble.n	8008abc <_svfprintf_r+0x1140>
 8008aaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008aac:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008aae:	aa2c      	add	r2, sp, #176	; 0xb0
 8008ab0:	f001 fbfe 	bl	800a2b0 <__ssprint_r>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d000      	beq.n	8008aba <_svfprintf_r+0x113e>
 8008ab8:	e13f      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008aba:	a92f      	add	r1, sp, #188	; 0xbc
 8008abc:	000f      	movs	r7, r1
 8008abe:	3c10      	subs	r4, #16
 8008ac0:	e768      	b.n	8008994 <_svfprintf_r+0x1018>
 8008ac2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d05d      	beq.n	8008b84 <_svfprintf_r+0x1208>
 8008ac8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008aca:	3b01      	subs	r3, #1
 8008acc:	9310      	str	r3, [sp, #64]	; 0x40
 8008ace:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ad0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008ad2:	603b      	str	r3, [r7, #0]
 8008ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ad6:	607b      	str	r3, [r7, #4]
 8008ad8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008ada:	3708      	adds	r7, #8
 8008adc:	189b      	adds	r3, r3, r2
 8008ade:	932e      	str	r3, [sp, #184]	; 0xb8
 8008ae0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	932d      	str	r3, [sp, #180]	; 0xb4
 8008ae6:	2b07      	cmp	r3, #7
 8008ae8:	dd08      	ble.n	8008afc <_svfprintf_r+0x1180>
 8008aea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008aec:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008aee:	aa2c      	add	r2, sp, #176	; 0xb0
 8008af0:	f001 fbde 	bl	800a2b0 <__ssprint_r>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	d000      	beq.n	8008afa <_svfprintf_r+0x117e>
 8008af8:	e11f      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008afa:	af2f      	add	r7, sp, #188	; 0xbc
 8008afc:	9b08      	ldr	r3, [sp, #32]
 8008afe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b00:	189c      	adds	r4, r3, r2
 8008b02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b04:	1b64      	subs	r4, r4, r5
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	429c      	cmp	r4, r3
 8008b0a:	dd00      	ble.n	8008b0e <_svfprintf_r+0x1192>
 8008b0c:	001c      	movs	r4, r3
 8008b0e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008b10:	2c00      	cmp	r4, #0
 8008b12:	dd12      	ble.n	8008b3a <_svfprintf_r+0x11be>
 8008b14:	18e3      	adds	r3, r4, r3
 8008b16:	932e      	str	r3, [sp, #184]	; 0xb8
 8008b18:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008b1a:	603d      	str	r5, [r7, #0]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	607c      	str	r4, [r7, #4]
 8008b20:	932d      	str	r3, [sp, #180]	; 0xb4
 8008b22:	3708      	adds	r7, #8
 8008b24:	2b07      	cmp	r3, #7
 8008b26:	dd08      	ble.n	8008b3a <_svfprintf_r+0x11be>
 8008b28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b2a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008b2c:	aa2c      	add	r2, sp, #176	; 0xb0
 8008b2e:	f001 fbbf 	bl	800a2b0 <__ssprint_r>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d000      	beq.n	8008b38 <_svfprintf_r+0x11bc>
 8008b36:	e100      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008b38:	af2f      	add	r7, sp, #188	; 0xbc
 8008b3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b3c:	781a      	ldrb	r2, [r3, #0]
 8008b3e:	43e3      	mvns	r3, r4
 8008b40:	17db      	asrs	r3, r3, #31
 8008b42:	401c      	ands	r4, r3
 8008b44:	1b14      	subs	r4, r2, r4
 8008b46:	2c00      	cmp	r4, #0
 8008b48:	dd18      	ble.n	8008b7c <_svfprintf_r+0x1200>
 8008b4a:	0039      	movs	r1, r7
 8008b4c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008b4e:	48aa      	ldr	r0, [pc, #680]	; (8008df8 <_svfprintf_r+0x147c>)
 8008b50:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008b52:	3301      	adds	r3, #1
 8008b54:	3108      	adds	r1, #8
 8008b56:	6038      	str	r0, [r7, #0]
 8008b58:	2c10      	cmp	r4, #16
 8008b5a:	dc1a      	bgt.n	8008b92 <_svfprintf_r+0x1216>
 8008b5c:	1912      	adds	r2, r2, r4
 8008b5e:	607c      	str	r4, [r7, #4]
 8008b60:	922e      	str	r2, [sp, #184]	; 0xb8
 8008b62:	000f      	movs	r7, r1
 8008b64:	932d      	str	r3, [sp, #180]	; 0xb4
 8008b66:	2b07      	cmp	r3, #7
 8008b68:	dd08      	ble.n	8008b7c <_svfprintf_r+0x1200>
 8008b6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b6c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008b6e:	aa2c      	add	r2, sp, #176	; 0xb0
 8008b70:	f001 fb9e 	bl	800a2b0 <__ssprint_r>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d000      	beq.n	8008b7a <_svfprintf_r+0x11fe>
 8008b78:	e0df      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008b7a:	af2f      	add	r7, sp, #188	; 0xbc
 8008b7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	18ed      	adds	r5, r5, r3
 8008b82:	e724      	b.n	80089ce <_svfprintf_r+0x1052>
 8008b84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b86:	3b01      	subs	r3, #1
 8008b88:	9312      	str	r3, [sp, #72]	; 0x48
 8008b8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	9311      	str	r3, [sp, #68]	; 0x44
 8008b90:	e79d      	b.n	8008ace <_svfprintf_r+0x1152>
 8008b92:	2010      	movs	r0, #16
 8008b94:	1812      	adds	r2, r2, r0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	922e      	str	r2, [sp, #184]	; 0xb8
 8008b9a:	932d      	str	r3, [sp, #180]	; 0xb4
 8008b9c:	2b07      	cmp	r3, #7
 8008b9e:	dd08      	ble.n	8008bb2 <_svfprintf_r+0x1236>
 8008ba0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ba2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008ba4:	aa2c      	add	r2, sp, #176	; 0xb0
 8008ba6:	f001 fb83 	bl	800a2b0 <__ssprint_r>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d000      	beq.n	8008bb0 <_svfprintf_r+0x1234>
 8008bae:	e0c4      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008bb0:	a92f      	add	r1, sp, #188	; 0xbc
 8008bb2:	000f      	movs	r7, r1
 8008bb4:	3c10      	subs	r4, #16
 8008bb6:	e7c8      	b.n	8008b4a <_svfprintf_r+0x11ce>
 8008bb8:	3210      	adds	r2, #16
 8008bba:	607d      	str	r5, [r7, #4]
 8008bbc:	922e      	str	r2, [sp, #184]	; 0xb8
 8008bbe:	932d      	str	r3, [sp, #180]	; 0xb4
 8008bc0:	2b07      	cmp	r3, #7
 8008bc2:	dd08      	ble.n	8008bd6 <_svfprintf_r+0x125a>
 8008bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bc6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008bc8:	aa2c      	add	r2, sp, #176	; 0xb0
 8008bca:	f001 fb71 	bl	800a2b0 <__ssprint_r>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d000      	beq.n	8008bd4 <_svfprintf_r+0x1258>
 8008bd2:	e0b2      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008bd4:	a92f      	add	r1, sp, #188	; 0xbc
 8008bd6:	000f      	movs	r7, r1
 8008bd8:	3c10      	subs	r4, #16
 8008bda:	e74c      	b.n	8008a76 <_svfprintf_r+0x10fa>
 8008bdc:	003c      	movs	r4, r7
 8008bde:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008be0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008be2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008be4:	3101      	adds	r1, #1
 8008be6:	3301      	adds	r3, #1
 8008be8:	3408      	adds	r4, #8
 8008bea:	2a01      	cmp	r2, #1
 8008bec:	dc03      	bgt.n	8008bf6 <_svfprintf_r+0x127a>
 8008bee:	2201      	movs	r2, #1
 8008bf0:	4216      	tst	r6, r2
 8008bf2:	d100      	bne.n	8008bf6 <_svfprintf_r+0x127a>
 8008bf4:	e07f      	b.n	8008cf6 <_svfprintf_r+0x137a>
 8008bf6:	9a08      	ldr	r2, [sp, #32]
 8008bf8:	912e      	str	r1, [sp, #184]	; 0xb8
 8008bfa:	603a      	str	r2, [r7, #0]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	932d      	str	r3, [sp, #180]	; 0xb4
 8008c00:	607a      	str	r2, [r7, #4]
 8008c02:	2b07      	cmp	r3, #7
 8008c04:	dd08      	ble.n	8008c18 <_svfprintf_r+0x129c>
 8008c06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c08:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c0a:	aa2c      	add	r2, sp, #176	; 0xb0
 8008c0c:	f001 fb50 	bl	800a2b0 <__ssprint_r>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	d000      	beq.n	8008c16 <_svfprintf_r+0x129a>
 8008c14:	e091      	b.n	8008d3a <_svfprintf_r+0x13be>
 8008c16:	ac2f      	add	r4, sp, #188	; 0xbc
 8008c18:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008c1a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c20:	6063      	str	r3, [r4, #4]
 8008c22:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008c24:	3408      	adds	r4, #8
 8008c26:	189b      	adds	r3, r3, r2
 8008c28:	932e      	str	r3, [sp, #184]	; 0xb8
 8008c2a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	932d      	str	r3, [sp, #180]	; 0xb4
 8008c30:	2b07      	cmp	r3, #7
 8008c32:	dd07      	ble.n	8008c44 <_svfprintf_r+0x12c8>
 8008c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c38:	aa2c      	add	r2, sp, #176	; 0xb0
 8008c3a:	f001 fb39 	bl	800a2b0 <__ssprint_r>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	d17b      	bne.n	8008d3a <_svfprintf_r+0x13be>
 8008c42:	ac2f      	add	r4, sp, #188	; 0xbc
 8008c44:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008c46:	2200      	movs	r2, #0
 8008c48:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008c4a:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c50:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 8008c52:	1e5d      	subs	r5, r3, #1
 8008c54:	2300      	movs	r3, #0
 8008c56:	f7f7 fbf7 	bl	8000448 <__aeabi_dcmpeq>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	d126      	bne.n	8008cac <_svfprintf_r+0x1330>
 8008c5e:	9b08      	ldr	r3, [sp, #32]
 8008c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c62:	3301      	adds	r3, #1
 8008c64:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c66:	6023      	str	r3, [r4, #0]
 8008c68:	1e7b      	subs	r3, r7, #1
 8008c6a:	3201      	adds	r2, #1
 8008c6c:	185b      	adds	r3, r3, r1
 8008c6e:	6065      	str	r5, [r4, #4]
 8008c70:	932e      	str	r3, [sp, #184]	; 0xb8
 8008c72:	922d      	str	r2, [sp, #180]	; 0xb4
 8008c74:	3408      	adds	r4, #8
 8008c76:	2a07      	cmp	r2, #7
 8008c78:	dd07      	ble.n	8008c8a <_svfprintf_r+0x130e>
 8008c7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c7c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c7e:	aa2c      	add	r2, sp, #176	; 0xb0
 8008c80:	f001 fb16 	bl	800a2b0 <__ssprint_r>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d158      	bne.n	8008d3a <_svfprintf_r+0x13be>
 8008c88:	ac2f      	add	r4, sp, #188	; 0xbc
 8008c8a:	ab28      	add	r3, sp, #160	; 0xa0
 8008c8c:	6023      	str	r3, [r4, #0]
 8008c8e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008c90:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008c92:	6063      	str	r3, [r4, #4]
 8008c94:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008c96:	189b      	adds	r3, r3, r2
 8008c98:	932e      	str	r3, [sp, #184]	; 0xb8
 8008c9a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	932d      	str	r3, [sp, #180]	; 0xb4
 8008ca0:	2b07      	cmp	r3, #7
 8008ca2:	dd00      	ble.n	8008ca6 <_svfprintf_r+0x132a>
 8008ca4:	e638      	b.n	8008918 <_svfprintf_r+0xf9c>
 8008ca6:	3408      	adds	r4, #8
 8008ca8:	0027      	movs	r7, r4
 8008caa:	e595      	b.n	80087d8 <_svfprintf_r+0xe5c>
 8008cac:	2710      	movs	r7, #16
 8008cae:	2d00      	cmp	r5, #0
 8008cb0:	ddeb      	ble.n	8008c8a <_svfprintf_r+0x130e>
 8008cb2:	0021      	movs	r1, r4
 8008cb4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008cb6:	4850      	ldr	r0, [pc, #320]	; (8008df8 <_svfprintf_r+0x147c>)
 8008cb8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008cba:	3301      	adds	r3, #1
 8008cbc:	3108      	adds	r1, #8
 8008cbe:	6020      	str	r0, [r4, #0]
 8008cc0:	2d10      	cmp	r5, #16
 8008cc2:	dc07      	bgt.n	8008cd4 <_svfprintf_r+0x1358>
 8008cc4:	6065      	str	r5, [r4, #4]
 8008cc6:	000c      	movs	r4, r1
 8008cc8:	18ad      	adds	r5, r5, r2
 8008cca:	952e      	str	r5, [sp, #184]	; 0xb8
 8008ccc:	932d      	str	r3, [sp, #180]	; 0xb4
 8008cce:	2b07      	cmp	r3, #7
 8008cd0:	dddb      	ble.n	8008c8a <_svfprintf_r+0x130e>
 8008cd2:	e7d2      	b.n	8008c7a <_svfprintf_r+0x12fe>
 8008cd4:	3210      	adds	r2, #16
 8008cd6:	6067      	str	r7, [r4, #4]
 8008cd8:	922e      	str	r2, [sp, #184]	; 0xb8
 8008cda:	932d      	str	r3, [sp, #180]	; 0xb4
 8008cdc:	2b07      	cmp	r3, #7
 8008cde:	dd07      	ble.n	8008cf0 <_svfprintf_r+0x1374>
 8008ce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ce2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008ce4:	aa2c      	add	r2, sp, #176	; 0xb0
 8008ce6:	f001 fae3 	bl	800a2b0 <__ssprint_r>
 8008cea:	2800      	cmp	r0, #0
 8008cec:	d125      	bne.n	8008d3a <_svfprintf_r+0x13be>
 8008cee:	a92f      	add	r1, sp, #188	; 0xbc
 8008cf0:	000c      	movs	r4, r1
 8008cf2:	3d10      	subs	r5, #16
 8008cf4:	e7dd      	b.n	8008cb2 <_svfprintf_r+0x1336>
 8008cf6:	9808      	ldr	r0, [sp, #32]
 8008cf8:	912e      	str	r1, [sp, #184]	; 0xb8
 8008cfa:	c705      	stmia	r7!, {r0, r2}
 8008cfc:	932d      	str	r3, [sp, #180]	; 0xb4
 8008cfe:	e7e6      	b.n	8008cce <_svfprintf_r+0x1352>
 8008d00:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008d02:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d04:	2510      	movs	r5, #16
 8008d06:	1a9c      	subs	r4, r3, r2
 8008d08:	2c00      	cmp	r4, #0
 8008d0a:	dc00      	bgt.n	8008d0e <_svfprintf_r+0x1392>
 8008d0c:	e567      	b.n	80087de <_svfprintf_r+0xe62>
 8008d0e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008d10:	493a      	ldr	r1, [pc, #232]	; (8008dfc <_svfprintf_r+0x1480>)
 8008d12:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8008d14:	3301      	adds	r3, #1
 8008d16:	6039      	str	r1, [r7, #0]
 8008d18:	2c10      	cmp	r4, #16
 8008d1a:	dc19      	bgt.n	8008d50 <_svfprintf_r+0x13d4>
 8008d1c:	607c      	str	r4, [r7, #4]
 8008d1e:	18a4      	adds	r4, r4, r2
 8008d20:	942e      	str	r4, [sp, #184]	; 0xb8
 8008d22:	932d      	str	r3, [sp, #180]	; 0xb4
 8008d24:	2b07      	cmp	r3, #7
 8008d26:	dc00      	bgt.n	8008d2a <_svfprintf_r+0x13ae>
 8008d28:	e559      	b.n	80087de <_svfprintf_r+0xe62>
 8008d2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d2c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d2e:	aa2c      	add	r2, sp, #176	; 0xb0
 8008d30:	f001 fabe 	bl	800a2b0 <__ssprint_r>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d100      	bne.n	8008d3a <_svfprintf_r+0x13be>
 8008d38:	e551      	b.n	80087de <_svfprintf_r+0xe62>
 8008d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d101      	bne.n	8008d44 <_svfprintf_r+0x13c8>
 8008d40:	f7ff f845 	bl	8007dce <_svfprintf_r+0x452>
 8008d44:	0019      	movs	r1, r3
 8008d46:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d48:	f7fe f9fc 	bl	8007144 <_free_r>
 8008d4c:	f7ff f83f 	bl	8007dce <_svfprintf_r+0x452>
 8008d50:	3210      	adds	r2, #16
 8008d52:	607d      	str	r5, [r7, #4]
 8008d54:	922e      	str	r2, [sp, #184]	; 0xb8
 8008d56:	932d      	str	r3, [sp, #180]	; 0xb4
 8008d58:	3708      	adds	r7, #8
 8008d5a:	2b07      	cmp	r3, #7
 8008d5c:	dd07      	ble.n	8008d6e <_svfprintf_r+0x13f2>
 8008d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d60:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d62:	aa2c      	add	r2, sp, #176	; 0xb0
 8008d64:	f001 faa4 	bl	800a2b0 <__ssprint_r>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	d1e6      	bne.n	8008d3a <_svfprintf_r+0x13be>
 8008d6c:	af2f      	add	r7, sp, #188	; 0xbc
 8008d6e:	3c10      	subs	r4, #16
 8008d70:	e7cd      	b.n	8008d0e <_svfprintf_r+0x1392>
 8008d72:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008d74:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d76:	f7fe f9e5 	bl	8007144 <_free_r>
 8008d7a:	e549      	b.n	8008810 <_svfprintf_r+0xe94>
 8008d7c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d101      	bne.n	8008d86 <_svfprintf_r+0x140a>
 8008d82:	f7ff f824 	bl	8007dce <_svfprintf_r+0x452>
 8008d86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d88:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d8a:	aa2c      	add	r2, sp, #176	; 0xb0
 8008d8c:	f001 fa90 	bl	800a2b0 <__ssprint_r>
 8008d90:	f7ff f81d 	bl	8007dce <_svfprintf_r+0x452>
 8008d94:	0034      	movs	r4, r6
 8008d96:	2a00      	cmp	r2, #0
 8008d98:	d101      	bne.n	8008d9e <_svfprintf_r+0x1422>
 8008d9a:	f7fe ff8c 	bl	8007cb6 <_svfprintf_r+0x33a>
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d101      	bne.n	8008da6 <_svfprintf_r+0x142a>
 8008da2:	f7ff fc01 	bl	80085a8 <_svfprintf_r+0xc2c>
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d100      	bne.n	8008dac <_svfprintf_r+0x1430>
 8008daa:	e459      	b.n	8008660 <_svfprintf_r+0xce4>
 8008dac:	2507      	movs	r5, #7
 8008dae:	ab58      	add	r3, sp, #352	; 0x160
 8008db0:	9308      	str	r3, [sp, #32]
 8008db2:	9a08      	ldr	r2, [sp, #32]
 8008db4:	0013      	movs	r3, r2
 8008db6:	3b01      	subs	r3, #1
 8008db8:	9308      	str	r3, [sp, #32]
 8008dba:	9b06      	ldr	r3, [sp, #24]
 8008dbc:	9908      	ldr	r1, [sp, #32]
 8008dbe:	402b      	ands	r3, r5
 8008dc0:	3330      	adds	r3, #48	; 0x30
 8008dc2:	700b      	strb	r3, [r1, #0]
 8008dc4:	9907      	ldr	r1, [sp, #28]
 8008dc6:	074e      	lsls	r6, r1, #29
 8008dc8:	9906      	ldr	r1, [sp, #24]
 8008dca:	08c8      	lsrs	r0, r1, #3
 8008dcc:	9907      	ldr	r1, [sp, #28]
 8008dce:	4306      	orrs	r6, r0
 8008dd0:	08c9      	lsrs	r1, r1, #3
 8008dd2:	9107      	str	r1, [sp, #28]
 8008dd4:	0031      	movs	r1, r6
 8008dd6:	9807      	ldr	r0, [sp, #28]
 8008dd8:	9606      	str	r6, [sp, #24]
 8008dda:	4301      	orrs	r1, r0
 8008ddc:	d1e9      	bne.n	8008db2 <_svfprintf_r+0x1436>
 8008dde:	07e1      	lsls	r1, r4, #31
 8008de0:	d400      	bmi.n	8008de4 <_svfprintf_r+0x1468>
 8008de2:	e42a      	b.n	800863a <_svfprintf_r+0xcbe>
 8008de4:	2b30      	cmp	r3, #48	; 0x30
 8008de6:	d100      	bne.n	8008dea <_svfprintf_r+0x146e>
 8008de8:	e427      	b.n	800863a <_svfprintf_r+0xcbe>
 8008dea:	2130      	movs	r1, #48	; 0x30
 8008dec:	9b08      	ldr	r3, [sp, #32]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	7019      	strb	r1, [r3, #0]
 8008df2:	1e93      	subs	r3, r2, #2
 8008df4:	9308      	str	r3, [sp, #32]
 8008df6:	e420      	b.n	800863a <_svfprintf_r+0xcbe>
 8008df8:	0800b9b8 	.word	0x0800b9b8
 8008dfc:	0800b9a8 	.word	0x0800b9a8

08008e00 <_fclose_r>:
 8008e00:	b570      	push	{r4, r5, r6, lr}
 8008e02:	0005      	movs	r5, r0
 8008e04:	1e0c      	subs	r4, r1, #0
 8008e06:	d102      	bne.n	8008e0e <_fclose_r+0xe>
 8008e08:	2600      	movs	r6, #0
 8008e0a:	0030      	movs	r0, r6
 8008e0c:	bd70      	pop	{r4, r5, r6, pc}
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	d004      	beq.n	8008e1c <_fclose_r+0x1c>
 8008e12:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d101      	bne.n	8008e1c <_fclose_r+0x1c>
 8008e18:	f7fd ffc6 	bl	8006da8 <__sinit>
 8008e1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e1e:	07db      	lsls	r3, r3, #31
 8008e20:	d405      	bmi.n	8008e2e <_fclose_r+0x2e>
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	059b      	lsls	r3, r3, #22
 8008e26:	d402      	bmi.n	8008e2e <_fclose_r+0x2e>
 8008e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e2a:	f7fe f90d 	bl	8007048 <__retarget_lock_acquire_recursive>
 8008e2e:	220c      	movs	r2, #12
 8008e30:	5ea3      	ldrsh	r3, [r4, r2]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d109      	bne.n	8008e4a <_fclose_r+0x4a>
 8008e36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e38:	3301      	adds	r3, #1
 8008e3a:	0016      	movs	r6, r2
 8008e3c:	401e      	ands	r6, r3
 8008e3e:	421a      	tst	r2, r3
 8008e40:	d1e2      	bne.n	8008e08 <_fclose_r+0x8>
 8008e42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e44:	f7fe f901 	bl	800704a <__retarget_lock_release_recursive>
 8008e48:	e7df      	b.n	8008e0a <_fclose_r+0xa>
 8008e4a:	0021      	movs	r1, r4
 8008e4c:	0028      	movs	r0, r5
 8008e4e:	f000 f837 	bl	8008ec0 <__sflush_r>
 8008e52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008e54:	0006      	movs	r6, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d006      	beq.n	8008e68 <_fclose_r+0x68>
 8008e5a:	0028      	movs	r0, r5
 8008e5c:	69e1      	ldr	r1, [r4, #28]
 8008e5e:	4798      	blx	r3
 8008e60:	2800      	cmp	r0, #0
 8008e62:	da01      	bge.n	8008e68 <_fclose_r+0x68>
 8008e64:	2601      	movs	r6, #1
 8008e66:	4276      	negs	r6, r6
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	061b      	lsls	r3, r3, #24
 8008e6c:	d503      	bpl.n	8008e76 <_fclose_r+0x76>
 8008e6e:	0028      	movs	r0, r5
 8008e70:	6921      	ldr	r1, [r4, #16]
 8008e72:	f7fe f967 	bl	8007144 <_free_r>
 8008e76:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008e78:	2900      	cmp	r1, #0
 8008e7a:	d008      	beq.n	8008e8e <_fclose_r+0x8e>
 8008e7c:	0023      	movs	r3, r4
 8008e7e:	3340      	adds	r3, #64	; 0x40
 8008e80:	4299      	cmp	r1, r3
 8008e82:	d002      	beq.n	8008e8a <_fclose_r+0x8a>
 8008e84:	0028      	movs	r0, r5
 8008e86:	f7fe f95d 	bl	8007144 <_free_r>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	6323      	str	r3, [r4, #48]	; 0x30
 8008e8e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008e90:	2900      	cmp	r1, #0
 8008e92:	d004      	beq.n	8008e9e <_fclose_r+0x9e>
 8008e94:	0028      	movs	r0, r5
 8008e96:	f7fe f955 	bl	8007144 <_free_r>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	6463      	str	r3, [r4, #68]	; 0x44
 8008e9e:	f7fd ff73 	bl	8006d88 <__sfp_lock_acquire>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	81a3      	strh	r3, [r4, #12]
 8008ea6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ea8:	07db      	lsls	r3, r3, #31
 8008eaa:	d402      	bmi.n	8008eb2 <_fclose_r+0xb2>
 8008eac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eae:	f7fe f8cc 	bl	800704a <__retarget_lock_release_recursive>
 8008eb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eb4:	f7fe f8c7 	bl	8007046 <__retarget_lock_close_recursive>
 8008eb8:	f7fd ff6e 	bl	8006d98 <__sfp_lock_release>
 8008ebc:	e7a5      	b.n	8008e0a <_fclose_r+0xa>
	...

08008ec0 <__sflush_r>:
 8008ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ec2:	230c      	movs	r3, #12
 8008ec4:	5eca      	ldrsh	r2, [r1, r3]
 8008ec6:	000c      	movs	r4, r1
 8008ec8:	0005      	movs	r5, r0
 8008eca:	b291      	uxth	r1, r2
 8008ecc:	0713      	lsls	r3, r2, #28
 8008ece:	d464      	bmi.n	8008f9a <__sflush_r+0xda>
 8008ed0:	2380      	movs	r3, #128	; 0x80
 8008ed2:	011b      	lsls	r3, r3, #4
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	6862      	ldr	r2, [r4, #4]
 8008ed8:	81a3      	strh	r3, [r4, #12]
 8008eda:	2a00      	cmp	r2, #0
 8008edc:	dc04      	bgt.n	8008ee8 <__sflush_r+0x28>
 8008ede:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008ee0:	2a00      	cmp	r2, #0
 8008ee2:	dc01      	bgt.n	8008ee8 <__sflush_r+0x28>
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ee8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8008eea:	2f00      	cmp	r7, #0
 8008eec:	d0fa      	beq.n	8008ee4 <__sflush_r+0x24>
 8008eee:	2200      	movs	r2, #0
 8008ef0:	2080      	movs	r0, #128	; 0x80
 8008ef2:	682e      	ldr	r6, [r5, #0]
 8008ef4:	602a      	str	r2, [r5, #0]
 8008ef6:	001a      	movs	r2, r3
 8008ef8:	0140      	lsls	r0, r0, #5
 8008efa:	69e1      	ldr	r1, [r4, #28]
 8008efc:	4002      	ands	r2, r0
 8008efe:	4203      	tst	r3, r0
 8008f00:	d038      	beq.n	8008f74 <__sflush_r+0xb4>
 8008f02:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	075b      	lsls	r3, r3, #29
 8008f08:	d506      	bpl.n	8008f18 <__sflush_r+0x58>
 8008f0a:	6863      	ldr	r3, [r4, #4]
 8008f0c:	1ac0      	subs	r0, r0, r3
 8008f0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d001      	beq.n	8008f18 <__sflush_r+0x58>
 8008f14:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f16:	1ac0      	subs	r0, r0, r3
 8008f18:	0002      	movs	r2, r0
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	0028      	movs	r0, r5
 8008f1e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8008f20:	69e1      	ldr	r1, [r4, #28]
 8008f22:	47b8      	blx	r7
 8008f24:	89a2      	ldrh	r2, [r4, #12]
 8008f26:	1c43      	adds	r3, r0, #1
 8008f28:	d106      	bne.n	8008f38 <__sflush_r+0x78>
 8008f2a:	6829      	ldr	r1, [r5, #0]
 8008f2c:	291d      	cmp	r1, #29
 8008f2e:	d830      	bhi.n	8008f92 <__sflush_r+0xd2>
 8008f30:	4b2c      	ldr	r3, [pc, #176]	; (8008fe4 <__sflush_r+0x124>)
 8008f32:	410b      	asrs	r3, r1
 8008f34:	07db      	lsls	r3, r3, #31
 8008f36:	d42c      	bmi.n	8008f92 <__sflush_r+0xd2>
 8008f38:	4b2b      	ldr	r3, [pc, #172]	; (8008fe8 <__sflush_r+0x128>)
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	6062      	str	r2, [r4, #4]
 8008f40:	6922      	ldr	r2, [r4, #16]
 8008f42:	b21b      	sxth	r3, r3
 8008f44:	81a3      	strh	r3, [r4, #12]
 8008f46:	6022      	str	r2, [r4, #0]
 8008f48:	04db      	lsls	r3, r3, #19
 8008f4a:	d505      	bpl.n	8008f58 <__sflush_r+0x98>
 8008f4c:	1c43      	adds	r3, r0, #1
 8008f4e:	d102      	bne.n	8008f56 <__sflush_r+0x96>
 8008f50:	682b      	ldr	r3, [r5, #0]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d100      	bne.n	8008f58 <__sflush_r+0x98>
 8008f56:	6520      	str	r0, [r4, #80]	; 0x50
 8008f58:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008f5a:	602e      	str	r6, [r5, #0]
 8008f5c:	2900      	cmp	r1, #0
 8008f5e:	d0c1      	beq.n	8008ee4 <__sflush_r+0x24>
 8008f60:	0023      	movs	r3, r4
 8008f62:	3340      	adds	r3, #64	; 0x40
 8008f64:	4299      	cmp	r1, r3
 8008f66:	d002      	beq.n	8008f6e <__sflush_r+0xae>
 8008f68:	0028      	movs	r0, r5
 8008f6a:	f7fe f8eb 	bl	8007144 <_free_r>
 8008f6e:	2000      	movs	r0, #0
 8008f70:	6320      	str	r0, [r4, #48]	; 0x30
 8008f72:	e7b8      	b.n	8008ee6 <__sflush_r+0x26>
 8008f74:	2301      	movs	r3, #1
 8008f76:	0028      	movs	r0, r5
 8008f78:	47b8      	blx	r7
 8008f7a:	1c43      	adds	r3, r0, #1
 8008f7c:	d1c2      	bne.n	8008f04 <__sflush_r+0x44>
 8008f7e:	682b      	ldr	r3, [r5, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d0bf      	beq.n	8008f04 <__sflush_r+0x44>
 8008f84:	2b1d      	cmp	r3, #29
 8008f86:	d001      	beq.n	8008f8c <__sflush_r+0xcc>
 8008f88:	2b16      	cmp	r3, #22
 8008f8a:	d101      	bne.n	8008f90 <__sflush_r+0xd0>
 8008f8c:	602e      	str	r6, [r5, #0]
 8008f8e:	e7a9      	b.n	8008ee4 <__sflush_r+0x24>
 8008f90:	89a2      	ldrh	r2, [r4, #12]
 8008f92:	2340      	movs	r3, #64	; 0x40
 8008f94:	4313      	orrs	r3, r2
 8008f96:	81a3      	strh	r3, [r4, #12]
 8008f98:	e7a5      	b.n	8008ee6 <__sflush_r+0x26>
 8008f9a:	6926      	ldr	r6, [r4, #16]
 8008f9c:	2e00      	cmp	r6, #0
 8008f9e:	d0a1      	beq.n	8008ee4 <__sflush_r+0x24>
 8008fa0:	6827      	ldr	r7, [r4, #0]
 8008fa2:	6026      	str	r6, [r4, #0]
 8008fa4:	1bbb      	subs	r3, r7, r6
 8008fa6:	9301      	str	r3, [sp, #4]
 8008fa8:	2300      	movs	r3, #0
 8008faa:	0789      	lsls	r1, r1, #30
 8008fac:	d100      	bne.n	8008fb0 <__sflush_r+0xf0>
 8008fae:	6963      	ldr	r3, [r4, #20]
 8008fb0:	60a3      	str	r3, [r4, #8]
 8008fb2:	9b01      	ldr	r3, [sp, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	dc00      	bgt.n	8008fba <__sflush_r+0xfa>
 8008fb8:	e794      	b.n	8008ee4 <__sflush_r+0x24>
 8008fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fbc:	0032      	movs	r2, r6
 8008fbe:	001f      	movs	r7, r3
 8008fc0:	0028      	movs	r0, r5
 8008fc2:	9b01      	ldr	r3, [sp, #4]
 8008fc4:	69e1      	ldr	r1, [r4, #28]
 8008fc6:	47b8      	blx	r7
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	dc06      	bgt.n	8008fda <__sflush_r+0x11a>
 8008fcc:	2340      	movs	r3, #64	; 0x40
 8008fce:	2001      	movs	r0, #1
 8008fd0:	89a2      	ldrh	r2, [r4, #12]
 8008fd2:	4240      	negs	r0, r0
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	81a3      	strh	r3, [r4, #12]
 8008fd8:	e785      	b.n	8008ee6 <__sflush_r+0x26>
 8008fda:	9b01      	ldr	r3, [sp, #4]
 8008fdc:	1836      	adds	r6, r6, r0
 8008fde:	1a1b      	subs	r3, r3, r0
 8008fe0:	9301      	str	r3, [sp, #4]
 8008fe2:	e7e6      	b.n	8008fb2 <__sflush_r+0xf2>
 8008fe4:	dfbffffe 	.word	0xdfbffffe
 8008fe8:	fffff7ff 	.word	0xfffff7ff

08008fec <_fflush_r>:
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	0005      	movs	r5, r0
 8008ff0:	000c      	movs	r4, r1
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	d004      	beq.n	8009000 <_fflush_r+0x14>
 8008ff6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d101      	bne.n	8009000 <_fflush_r+0x14>
 8008ffc:	f7fd fed4 	bl	8006da8 <__sinit>
 8009000:	220c      	movs	r2, #12
 8009002:	5ea3      	ldrsh	r3, [r4, r2]
 8009004:	1e1e      	subs	r6, r3, #0
 8009006:	d015      	beq.n	8009034 <_fflush_r+0x48>
 8009008:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800900a:	07d2      	lsls	r2, r2, #31
 800900c:	d404      	bmi.n	8009018 <_fflush_r+0x2c>
 800900e:	059b      	lsls	r3, r3, #22
 8009010:	d402      	bmi.n	8009018 <_fflush_r+0x2c>
 8009012:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009014:	f7fe f818 	bl	8007048 <__retarget_lock_acquire_recursive>
 8009018:	0021      	movs	r1, r4
 800901a:	0028      	movs	r0, r5
 800901c:	f7ff ff50 	bl	8008ec0 <__sflush_r>
 8009020:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009022:	0006      	movs	r6, r0
 8009024:	07db      	lsls	r3, r3, #31
 8009026:	d405      	bmi.n	8009034 <_fflush_r+0x48>
 8009028:	89a3      	ldrh	r3, [r4, #12]
 800902a:	059b      	lsls	r3, r3, #22
 800902c:	d402      	bmi.n	8009034 <_fflush_r+0x48>
 800902e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009030:	f7fe f80b 	bl	800704a <__retarget_lock_release_recursive>
 8009034:	0030      	movs	r0, r6
 8009036:	bd70      	pop	{r4, r5, r6, pc}

08009038 <_localeconv_r>:
 8009038:	4800      	ldr	r0, [pc, #0]	; (800903c <_localeconv_r+0x4>)
 800903a:	4770      	bx	lr
 800903c:	2000051c 	.word	0x2000051c

08009040 <__libc_fini_array>:
 8009040:	b570      	push	{r4, r5, r6, lr}
 8009042:	4c07      	ldr	r4, [pc, #28]	; (8009060 <__libc_fini_array+0x20>)
 8009044:	4d07      	ldr	r5, [pc, #28]	; (8009064 <__libc_fini_array+0x24>)
 8009046:	1b64      	subs	r4, r4, r5
 8009048:	10a4      	asrs	r4, r4, #2
 800904a:	2c00      	cmp	r4, #0
 800904c:	d102      	bne.n	8009054 <__libc_fini_array+0x14>
 800904e:	f002 fa89 	bl	800b564 <_fini>
 8009052:	bd70      	pop	{r4, r5, r6, pc}
 8009054:	3c01      	subs	r4, #1
 8009056:	00a3      	lsls	r3, r4, #2
 8009058:	58eb      	ldr	r3, [r5, r3]
 800905a:	4798      	blx	r3
 800905c:	e7f5      	b.n	800904a <__libc_fini_array+0xa>
 800905e:	46c0      	nop			; (mov r8, r8)
 8009060:	0800baa0 	.word	0x0800baa0
 8009064:	0800ba9c 	.word	0x0800ba9c

08009068 <memchr>:
 8009068:	b2c9      	uxtb	r1, r1
 800906a:	1882      	adds	r2, r0, r2
 800906c:	4290      	cmp	r0, r2
 800906e:	d101      	bne.n	8009074 <memchr+0xc>
 8009070:	2000      	movs	r0, #0
 8009072:	4770      	bx	lr
 8009074:	7803      	ldrb	r3, [r0, #0]
 8009076:	428b      	cmp	r3, r1
 8009078:	d0fb      	beq.n	8009072 <memchr+0xa>
 800907a:	3001      	adds	r0, #1
 800907c:	e7f6      	b.n	800906c <memchr+0x4>
	...

08009080 <frexp>:
 8009080:	b570      	push	{r4, r5, r6, lr}
 8009082:	0014      	movs	r4, r2
 8009084:	2500      	movs	r5, #0
 8009086:	6025      	str	r5, [r4, #0]
 8009088:	4d10      	ldr	r5, [pc, #64]	; (80090cc <frexp+0x4c>)
 800908a:	004b      	lsls	r3, r1, #1
 800908c:	000a      	movs	r2, r1
 800908e:	085b      	lsrs	r3, r3, #1
 8009090:	42ab      	cmp	r3, r5
 8009092:	dc1a      	bgt.n	80090ca <frexp+0x4a>
 8009094:	001d      	movs	r5, r3
 8009096:	4305      	orrs	r5, r0
 8009098:	d017      	beq.n	80090ca <frexp+0x4a>
 800909a:	4d0d      	ldr	r5, [pc, #52]	; (80090d0 <frexp+0x50>)
 800909c:	4229      	tst	r1, r5
 800909e:	d109      	bne.n	80090b4 <frexp+0x34>
 80090a0:	2200      	movs	r2, #0
 80090a2:	4b0c      	ldr	r3, [pc, #48]	; (80090d4 <frexp+0x54>)
 80090a4:	f7f8 fa44 	bl	8001530 <__aeabi_dmul>
 80090a8:	2536      	movs	r5, #54	; 0x36
 80090aa:	000a      	movs	r2, r1
 80090ac:	004b      	lsls	r3, r1, #1
 80090ae:	426d      	negs	r5, r5
 80090b0:	085b      	lsrs	r3, r3, #1
 80090b2:	6025      	str	r5, [r4, #0]
 80090b4:	4d08      	ldr	r5, [pc, #32]	; (80090d8 <frexp+0x58>)
 80090b6:	151b      	asrs	r3, r3, #20
 80090b8:	195b      	adds	r3, r3, r5
 80090ba:	6825      	ldr	r5, [r4, #0]
 80090bc:	18eb      	adds	r3, r5, r3
 80090be:	6023      	str	r3, [r4, #0]
 80090c0:	4b06      	ldr	r3, [pc, #24]	; (80090dc <frexp+0x5c>)
 80090c2:	401a      	ands	r2, r3
 80090c4:	4b06      	ldr	r3, [pc, #24]	; (80090e0 <frexp+0x60>)
 80090c6:	4313      	orrs	r3, r2
 80090c8:	0019      	movs	r1, r3
 80090ca:	bd70      	pop	{r4, r5, r6, pc}
 80090cc:	7fefffff 	.word	0x7fefffff
 80090d0:	7ff00000 	.word	0x7ff00000
 80090d4:	43500000 	.word	0x43500000
 80090d8:	fffffc02 	.word	0xfffffc02
 80090dc:	800fffff 	.word	0x800fffff
 80090e0:	3fe00000 	.word	0x3fe00000

080090e4 <__register_exitproc>:
 80090e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090e6:	4f1c      	ldr	r7, [pc, #112]	; (8009158 <__register_exitproc+0x74>)
 80090e8:	0004      	movs	r4, r0
 80090ea:	6838      	ldr	r0, [r7, #0]
 80090ec:	0016      	movs	r6, r2
 80090ee:	9301      	str	r3, [sp, #4]
 80090f0:	9100      	str	r1, [sp, #0]
 80090f2:	f7fd ffa9 	bl	8007048 <__retarget_lock_acquire_recursive>
 80090f6:	4a19      	ldr	r2, [pc, #100]	; (800915c <__register_exitproc+0x78>)
 80090f8:	6813      	ldr	r3, [r2, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d101      	bne.n	8009102 <__register_exitproc+0x1e>
 80090fe:	4b18      	ldr	r3, [pc, #96]	; (8009160 <__register_exitproc+0x7c>)
 8009100:	6013      	str	r3, [r2, #0]
 8009102:	685a      	ldr	r2, [r3, #4]
 8009104:	6838      	ldr	r0, [r7, #0]
 8009106:	2a1f      	cmp	r2, #31
 8009108:	dd04      	ble.n	8009114 <__register_exitproc+0x30>
 800910a:	f7fd ff9e 	bl	800704a <__retarget_lock_release_recursive>
 800910e:	2001      	movs	r0, #1
 8009110:	4240      	negs	r0, r0
 8009112:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009114:	2c00      	cmp	r4, #0
 8009116:	d014      	beq.n	8009142 <__register_exitproc+0x5e>
 8009118:	0091      	lsls	r1, r2, #2
 800911a:	1859      	adds	r1, r3, r1
 800911c:	000f      	movs	r7, r1
 800911e:	3788      	adds	r7, #136	; 0x88
 8009120:	603e      	str	r6, [r7, #0]
 8009122:	2701      	movs	r7, #1
 8009124:	001e      	movs	r6, r3
 8009126:	4097      	lsls	r7, r2
 8009128:	3685      	adds	r6, #133	; 0x85
 800912a:	36ff      	adds	r6, #255	; 0xff
 800912c:	6875      	ldr	r5, [r6, #4]
 800912e:	31fc      	adds	r1, #252	; 0xfc
 8009130:	433d      	orrs	r5, r7
 8009132:	6075      	str	r5, [r6, #4]
 8009134:	9d01      	ldr	r5, [sp, #4]
 8009136:	60cd      	str	r5, [r1, #12]
 8009138:	2c02      	cmp	r4, #2
 800913a:	d102      	bne.n	8009142 <__register_exitproc+0x5e>
 800913c:	68b1      	ldr	r1, [r6, #8]
 800913e:	4339      	orrs	r1, r7
 8009140:	60b1      	str	r1, [r6, #8]
 8009142:	1c51      	adds	r1, r2, #1
 8009144:	6059      	str	r1, [r3, #4]
 8009146:	3202      	adds	r2, #2
 8009148:	9900      	ldr	r1, [sp, #0]
 800914a:	0092      	lsls	r2, r2, #2
 800914c:	50d1      	str	r1, [r2, r3]
 800914e:	f7fd ff7c 	bl	800704a <__retarget_lock_release_recursive>
 8009152:	2000      	movs	r0, #0
 8009154:	e7dd      	b.n	8009112 <__register_exitproc+0x2e>
 8009156:	46c0      	nop			; (mov r8, r8)
 8009158:	200006bc 	.word	0x200006bc
 800915c:	20000b9c 	.word	0x20000b9c
 8009160:	20000ba0 	.word	0x20000ba0

08009164 <__assert_func>:
 8009164:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009166:	0014      	movs	r4, r2
 8009168:	001a      	movs	r2, r3
 800916a:	4b09      	ldr	r3, [pc, #36]	; (8009190 <__assert_func+0x2c>)
 800916c:	0005      	movs	r5, r0
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	000e      	movs	r6, r1
 8009172:	68d8      	ldr	r0, [r3, #12]
 8009174:	4b07      	ldr	r3, [pc, #28]	; (8009194 <__assert_func+0x30>)
 8009176:	2c00      	cmp	r4, #0
 8009178:	d101      	bne.n	800917e <__assert_func+0x1a>
 800917a:	4b07      	ldr	r3, [pc, #28]	; (8009198 <__assert_func+0x34>)
 800917c:	001c      	movs	r4, r3
 800917e:	4907      	ldr	r1, [pc, #28]	; (800919c <__assert_func+0x38>)
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	9402      	str	r4, [sp, #8]
 8009184:	002b      	movs	r3, r5
 8009186:	9600      	str	r6, [sp, #0]
 8009188:	f001 f882 	bl	800a290 <fiprintf>
 800918c:	f002 f896 	bl	800b2bc <abort>
 8009190:	200006b8 	.word	0x200006b8
 8009194:	0800b9c8 	.word	0x0800b9c8
 8009198:	0800ba03 	.word	0x0800ba03
 800919c:	0800b9d5 	.word	0x0800b9d5

080091a0 <_calloc_r>:
 80091a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a2:	2400      	movs	r4, #0
 80091a4:	0c0b      	lsrs	r3, r1, #16
 80091a6:	0c16      	lsrs	r6, r2, #16
 80091a8:	42a3      	cmp	r3, r4
 80091aa:	d133      	bne.n	8009214 <_calloc_r+0x74>
 80091ac:	42a6      	cmp	r6, r4
 80091ae:	d121      	bne.n	80091f4 <_calloc_r+0x54>
 80091b0:	b28b      	uxth	r3, r1
 80091b2:	b291      	uxth	r1, r2
 80091b4:	4359      	muls	r1, r3
 80091b6:	f7fd fb43 	bl	8006840 <_malloc_r>
 80091ba:	1e05      	subs	r5, r0, #0
 80091bc:	d033      	beq.n	8009226 <_calloc_r+0x86>
 80091be:	0003      	movs	r3, r0
 80091c0:	3b08      	subs	r3, #8
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	2303      	movs	r3, #3
 80091c6:	439a      	bics	r2, r3
 80091c8:	3a04      	subs	r2, #4
 80091ca:	2a24      	cmp	r2, #36	; 0x24
 80091cc:	d832      	bhi.n	8009234 <_calloc_r+0x94>
 80091ce:	0003      	movs	r3, r0
 80091d0:	2a13      	cmp	r2, #19
 80091d2:	d90a      	bls.n	80091ea <_calloc_r+0x4a>
 80091d4:	6004      	str	r4, [r0, #0]
 80091d6:	6044      	str	r4, [r0, #4]
 80091d8:	3308      	adds	r3, #8
 80091da:	2a1b      	cmp	r2, #27
 80091dc:	d905      	bls.n	80091ea <_calloc_r+0x4a>
 80091de:	6084      	str	r4, [r0, #8]
 80091e0:	60c4      	str	r4, [r0, #12]
 80091e2:	2a24      	cmp	r2, #36	; 0x24
 80091e4:	d021      	beq.n	800922a <_calloc_r+0x8a>
 80091e6:	0003      	movs	r3, r0
 80091e8:	3310      	adds	r3, #16
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]
 80091ee:	605a      	str	r2, [r3, #4]
 80091f0:	609a      	str	r2, [r3, #8]
 80091f2:	e018      	b.n	8009226 <_calloc_r+0x86>
 80091f4:	1c33      	adds	r3, r6, #0
 80091f6:	1c0d      	adds	r5, r1, #0
 80091f8:	b289      	uxth	r1, r1
 80091fa:	b292      	uxth	r2, r2
 80091fc:	434a      	muls	r2, r1
 80091fe:	b2ad      	uxth	r5, r5
 8009200:	b299      	uxth	r1, r3
 8009202:	4369      	muls	r1, r5
 8009204:	0c13      	lsrs	r3, r2, #16
 8009206:	18c9      	adds	r1, r1, r3
 8009208:	0c0b      	lsrs	r3, r1, #16
 800920a:	d107      	bne.n	800921c <_calloc_r+0x7c>
 800920c:	0409      	lsls	r1, r1, #16
 800920e:	b292      	uxth	r2, r2
 8009210:	4311      	orrs	r1, r2
 8009212:	e7d0      	b.n	80091b6 <_calloc_r+0x16>
 8009214:	2e00      	cmp	r6, #0
 8009216:	d101      	bne.n	800921c <_calloc_r+0x7c>
 8009218:	1c15      	adds	r5, r2, #0
 800921a:	e7ed      	b.n	80091f8 <_calloc_r+0x58>
 800921c:	f7fd fee8 	bl	8006ff0 <__errno>
 8009220:	230c      	movs	r3, #12
 8009222:	2500      	movs	r5, #0
 8009224:	6003      	str	r3, [r0, #0]
 8009226:	0028      	movs	r0, r5
 8009228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922a:	0003      	movs	r3, r0
 800922c:	6104      	str	r4, [r0, #16]
 800922e:	3318      	adds	r3, #24
 8009230:	6144      	str	r4, [r0, #20]
 8009232:	e7da      	b.n	80091ea <_calloc_r+0x4a>
 8009234:	2100      	movs	r1, #0
 8009236:	f7fd fe57 	bl	8006ee8 <memset>
 800923a:	e7f4      	b.n	8009226 <_calloc_r+0x86>

0800923c <quorem>:
 800923c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800923e:	6902      	ldr	r2, [r0, #16]
 8009240:	690b      	ldr	r3, [r1, #16]
 8009242:	b089      	sub	sp, #36	; 0x24
 8009244:	0007      	movs	r7, r0
 8009246:	9104      	str	r1, [sp, #16]
 8009248:	2000      	movs	r0, #0
 800924a:	429a      	cmp	r2, r3
 800924c:	db69      	blt.n	8009322 <quorem+0xe6>
 800924e:	3b01      	subs	r3, #1
 8009250:	009c      	lsls	r4, r3, #2
 8009252:	9301      	str	r3, [sp, #4]
 8009254:	000b      	movs	r3, r1
 8009256:	3314      	adds	r3, #20
 8009258:	9306      	str	r3, [sp, #24]
 800925a:	191b      	adds	r3, r3, r4
 800925c:	9305      	str	r3, [sp, #20]
 800925e:	003b      	movs	r3, r7
 8009260:	3314      	adds	r3, #20
 8009262:	9303      	str	r3, [sp, #12]
 8009264:	191c      	adds	r4, r3, r4
 8009266:	9b05      	ldr	r3, [sp, #20]
 8009268:	6826      	ldr	r6, [r4, #0]
 800926a:	681d      	ldr	r5, [r3, #0]
 800926c:	0030      	movs	r0, r6
 800926e:	3501      	adds	r5, #1
 8009270:	0029      	movs	r1, r5
 8009272:	f7f6 ff63 	bl	800013c <__udivsi3>
 8009276:	9002      	str	r0, [sp, #8]
 8009278:	42ae      	cmp	r6, r5
 800927a:	d329      	bcc.n	80092d0 <quorem+0x94>
 800927c:	9b06      	ldr	r3, [sp, #24]
 800927e:	2600      	movs	r6, #0
 8009280:	469c      	mov	ip, r3
 8009282:	9d03      	ldr	r5, [sp, #12]
 8009284:	9606      	str	r6, [sp, #24]
 8009286:	4662      	mov	r2, ip
 8009288:	ca08      	ldmia	r2!, {r3}
 800928a:	6828      	ldr	r0, [r5, #0]
 800928c:	4694      	mov	ip, r2
 800928e:	9a02      	ldr	r2, [sp, #8]
 8009290:	b299      	uxth	r1, r3
 8009292:	4351      	muls	r1, r2
 8009294:	0c1b      	lsrs	r3, r3, #16
 8009296:	4353      	muls	r3, r2
 8009298:	1989      	adds	r1, r1, r6
 800929a:	0c0a      	lsrs	r2, r1, #16
 800929c:	189b      	adds	r3, r3, r2
 800929e:	9307      	str	r3, [sp, #28]
 80092a0:	0c1e      	lsrs	r6, r3, #16
 80092a2:	9b06      	ldr	r3, [sp, #24]
 80092a4:	b282      	uxth	r2, r0
 80092a6:	18d2      	adds	r2, r2, r3
 80092a8:	466b      	mov	r3, sp
 80092aa:	b289      	uxth	r1, r1
 80092ac:	8b9b      	ldrh	r3, [r3, #28]
 80092ae:	1a52      	subs	r2, r2, r1
 80092b0:	0c01      	lsrs	r1, r0, #16
 80092b2:	1ac9      	subs	r1, r1, r3
 80092b4:	1413      	asrs	r3, r2, #16
 80092b6:	18cb      	adds	r3, r1, r3
 80092b8:	1419      	asrs	r1, r3, #16
 80092ba:	b292      	uxth	r2, r2
 80092bc:	041b      	lsls	r3, r3, #16
 80092be:	4313      	orrs	r3, r2
 80092c0:	c508      	stmia	r5!, {r3}
 80092c2:	9b05      	ldr	r3, [sp, #20]
 80092c4:	9106      	str	r1, [sp, #24]
 80092c6:	4563      	cmp	r3, ip
 80092c8:	d2dd      	bcs.n	8009286 <quorem+0x4a>
 80092ca:	6823      	ldr	r3, [r4, #0]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d030      	beq.n	8009332 <quorem+0xf6>
 80092d0:	0038      	movs	r0, r7
 80092d2:	9904      	ldr	r1, [sp, #16]
 80092d4:	f7fe fa30 	bl	8007738 <__mcmp>
 80092d8:	2800      	cmp	r0, #0
 80092da:	db21      	blt.n	8009320 <quorem+0xe4>
 80092dc:	0038      	movs	r0, r7
 80092de:	2600      	movs	r6, #0
 80092e0:	9b02      	ldr	r3, [sp, #8]
 80092e2:	9c04      	ldr	r4, [sp, #16]
 80092e4:	3301      	adds	r3, #1
 80092e6:	9302      	str	r3, [sp, #8]
 80092e8:	3014      	adds	r0, #20
 80092ea:	3414      	adds	r4, #20
 80092ec:	6803      	ldr	r3, [r0, #0]
 80092ee:	cc02      	ldmia	r4!, {r1}
 80092f0:	b29d      	uxth	r5, r3
 80092f2:	19ad      	adds	r5, r5, r6
 80092f4:	b28a      	uxth	r2, r1
 80092f6:	1aaa      	subs	r2, r5, r2
 80092f8:	0c09      	lsrs	r1, r1, #16
 80092fa:	0c1b      	lsrs	r3, r3, #16
 80092fc:	1a5b      	subs	r3, r3, r1
 80092fe:	1411      	asrs	r1, r2, #16
 8009300:	185b      	adds	r3, r3, r1
 8009302:	141e      	asrs	r6, r3, #16
 8009304:	b292      	uxth	r2, r2
 8009306:	041b      	lsls	r3, r3, #16
 8009308:	4313      	orrs	r3, r2
 800930a:	c008      	stmia	r0!, {r3}
 800930c:	9b05      	ldr	r3, [sp, #20]
 800930e:	42a3      	cmp	r3, r4
 8009310:	d2ec      	bcs.n	80092ec <quorem+0xb0>
 8009312:	9b01      	ldr	r3, [sp, #4]
 8009314:	9a03      	ldr	r2, [sp, #12]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	18d3      	adds	r3, r2, r3
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	2a00      	cmp	r2, #0
 800931e:	d015      	beq.n	800934c <quorem+0x110>
 8009320:	9802      	ldr	r0, [sp, #8]
 8009322:	b009      	add	sp, #36	; 0x24
 8009324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009326:	6823      	ldr	r3, [r4, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d106      	bne.n	800933a <quorem+0xfe>
 800932c:	9b01      	ldr	r3, [sp, #4]
 800932e:	3b01      	subs	r3, #1
 8009330:	9301      	str	r3, [sp, #4]
 8009332:	9b03      	ldr	r3, [sp, #12]
 8009334:	3c04      	subs	r4, #4
 8009336:	42a3      	cmp	r3, r4
 8009338:	d3f5      	bcc.n	8009326 <quorem+0xea>
 800933a:	9b01      	ldr	r3, [sp, #4]
 800933c:	613b      	str	r3, [r7, #16]
 800933e:	e7c7      	b.n	80092d0 <quorem+0x94>
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	2a00      	cmp	r2, #0
 8009344:	d106      	bne.n	8009354 <quorem+0x118>
 8009346:	9a01      	ldr	r2, [sp, #4]
 8009348:	3a01      	subs	r2, #1
 800934a:	9201      	str	r2, [sp, #4]
 800934c:	9a03      	ldr	r2, [sp, #12]
 800934e:	3b04      	subs	r3, #4
 8009350:	429a      	cmp	r2, r3
 8009352:	d3f5      	bcc.n	8009340 <quorem+0x104>
 8009354:	9b01      	ldr	r3, [sp, #4]
 8009356:	613b      	str	r3, [r7, #16]
 8009358:	e7e2      	b.n	8009320 <quorem+0xe4>
	...

0800935c <_dtoa_r>:
 800935c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800935e:	0014      	movs	r4, r2
 8009360:	001d      	movs	r5, r3
 8009362:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8009364:	b09d      	sub	sp, #116	; 0x74
 8009366:	9408      	str	r4, [sp, #32]
 8009368:	9509      	str	r5, [sp, #36]	; 0x24
 800936a:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800936c:	9004      	str	r0, [sp, #16]
 800936e:	2900      	cmp	r1, #0
 8009370:	d009      	beq.n	8009386 <_dtoa_r+0x2a>
 8009372:	2301      	movs	r3, #1
 8009374:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009376:	4093      	lsls	r3, r2
 8009378:	604a      	str	r2, [r1, #4]
 800937a:	608b      	str	r3, [r1, #8]
 800937c:	f7fd ffce 	bl	800731c <_Bfree>
 8009380:	2300      	movs	r3, #0
 8009382:	9a04      	ldr	r2, [sp, #16]
 8009384:	6393      	str	r3, [r2, #56]	; 0x38
 8009386:	2d00      	cmp	r5, #0
 8009388:	da1e      	bge.n	80093c8 <_dtoa_r+0x6c>
 800938a:	2301      	movs	r3, #1
 800938c:	6033      	str	r3, [r6, #0]
 800938e:	006b      	lsls	r3, r5, #1
 8009390:	085b      	lsrs	r3, r3, #1
 8009392:	9309      	str	r3, [sp, #36]	; 0x24
 8009394:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009396:	4bb5      	ldr	r3, [pc, #724]	; (800966c <_dtoa_r+0x310>)
 8009398:	4ab4      	ldr	r2, [pc, #720]	; (800966c <_dtoa_r+0x310>)
 800939a:	403b      	ands	r3, r7
 800939c:	4293      	cmp	r3, r2
 800939e:	d116      	bne.n	80093ce <_dtoa_r+0x72>
 80093a0:	4bb3      	ldr	r3, [pc, #716]	; (8009670 <_dtoa_r+0x314>)
 80093a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80093a4:	6013      	str	r3, [r2, #0]
 80093a6:	033b      	lsls	r3, r7, #12
 80093a8:	0b1b      	lsrs	r3, r3, #12
 80093aa:	4323      	orrs	r3, r4
 80093ac:	d101      	bne.n	80093b2 <_dtoa_r+0x56>
 80093ae:	f000 fdb2 	bl	8009f16 <_dtoa_r+0xbba>
 80093b2:	4bb0      	ldr	r3, [pc, #704]	; (8009674 <_dtoa_r+0x318>)
 80093b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80093b6:	9306      	str	r3, [sp, #24]
 80093b8:	2a00      	cmp	r2, #0
 80093ba:	d002      	beq.n	80093c2 <_dtoa_r+0x66>
 80093bc:	4bae      	ldr	r3, [pc, #696]	; (8009678 <_dtoa_r+0x31c>)
 80093be:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80093c0:	6013      	str	r3, [r2, #0]
 80093c2:	9806      	ldr	r0, [sp, #24]
 80093c4:	b01d      	add	sp, #116	; 0x74
 80093c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093c8:	2300      	movs	r3, #0
 80093ca:	6033      	str	r3, [r6, #0]
 80093cc:	e7e2      	b.n	8009394 <_dtoa_r+0x38>
 80093ce:	9a08      	ldr	r2, [sp, #32]
 80093d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d2:	9210      	str	r2, [sp, #64]	; 0x40
 80093d4:	9311      	str	r3, [sp, #68]	; 0x44
 80093d6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80093d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80093da:	2200      	movs	r2, #0
 80093dc:	2300      	movs	r3, #0
 80093de:	f7f7 f833 	bl	8000448 <__aeabi_dcmpeq>
 80093e2:	1e06      	subs	r6, r0, #0
 80093e4:	d009      	beq.n	80093fa <_dtoa_r+0x9e>
 80093e6:	2301      	movs	r3, #1
 80093e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80093ea:	6013      	str	r3, [r2, #0]
 80093ec:	4ba3      	ldr	r3, [pc, #652]	; (800967c <_dtoa_r+0x320>)
 80093ee:	9306      	str	r3, [sp, #24]
 80093f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d0e5      	beq.n	80093c2 <_dtoa_r+0x66>
 80093f6:	4ba2      	ldr	r3, [pc, #648]	; (8009680 <_dtoa_r+0x324>)
 80093f8:	e7e1      	b.n	80093be <_dtoa_r+0x62>
 80093fa:	ab1a      	add	r3, sp, #104	; 0x68
 80093fc:	9301      	str	r3, [sp, #4]
 80093fe:	ab1b      	add	r3, sp, #108	; 0x6c
 8009400:	9300      	str	r3, [sp, #0]
 8009402:	9804      	ldr	r0, [sp, #16]
 8009404:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009406:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009408:	f7fe fa4a 	bl	80078a0 <__d2b>
 800940c:	007a      	lsls	r2, r7, #1
 800940e:	9005      	str	r0, [sp, #20]
 8009410:	0d52      	lsrs	r2, r2, #21
 8009412:	d100      	bne.n	8009416 <_dtoa_r+0xba>
 8009414:	e07b      	b.n	800950e <_dtoa_r+0x1b2>
 8009416:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009418:	9617      	str	r6, [sp, #92]	; 0x5c
 800941a:	0319      	lsls	r1, r3, #12
 800941c:	4b99      	ldr	r3, [pc, #612]	; (8009684 <_dtoa_r+0x328>)
 800941e:	0b09      	lsrs	r1, r1, #12
 8009420:	430b      	orrs	r3, r1
 8009422:	4999      	ldr	r1, [pc, #612]	; (8009688 <_dtoa_r+0x32c>)
 8009424:	1857      	adds	r7, r2, r1
 8009426:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009428:	9911      	ldr	r1, [sp, #68]	; 0x44
 800942a:	0019      	movs	r1, r3
 800942c:	2200      	movs	r2, #0
 800942e:	4b97      	ldr	r3, [pc, #604]	; (800968c <_dtoa_r+0x330>)
 8009430:	f7f8 fb40 	bl	8001ab4 <__aeabi_dsub>
 8009434:	4a96      	ldr	r2, [pc, #600]	; (8009690 <_dtoa_r+0x334>)
 8009436:	4b97      	ldr	r3, [pc, #604]	; (8009694 <_dtoa_r+0x338>)
 8009438:	f7f8 f87a 	bl	8001530 <__aeabi_dmul>
 800943c:	4a96      	ldr	r2, [pc, #600]	; (8009698 <_dtoa_r+0x33c>)
 800943e:	4b97      	ldr	r3, [pc, #604]	; (800969c <_dtoa_r+0x340>)
 8009440:	f7f7 f91c 	bl	800067c <__aeabi_dadd>
 8009444:	0004      	movs	r4, r0
 8009446:	0038      	movs	r0, r7
 8009448:	000d      	movs	r5, r1
 800944a:	f7f8 ff09 	bl	8002260 <__aeabi_i2d>
 800944e:	4a94      	ldr	r2, [pc, #592]	; (80096a0 <_dtoa_r+0x344>)
 8009450:	4b94      	ldr	r3, [pc, #592]	; (80096a4 <_dtoa_r+0x348>)
 8009452:	f7f8 f86d 	bl	8001530 <__aeabi_dmul>
 8009456:	0002      	movs	r2, r0
 8009458:	000b      	movs	r3, r1
 800945a:	0020      	movs	r0, r4
 800945c:	0029      	movs	r1, r5
 800945e:	f7f7 f90d 	bl	800067c <__aeabi_dadd>
 8009462:	0004      	movs	r4, r0
 8009464:	000d      	movs	r5, r1
 8009466:	f7f8 fec5 	bl	80021f4 <__aeabi_d2iz>
 800946a:	2200      	movs	r2, #0
 800946c:	9003      	str	r0, [sp, #12]
 800946e:	2300      	movs	r3, #0
 8009470:	0020      	movs	r0, r4
 8009472:	0029      	movs	r1, r5
 8009474:	f7f6 ffee 	bl	8000454 <__aeabi_dcmplt>
 8009478:	2800      	cmp	r0, #0
 800947a:	d00b      	beq.n	8009494 <_dtoa_r+0x138>
 800947c:	9803      	ldr	r0, [sp, #12]
 800947e:	f7f8 feef 	bl	8002260 <__aeabi_i2d>
 8009482:	002b      	movs	r3, r5
 8009484:	0022      	movs	r2, r4
 8009486:	f7f6 ffdf 	bl	8000448 <__aeabi_dcmpeq>
 800948a:	4243      	negs	r3, r0
 800948c:	4158      	adcs	r0, r3
 800948e:	9b03      	ldr	r3, [sp, #12]
 8009490:	1a1b      	subs	r3, r3, r0
 8009492:	9303      	str	r3, [sp, #12]
 8009494:	2301      	movs	r3, #1
 8009496:	9316      	str	r3, [sp, #88]	; 0x58
 8009498:	9b03      	ldr	r3, [sp, #12]
 800949a:	2b16      	cmp	r3, #22
 800949c:	d810      	bhi.n	80094c0 <_dtoa_r+0x164>
 800949e:	9810      	ldr	r0, [sp, #64]	; 0x40
 80094a0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80094a2:	9a03      	ldr	r2, [sp, #12]
 80094a4:	4b80      	ldr	r3, [pc, #512]	; (80096a8 <_dtoa_r+0x34c>)
 80094a6:	00d2      	lsls	r2, r2, #3
 80094a8:	189b      	adds	r3, r3, r2
 80094aa:	681a      	ldr	r2, [r3, #0]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	f7f6 ffd1 	bl	8000454 <__aeabi_dcmplt>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d047      	beq.n	8009546 <_dtoa_r+0x1ea>
 80094b6:	9b03      	ldr	r3, [sp, #12]
 80094b8:	3b01      	subs	r3, #1
 80094ba:	9303      	str	r3, [sp, #12]
 80094bc:	2300      	movs	r3, #0
 80094be:	9316      	str	r3, [sp, #88]	; 0x58
 80094c0:	2200      	movs	r2, #0
 80094c2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80094c4:	920a      	str	r2, [sp, #40]	; 0x28
 80094c6:	1bdb      	subs	r3, r3, r7
 80094c8:	1e5a      	subs	r2, r3, #1
 80094ca:	d53e      	bpl.n	800954a <_dtoa_r+0x1ee>
 80094cc:	2201      	movs	r2, #1
 80094ce:	1ad3      	subs	r3, r2, r3
 80094d0:	930a      	str	r3, [sp, #40]	; 0x28
 80094d2:	2300      	movs	r3, #0
 80094d4:	930c      	str	r3, [sp, #48]	; 0x30
 80094d6:	9b03      	ldr	r3, [sp, #12]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	db38      	blt.n	800954e <_dtoa_r+0x1f2>
 80094dc:	9a03      	ldr	r2, [sp, #12]
 80094de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094e0:	4694      	mov	ip, r2
 80094e2:	4463      	add	r3, ip
 80094e4:	930c      	str	r3, [sp, #48]	; 0x30
 80094e6:	2300      	movs	r3, #0
 80094e8:	9213      	str	r2, [sp, #76]	; 0x4c
 80094ea:	930d      	str	r3, [sp, #52]	; 0x34
 80094ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80094ee:	2401      	movs	r4, #1
 80094f0:	2b09      	cmp	r3, #9
 80094f2:	d867      	bhi.n	80095c4 <_dtoa_r+0x268>
 80094f4:	2b05      	cmp	r3, #5
 80094f6:	dd02      	ble.n	80094fe <_dtoa_r+0x1a2>
 80094f8:	2400      	movs	r4, #0
 80094fa:	3b04      	subs	r3, #4
 80094fc:	9322      	str	r3, [sp, #136]	; 0x88
 80094fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009500:	1e98      	subs	r0, r3, #2
 8009502:	2803      	cmp	r0, #3
 8009504:	d867      	bhi.n	80095d6 <_dtoa_r+0x27a>
 8009506:	f7f6 fe05 	bl	8000114 <__gnu_thumb1_case_uqi>
 800950a:	3a2b      	.short	0x3a2b
 800950c:	5b38      	.short	0x5b38
 800950e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009510:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8009512:	18f6      	adds	r6, r6, r3
 8009514:	4b65      	ldr	r3, [pc, #404]	; (80096ac <_dtoa_r+0x350>)
 8009516:	18f2      	adds	r2, r6, r3
 8009518:	2a20      	cmp	r2, #32
 800951a:	dd0f      	ble.n	800953c <_dtoa_r+0x1e0>
 800951c:	2340      	movs	r3, #64	; 0x40
 800951e:	1a9b      	subs	r3, r3, r2
 8009520:	409f      	lsls	r7, r3
 8009522:	4b63      	ldr	r3, [pc, #396]	; (80096b0 <_dtoa_r+0x354>)
 8009524:	0038      	movs	r0, r7
 8009526:	18f3      	adds	r3, r6, r3
 8009528:	40dc      	lsrs	r4, r3
 800952a:	4320      	orrs	r0, r4
 800952c:	f7f8 fec8 	bl	80022c0 <__aeabi_ui2d>
 8009530:	2201      	movs	r2, #1
 8009532:	4b60      	ldr	r3, [pc, #384]	; (80096b4 <_dtoa_r+0x358>)
 8009534:	1e77      	subs	r7, r6, #1
 8009536:	18cb      	adds	r3, r1, r3
 8009538:	9217      	str	r2, [sp, #92]	; 0x5c
 800953a:	e776      	b.n	800942a <_dtoa_r+0xce>
 800953c:	2320      	movs	r3, #32
 800953e:	0020      	movs	r0, r4
 8009540:	1a9b      	subs	r3, r3, r2
 8009542:	4098      	lsls	r0, r3
 8009544:	e7f2      	b.n	800952c <_dtoa_r+0x1d0>
 8009546:	9016      	str	r0, [sp, #88]	; 0x58
 8009548:	e7ba      	b.n	80094c0 <_dtoa_r+0x164>
 800954a:	920c      	str	r2, [sp, #48]	; 0x30
 800954c:	e7c3      	b.n	80094d6 <_dtoa_r+0x17a>
 800954e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009550:	9a03      	ldr	r2, [sp, #12]
 8009552:	1a9b      	subs	r3, r3, r2
 8009554:	930a      	str	r3, [sp, #40]	; 0x28
 8009556:	4253      	negs	r3, r2
 8009558:	930d      	str	r3, [sp, #52]	; 0x34
 800955a:	2300      	movs	r3, #0
 800955c:	9313      	str	r3, [sp, #76]	; 0x4c
 800955e:	e7c5      	b.n	80094ec <_dtoa_r+0x190>
 8009560:	2300      	movs	r3, #0
 8009562:	930f      	str	r3, [sp, #60]	; 0x3c
 8009564:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009566:	930b      	str	r3, [sp, #44]	; 0x2c
 8009568:	9307      	str	r3, [sp, #28]
 800956a:	2b00      	cmp	r3, #0
 800956c:	dc13      	bgt.n	8009596 <_dtoa_r+0x23a>
 800956e:	2301      	movs	r3, #1
 8009570:	001a      	movs	r2, r3
 8009572:	930b      	str	r3, [sp, #44]	; 0x2c
 8009574:	9307      	str	r3, [sp, #28]
 8009576:	9223      	str	r2, [sp, #140]	; 0x8c
 8009578:	e00d      	b.n	8009596 <_dtoa_r+0x23a>
 800957a:	2301      	movs	r3, #1
 800957c:	e7f1      	b.n	8009562 <_dtoa_r+0x206>
 800957e:	2300      	movs	r3, #0
 8009580:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009582:	930f      	str	r3, [sp, #60]	; 0x3c
 8009584:	4694      	mov	ip, r2
 8009586:	9b03      	ldr	r3, [sp, #12]
 8009588:	4463      	add	r3, ip
 800958a:	930b      	str	r3, [sp, #44]	; 0x2c
 800958c:	3301      	adds	r3, #1
 800958e:	9307      	str	r3, [sp, #28]
 8009590:	2b00      	cmp	r3, #0
 8009592:	dc00      	bgt.n	8009596 <_dtoa_r+0x23a>
 8009594:	2301      	movs	r3, #1
 8009596:	2100      	movs	r1, #0
 8009598:	2204      	movs	r2, #4
 800959a:	0010      	movs	r0, r2
 800959c:	3014      	adds	r0, #20
 800959e:	4298      	cmp	r0, r3
 80095a0:	d91d      	bls.n	80095de <_dtoa_r+0x282>
 80095a2:	9b04      	ldr	r3, [sp, #16]
 80095a4:	0018      	movs	r0, r3
 80095a6:	63d9      	str	r1, [r3, #60]	; 0x3c
 80095a8:	f7fd fe90 	bl	80072cc <_Balloc>
 80095ac:	9006      	str	r0, [sp, #24]
 80095ae:	2800      	cmp	r0, #0
 80095b0:	d118      	bne.n	80095e4 <_dtoa_r+0x288>
 80095b2:	21b0      	movs	r1, #176	; 0xb0
 80095b4:	4b40      	ldr	r3, [pc, #256]	; (80096b8 <_dtoa_r+0x35c>)
 80095b6:	4841      	ldr	r0, [pc, #260]	; (80096bc <_dtoa_r+0x360>)
 80095b8:	9a06      	ldr	r2, [sp, #24]
 80095ba:	31ff      	adds	r1, #255	; 0xff
 80095bc:	f7ff fdd2 	bl	8009164 <__assert_func>
 80095c0:	2301      	movs	r3, #1
 80095c2:	e7dd      	b.n	8009580 <_dtoa_r+0x224>
 80095c4:	2300      	movs	r3, #0
 80095c6:	940f      	str	r4, [sp, #60]	; 0x3c
 80095c8:	9322      	str	r3, [sp, #136]	; 0x88
 80095ca:	3b01      	subs	r3, #1
 80095cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80095ce:	9307      	str	r3, [sp, #28]
 80095d0:	2200      	movs	r2, #0
 80095d2:	3313      	adds	r3, #19
 80095d4:	e7cf      	b.n	8009576 <_dtoa_r+0x21a>
 80095d6:	2301      	movs	r3, #1
 80095d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80095da:	3b02      	subs	r3, #2
 80095dc:	e7f6      	b.n	80095cc <_dtoa_r+0x270>
 80095de:	3101      	adds	r1, #1
 80095e0:	0052      	lsls	r2, r2, #1
 80095e2:	e7da      	b.n	800959a <_dtoa_r+0x23e>
 80095e4:	9b04      	ldr	r3, [sp, #16]
 80095e6:	9a06      	ldr	r2, [sp, #24]
 80095e8:	639a      	str	r2, [r3, #56]	; 0x38
 80095ea:	9b07      	ldr	r3, [sp, #28]
 80095ec:	2b0e      	cmp	r3, #14
 80095ee:	d900      	bls.n	80095f2 <_dtoa_r+0x296>
 80095f0:	e0e3      	b.n	80097ba <_dtoa_r+0x45e>
 80095f2:	2c00      	cmp	r4, #0
 80095f4:	d100      	bne.n	80095f8 <_dtoa_r+0x29c>
 80095f6:	e0e0      	b.n	80097ba <_dtoa_r+0x45e>
 80095f8:	9b03      	ldr	r3, [sp, #12]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	dd62      	ble.n	80096c4 <_dtoa_r+0x368>
 80095fe:	210f      	movs	r1, #15
 8009600:	9a03      	ldr	r2, [sp, #12]
 8009602:	4b29      	ldr	r3, [pc, #164]	; (80096a8 <_dtoa_r+0x34c>)
 8009604:	400a      	ands	r2, r1
 8009606:	00d2      	lsls	r2, r2, #3
 8009608:	189b      	adds	r3, r3, r2
 800960a:	681e      	ldr	r6, [r3, #0]
 800960c:	685f      	ldr	r7, [r3, #4]
 800960e:	9b03      	ldr	r3, [sp, #12]
 8009610:	2402      	movs	r4, #2
 8009612:	111d      	asrs	r5, r3, #4
 8009614:	05db      	lsls	r3, r3, #23
 8009616:	d50a      	bpl.n	800962e <_dtoa_r+0x2d2>
 8009618:	4b29      	ldr	r3, [pc, #164]	; (80096c0 <_dtoa_r+0x364>)
 800961a:	400d      	ands	r5, r1
 800961c:	6a1a      	ldr	r2, [r3, #32]
 800961e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009620:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009622:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009624:	f7f7 fb8a 	bl	8000d3c <__aeabi_ddiv>
 8009628:	9008      	str	r0, [sp, #32]
 800962a:	9109      	str	r1, [sp, #36]	; 0x24
 800962c:	3401      	adds	r4, #1
 800962e:	4b24      	ldr	r3, [pc, #144]	; (80096c0 <_dtoa_r+0x364>)
 8009630:	930e      	str	r3, [sp, #56]	; 0x38
 8009632:	2d00      	cmp	r5, #0
 8009634:	d108      	bne.n	8009648 <_dtoa_r+0x2ec>
 8009636:	9808      	ldr	r0, [sp, #32]
 8009638:	9909      	ldr	r1, [sp, #36]	; 0x24
 800963a:	0032      	movs	r2, r6
 800963c:	003b      	movs	r3, r7
 800963e:	f7f7 fb7d 	bl	8000d3c <__aeabi_ddiv>
 8009642:	9008      	str	r0, [sp, #32]
 8009644:	9109      	str	r1, [sp, #36]	; 0x24
 8009646:	e058      	b.n	80096fa <_dtoa_r+0x39e>
 8009648:	2301      	movs	r3, #1
 800964a:	421d      	tst	r5, r3
 800964c:	d009      	beq.n	8009662 <_dtoa_r+0x306>
 800964e:	18e4      	adds	r4, r4, r3
 8009650:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009652:	0030      	movs	r0, r6
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	0039      	movs	r1, r7
 800965a:	f7f7 ff69 	bl	8001530 <__aeabi_dmul>
 800965e:	0006      	movs	r6, r0
 8009660:	000f      	movs	r7, r1
 8009662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009664:	106d      	asrs	r5, r5, #1
 8009666:	3308      	adds	r3, #8
 8009668:	e7e2      	b.n	8009630 <_dtoa_r+0x2d4>
 800966a:	46c0      	nop			; (mov r8, r8)
 800966c:	7ff00000 	.word	0x7ff00000
 8009670:	0000270f 	.word	0x0000270f
 8009674:	0800ba0d 	.word	0x0800ba0d
 8009678:	0800ba10 	.word	0x0800ba10
 800967c:	0800b9a6 	.word	0x0800b9a6
 8009680:	0800b9a7 	.word	0x0800b9a7
 8009684:	3ff00000 	.word	0x3ff00000
 8009688:	fffffc01 	.word	0xfffffc01
 800968c:	3ff80000 	.word	0x3ff80000
 8009690:	636f4361 	.word	0x636f4361
 8009694:	3fd287a7 	.word	0x3fd287a7
 8009698:	8b60c8b3 	.word	0x8b60c8b3
 800969c:	3fc68a28 	.word	0x3fc68a28
 80096a0:	509f79fb 	.word	0x509f79fb
 80096a4:	3fd34413 	.word	0x3fd34413
 80096a8:	0800b8a0 	.word	0x0800b8a0
 80096ac:	00000432 	.word	0x00000432
 80096b0:	00000412 	.word	0x00000412
 80096b4:	fe100000 	.word	0xfe100000
 80096b8:	0800b80b 	.word	0x0800b80b
 80096bc:	0800ba11 	.word	0x0800ba11
 80096c0:	0800b878 	.word	0x0800b878
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	2402      	movs	r4, #2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d016      	beq.n	80096fa <_dtoa_r+0x39e>
 80096cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80096ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 80096d0:	220f      	movs	r2, #15
 80096d2:	425d      	negs	r5, r3
 80096d4:	402a      	ands	r2, r5
 80096d6:	4bdd      	ldr	r3, [pc, #884]	; (8009a4c <_dtoa_r+0x6f0>)
 80096d8:	00d2      	lsls	r2, r2, #3
 80096da:	189b      	adds	r3, r3, r2
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f7f7 ff26 	bl	8001530 <__aeabi_dmul>
 80096e4:	2701      	movs	r7, #1
 80096e6:	2300      	movs	r3, #0
 80096e8:	9008      	str	r0, [sp, #32]
 80096ea:	9109      	str	r1, [sp, #36]	; 0x24
 80096ec:	4ed8      	ldr	r6, [pc, #864]	; (8009a50 <_dtoa_r+0x6f4>)
 80096ee:	112d      	asrs	r5, r5, #4
 80096f0:	2d00      	cmp	r5, #0
 80096f2:	d000      	beq.n	80096f6 <_dtoa_r+0x39a>
 80096f4:	e091      	b.n	800981a <_dtoa_r+0x4be>
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1a3      	bne.n	8009642 <_dtoa_r+0x2e6>
 80096fa:	9e08      	ldr	r6, [sp, #32]
 80096fc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80096fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009700:	2b00      	cmp	r3, #0
 8009702:	d100      	bne.n	8009706 <_dtoa_r+0x3aa>
 8009704:	e094      	b.n	8009830 <_dtoa_r+0x4d4>
 8009706:	2200      	movs	r2, #0
 8009708:	0030      	movs	r0, r6
 800970a:	0039      	movs	r1, r7
 800970c:	4bd1      	ldr	r3, [pc, #836]	; (8009a54 <_dtoa_r+0x6f8>)
 800970e:	f7f6 fea1 	bl	8000454 <__aeabi_dcmplt>
 8009712:	2800      	cmp	r0, #0
 8009714:	d100      	bne.n	8009718 <_dtoa_r+0x3bc>
 8009716:	e08b      	b.n	8009830 <_dtoa_r+0x4d4>
 8009718:	9b07      	ldr	r3, [sp, #28]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d100      	bne.n	8009720 <_dtoa_r+0x3c4>
 800971e:	e087      	b.n	8009830 <_dtoa_r+0x4d4>
 8009720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009722:	2b00      	cmp	r3, #0
 8009724:	dd45      	ble.n	80097b2 <_dtoa_r+0x456>
 8009726:	9b03      	ldr	r3, [sp, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	3b01      	subs	r3, #1
 800972c:	930e      	str	r3, [sp, #56]	; 0x38
 800972e:	0030      	movs	r0, r6
 8009730:	4bc9      	ldr	r3, [pc, #804]	; (8009a58 <_dtoa_r+0x6fc>)
 8009732:	0039      	movs	r1, r7
 8009734:	f7f7 fefc 	bl	8001530 <__aeabi_dmul>
 8009738:	9008      	str	r0, [sp, #32]
 800973a:	9109      	str	r1, [sp, #36]	; 0x24
 800973c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800973e:	3401      	adds	r4, #1
 8009740:	0020      	movs	r0, r4
 8009742:	9e08      	ldr	r6, [sp, #32]
 8009744:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009746:	9312      	str	r3, [sp, #72]	; 0x48
 8009748:	f7f8 fd8a 	bl	8002260 <__aeabi_i2d>
 800974c:	0032      	movs	r2, r6
 800974e:	003b      	movs	r3, r7
 8009750:	f7f7 feee 	bl	8001530 <__aeabi_dmul>
 8009754:	2200      	movs	r2, #0
 8009756:	4bc1      	ldr	r3, [pc, #772]	; (8009a5c <_dtoa_r+0x700>)
 8009758:	f7f6 ff90 	bl	800067c <__aeabi_dadd>
 800975c:	4ac0      	ldr	r2, [pc, #768]	; (8009a60 <_dtoa_r+0x704>)
 800975e:	9014      	str	r0, [sp, #80]	; 0x50
 8009760:	9115      	str	r1, [sp, #84]	; 0x54
 8009762:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009764:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8009766:	4694      	mov	ip, r2
 8009768:	9308      	str	r3, [sp, #32]
 800976a:	9409      	str	r4, [sp, #36]	; 0x24
 800976c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800976e:	4463      	add	r3, ip
 8009770:	9318      	str	r3, [sp, #96]	; 0x60
 8009772:	9309      	str	r3, [sp, #36]	; 0x24
 8009774:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009776:	2b00      	cmp	r3, #0
 8009778:	d15e      	bne.n	8009838 <_dtoa_r+0x4dc>
 800977a:	2200      	movs	r2, #0
 800977c:	4bb9      	ldr	r3, [pc, #740]	; (8009a64 <_dtoa_r+0x708>)
 800977e:	0030      	movs	r0, r6
 8009780:	0039      	movs	r1, r7
 8009782:	f7f8 f997 	bl	8001ab4 <__aeabi_dsub>
 8009786:	9a08      	ldr	r2, [sp, #32]
 8009788:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800978a:	0004      	movs	r4, r0
 800978c:	000d      	movs	r5, r1
 800978e:	f7f6 fe75 	bl	800047c <__aeabi_dcmpgt>
 8009792:	2800      	cmp	r0, #0
 8009794:	d000      	beq.n	8009798 <_dtoa_r+0x43c>
 8009796:	e2b3      	b.n	8009d00 <_dtoa_r+0x9a4>
 8009798:	48b3      	ldr	r0, [pc, #716]	; (8009a68 <_dtoa_r+0x70c>)
 800979a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800979c:	4684      	mov	ip, r0
 800979e:	4461      	add	r1, ip
 80097a0:	000b      	movs	r3, r1
 80097a2:	0020      	movs	r0, r4
 80097a4:	0029      	movs	r1, r5
 80097a6:	9a08      	ldr	r2, [sp, #32]
 80097a8:	f7f6 fe54 	bl	8000454 <__aeabi_dcmplt>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	d000      	beq.n	80097b2 <_dtoa_r+0x456>
 80097b0:	e2a3      	b.n	8009cfa <_dtoa_r+0x99e>
 80097b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097b4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80097b6:	9308      	str	r3, [sp, #32]
 80097b8:	9409      	str	r4, [sp, #36]	; 0x24
 80097ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80097bc:	2b00      	cmp	r3, #0
 80097be:	da00      	bge.n	80097c2 <_dtoa_r+0x466>
 80097c0:	e179      	b.n	8009ab6 <_dtoa_r+0x75a>
 80097c2:	9a03      	ldr	r2, [sp, #12]
 80097c4:	2a0e      	cmp	r2, #14
 80097c6:	dd00      	ble.n	80097ca <_dtoa_r+0x46e>
 80097c8:	e175      	b.n	8009ab6 <_dtoa_r+0x75a>
 80097ca:	4ba0      	ldr	r3, [pc, #640]	; (8009a4c <_dtoa_r+0x6f0>)
 80097cc:	00d2      	lsls	r2, r2, #3
 80097ce:	189b      	adds	r3, r3, r2
 80097d0:	681e      	ldr	r6, [r3, #0]
 80097d2:	685f      	ldr	r7, [r3, #4]
 80097d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	db00      	blt.n	80097dc <_dtoa_r+0x480>
 80097da:	e0e5      	b.n	80099a8 <_dtoa_r+0x64c>
 80097dc:	9b07      	ldr	r3, [sp, #28]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	dd00      	ble.n	80097e4 <_dtoa_r+0x488>
 80097e2:	e0e1      	b.n	80099a8 <_dtoa_r+0x64c>
 80097e4:	d000      	beq.n	80097e8 <_dtoa_r+0x48c>
 80097e6:	e288      	b.n	8009cfa <_dtoa_r+0x99e>
 80097e8:	2200      	movs	r2, #0
 80097ea:	0030      	movs	r0, r6
 80097ec:	0039      	movs	r1, r7
 80097ee:	4b9d      	ldr	r3, [pc, #628]	; (8009a64 <_dtoa_r+0x708>)
 80097f0:	f7f7 fe9e 	bl	8001530 <__aeabi_dmul>
 80097f4:	9a08      	ldr	r2, [sp, #32]
 80097f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f8:	f7f6 fe4a 	bl	8000490 <__aeabi_dcmpge>
 80097fc:	9e07      	ldr	r6, [sp, #28]
 80097fe:	0037      	movs	r7, r6
 8009800:	2800      	cmp	r0, #0
 8009802:	d000      	beq.n	8009806 <_dtoa_r+0x4aa>
 8009804:	e25f      	b.n	8009cc6 <_dtoa_r+0x96a>
 8009806:	9b06      	ldr	r3, [sp, #24]
 8009808:	9a06      	ldr	r2, [sp, #24]
 800980a:	3301      	adds	r3, #1
 800980c:	9308      	str	r3, [sp, #32]
 800980e:	2331      	movs	r3, #49	; 0x31
 8009810:	7013      	strb	r3, [r2, #0]
 8009812:	9b03      	ldr	r3, [sp, #12]
 8009814:	3301      	adds	r3, #1
 8009816:	9303      	str	r3, [sp, #12]
 8009818:	e25a      	b.n	8009cd0 <_dtoa_r+0x974>
 800981a:	423d      	tst	r5, r7
 800981c:	d005      	beq.n	800982a <_dtoa_r+0x4ce>
 800981e:	6832      	ldr	r2, [r6, #0]
 8009820:	6873      	ldr	r3, [r6, #4]
 8009822:	f7f7 fe85 	bl	8001530 <__aeabi_dmul>
 8009826:	003b      	movs	r3, r7
 8009828:	3401      	adds	r4, #1
 800982a:	106d      	asrs	r5, r5, #1
 800982c:	3608      	adds	r6, #8
 800982e:	e75f      	b.n	80096f0 <_dtoa_r+0x394>
 8009830:	9b03      	ldr	r3, [sp, #12]
 8009832:	930e      	str	r3, [sp, #56]	; 0x38
 8009834:	9b07      	ldr	r3, [sp, #28]
 8009836:	e783      	b.n	8009740 <_dtoa_r+0x3e4>
 8009838:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800983a:	4b84      	ldr	r3, [pc, #528]	; (8009a4c <_dtoa_r+0x6f0>)
 800983c:	3a01      	subs	r2, #1
 800983e:	00d2      	lsls	r2, r2, #3
 8009840:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009842:	189b      	adds	r3, r3, r2
 8009844:	9c08      	ldr	r4, [sp, #32]
 8009846:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	2900      	cmp	r1, #0
 800984e:	d051      	beq.n	80098f4 <_dtoa_r+0x598>
 8009850:	2000      	movs	r0, #0
 8009852:	4986      	ldr	r1, [pc, #536]	; (8009a6c <_dtoa_r+0x710>)
 8009854:	f7f7 fa72 	bl	8000d3c <__aeabi_ddiv>
 8009858:	0022      	movs	r2, r4
 800985a:	002b      	movs	r3, r5
 800985c:	f7f8 f92a 	bl	8001ab4 <__aeabi_dsub>
 8009860:	9a06      	ldr	r2, [sp, #24]
 8009862:	0004      	movs	r4, r0
 8009864:	4694      	mov	ip, r2
 8009866:	000d      	movs	r5, r1
 8009868:	9b06      	ldr	r3, [sp, #24]
 800986a:	9314      	str	r3, [sp, #80]	; 0x50
 800986c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800986e:	4463      	add	r3, ip
 8009870:	9318      	str	r3, [sp, #96]	; 0x60
 8009872:	0039      	movs	r1, r7
 8009874:	0030      	movs	r0, r6
 8009876:	f7f8 fcbd 	bl	80021f4 <__aeabi_d2iz>
 800987a:	9012      	str	r0, [sp, #72]	; 0x48
 800987c:	f7f8 fcf0 	bl	8002260 <__aeabi_i2d>
 8009880:	0002      	movs	r2, r0
 8009882:	000b      	movs	r3, r1
 8009884:	0030      	movs	r0, r6
 8009886:	0039      	movs	r1, r7
 8009888:	f7f8 f914 	bl	8001ab4 <__aeabi_dsub>
 800988c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800988e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009890:	3301      	adds	r3, #1
 8009892:	9308      	str	r3, [sp, #32]
 8009894:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009896:	0006      	movs	r6, r0
 8009898:	3330      	adds	r3, #48	; 0x30
 800989a:	7013      	strb	r3, [r2, #0]
 800989c:	0022      	movs	r2, r4
 800989e:	002b      	movs	r3, r5
 80098a0:	000f      	movs	r7, r1
 80098a2:	f7f6 fdd7 	bl	8000454 <__aeabi_dcmplt>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d174      	bne.n	8009994 <_dtoa_r+0x638>
 80098aa:	0032      	movs	r2, r6
 80098ac:	003b      	movs	r3, r7
 80098ae:	2000      	movs	r0, #0
 80098b0:	4968      	ldr	r1, [pc, #416]	; (8009a54 <_dtoa_r+0x6f8>)
 80098b2:	f7f8 f8ff 	bl	8001ab4 <__aeabi_dsub>
 80098b6:	0022      	movs	r2, r4
 80098b8:	002b      	movs	r3, r5
 80098ba:	f7f6 fdcb 	bl	8000454 <__aeabi_dcmplt>
 80098be:	2800      	cmp	r0, #0
 80098c0:	d000      	beq.n	80098c4 <_dtoa_r+0x568>
 80098c2:	e0d7      	b.n	8009a74 <_dtoa_r+0x718>
 80098c4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80098c6:	9a08      	ldr	r2, [sp, #32]
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d100      	bne.n	80098ce <_dtoa_r+0x572>
 80098cc:	e771      	b.n	80097b2 <_dtoa_r+0x456>
 80098ce:	2200      	movs	r2, #0
 80098d0:	0020      	movs	r0, r4
 80098d2:	0029      	movs	r1, r5
 80098d4:	4b60      	ldr	r3, [pc, #384]	; (8009a58 <_dtoa_r+0x6fc>)
 80098d6:	f7f7 fe2b 	bl	8001530 <__aeabi_dmul>
 80098da:	4b5f      	ldr	r3, [pc, #380]	; (8009a58 <_dtoa_r+0x6fc>)
 80098dc:	0004      	movs	r4, r0
 80098de:	000d      	movs	r5, r1
 80098e0:	0030      	movs	r0, r6
 80098e2:	0039      	movs	r1, r7
 80098e4:	2200      	movs	r2, #0
 80098e6:	f7f7 fe23 	bl	8001530 <__aeabi_dmul>
 80098ea:	9b08      	ldr	r3, [sp, #32]
 80098ec:	0006      	movs	r6, r0
 80098ee:	000f      	movs	r7, r1
 80098f0:	9314      	str	r3, [sp, #80]	; 0x50
 80098f2:	e7be      	b.n	8009872 <_dtoa_r+0x516>
 80098f4:	0020      	movs	r0, r4
 80098f6:	0029      	movs	r1, r5
 80098f8:	f7f7 fe1a 	bl	8001530 <__aeabi_dmul>
 80098fc:	9a06      	ldr	r2, [sp, #24]
 80098fe:	9b06      	ldr	r3, [sp, #24]
 8009900:	4694      	mov	ip, r2
 8009902:	9308      	str	r3, [sp, #32]
 8009904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009906:	9014      	str	r0, [sp, #80]	; 0x50
 8009908:	9115      	str	r1, [sp, #84]	; 0x54
 800990a:	4463      	add	r3, ip
 800990c:	9319      	str	r3, [sp, #100]	; 0x64
 800990e:	0030      	movs	r0, r6
 8009910:	0039      	movs	r1, r7
 8009912:	f7f8 fc6f 	bl	80021f4 <__aeabi_d2iz>
 8009916:	9018      	str	r0, [sp, #96]	; 0x60
 8009918:	f7f8 fca2 	bl	8002260 <__aeabi_i2d>
 800991c:	0002      	movs	r2, r0
 800991e:	000b      	movs	r3, r1
 8009920:	0030      	movs	r0, r6
 8009922:	0039      	movs	r1, r7
 8009924:	f7f8 f8c6 	bl	8001ab4 <__aeabi_dsub>
 8009928:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800992a:	9b08      	ldr	r3, [sp, #32]
 800992c:	3630      	adds	r6, #48	; 0x30
 800992e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009930:	701e      	strb	r6, [r3, #0]
 8009932:	3301      	adds	r3, #1
 8009934:	0004      	movs	r4, r0
 8009936:	000d      	movs	r5, r1
 8009938:	9308      	str	r3, [sp, #32]
 800993a:	4293      	cmp	r3, r2
 800993c:	d12d      	bne.n	800999a <_dtoa_r+0x63e>
 800993e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009940:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009942:	9a06      	ldr	r2, [sp, #24]
 8009944:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009946:	4694      	mov	ip, r2
 8009948:	4463      	add	r3, ip
 800994a:	2200      	movs	r2, #0
 800994c:	9308      	str	r3, [sp, #32]
 800994e:	4b47      	ldr	r3, [pc, #284]	; (8009a6c <_dtoa_r+0x710>)
 8009950:	f7f6 fe94 	bl	800067c <__aeabi_dadd>
 8009954:	0002      	movs	r2, r0
 8009956:	000b      	movs	r3, r1
 8009958:	0020      	movs	r0, r4
 800995a:	0029      	movs	r1, r5
 800995c:	f7f6 fd8e 	bl	800047c <__aeabi_dcmpgt>
 8009960:	2800      	cmp	r0, #0
 8009962:	d000      	beq.n	8009966 <_dtoa_r+0x60a>
 8009964:	e086      	b.n	8009a74 <_dtoa_r+0x718>
 8009966:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009968:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800996a:	2000      	movs	r0, #0
 800996c:	493f      	ldr	r1, [pc, #252]	; (8009a6c <_dtoa_r+0x710>)
 800996e:	f7f8 f8a1 	bl	8001ab4 <__aeabi_dsub>
 8009972:	0002      	movs	r2, r0
 8009974:	000b      	movs	r3, r1
 8009976:	0020      	movs	r0, r4
 8009978:	0029      	movs	r1, r5
 800997a:	f7f6 fd6b 	bl	8000454 <__aeabi_dcmplt>
 800997e:	2800      	cmp	r0, #0
 8009980:	d100      	bne.n	8009984 <_dtoa_r+0x628>
 8009982:	e716      	b.n	80097b2 <_dtoa_r+0x456>
 8009984:	9b08      	ldr	r3, [sp, #32]
 8009986:	001a      	movs	r2, r3
 8009988:	3a01      	subs	r2, #1
 800998a:	9208      	str	r2, [sp, #32]
 800998c:	7812      	ldrb	r2, [r2, #0]
 800998e:	2a30      	cmp	r2, #48	; 0x30
 8009990:	d0f8      	beq.n	8009984 <_dtoa_r+0x628>
 8009992:	9308      	str	r3, [sp, #32]
 8009994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009996:	9303      	str	r3, [sp, #12]
 8009998:	e046      	b.n	8009a28 <_dtoa_r+0x6cc>
 800999a:	2200      	movs	r2, #0
 800999c:	4b2e      	ldr	r3, [pc, #184]	; (8009a58 <_dtoa_r+0x6fc>)
 800999e:	f7f7 fdc7 	bl	8001530 <__aeabi_dmul>
 80099a2:	0006      	movs	r6, r0
 80099a4:	000f      	movs	r7, r1
 80099a6:	e7b2      	b.n	800990e <_dtoa_r+0x5b2>
 80099a8:	9b06      	ldr	r3, [sp, #24]
 80099aa:	9a06      	ldr	r2, [sp, #24]
 80099ac:	930a      	str	r3, [sp, #40]	; 0x28
 80099ae:	9b07      	ldr	r3, [sp, #28]
 80099b0:	9c08      	ldr	r4, [sp, #32]
 80099b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80099b4:	3b01      	subs	r3, #1
 80099b6:	189b      	adds	r3, r3, r2
 80099b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ba:	0032      	movs	r2, r6
 80099bc:	003b      	movs	r3, r7
 80099be:	0020      	movs	r0, r4
 80099c0:	0029      	movs	r1, r5
 80099c2:	f7f7 f9bb 	bl	8000d3c <__aeabi_ddiv>
 80099c6:	f7f8 fc15 	bl	80021f4 <__aeabi_d2iz>
 80099ca:	9007      	str	r0, [sp, #28]
 80099cc:	f7f8 fc48 	bl	8002260 <__aeabi_i2d>
 80099d0:	0032      	movs	r2, r6
 80099d2:	003b      	movs	r3, r7
 80099d4:	f7f7 fdac 	bl	8001530 <__aeabi_dmul>
 80099d8:	0002      	movs	r2, r0
 80099da:	000b      	movs	r3, r1
 80099dc:	0020      	movs	r0, r4
 80099de:	0029      	movs	r1, r5
 80099e0:	f7f8 f868 	bl	8001ab4 <__aeabi_dsub>
 80099e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099e6:	001a      	movs	r2, r3
 80099e8:	3201      	adds	r2, #1
 80099ea:	920a      	str	r2, [sp, #40]	; 0x28
 80099ec:	9208      	str	r2, [sp, #32]
 80099ee:	9a07      	ldr	r2, [sp, #28]
 80099f0:	3230      	adds	r2, #48	; 0x30
 80099f2:	701a      	strb	r2, [r3, #0]
 80099f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d14f      	bne.n	8009a9a <_dtoa_r+0x73e>
 80099fa:	0002      	movs	r2, r0
 80099fc:	000b      	movs	r3, r1
 80099fe:	f7f6 fe3d 	bl	800067c <__aeabi_dadd>
 8009a02:	0032      	movs	r2, r6
 8009a04:	003b      	movs	r3, r7
 8009a06:	0004      	movs	r4, r0
 8009a08:	000d      	movs	r5, r1
 8009a0a:	f7f6 fd37 	bl	800047c <__aeabi_dcmpgt>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d12e      	bne.n	8009a70 <_dtoa_r+0x714>
 8009a12:	0032      	movs	r2, r6
 8009a14:	003b      	movs	r3, r7
 8009a16:	0020      	movs	r0, r4
 8009a18:	0029      	movs	r1, r5
 8009a1a:	f7f6 fd15 	bl	8000448 <__aeabi_dcmpeq>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	d002      	beq.n	8009a28 <_dtoa_r+0x6cc>
 8009a22:	9b07      	ldr	r3, [sp, #28]
 8009a24:	07de      	lsls	r6, r3, #31
 8009a26:	d423      	bmi.n	8009a70 <_dtoa_r+0x714>
 8009a28:	9905      	ldr	r1, [sp, #20]
 8009a2a:	9804      	ldr	r0, [sp, #16]
 8009a2c:	f7fd fc76 	bl	800731c <_Bfree>
 8009a30:	2300      	movs	r3, #0
 8009a32:	9a08      	ldr	r2, [sp, #32]
 8009a34:	7013      	strb	r3, [r2, #0]
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	6013      	str	r3, [r2, #0]
 8009a3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d100      	bne.n	8009a46 <_dtoa_r+0x6ea>
 8009a44:	e4bd      	b.n	80093c2 <_dtoa_r+0x66>
 8009a46:	9a08      	ldr	r2, [sp, #32]
 8009a48:	601a      	str	r2, [r3, #0]
 8009a4a:	e4ba      	b.n	80093c2 <_dtoa_r+0x66>
 8009a4c:	0800b8a0 	.word	0x0800b8a0
 8009a50:	0800b878 	.word	0x0800b878
 8009a54:	3ff00000 	.word	0x3ff00000
 8009a58:	40240000 	.word	0x40240000
 8009a5c:	401c0000 	.word	0x401c0000
 8009a60:	fcc00000 	.word	0xfcc00000
 8009a64:	40140000 	.word	0x40140000
 8009a68:	7cc00000 	.word	0x7cc00000
 8009a6c:	3fe00000 	.word	0x3fe00000
 8009a70:	9b03      	ldr	r3, [sp, #12]
 8009a72:	930e      	str	r3, [sp, #56]	; 0x38
 8009a74:	9b08      	ldr	r3, [sp, #32]
 8009a76:	9308      	str	r3, [sp, #32]
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	781a      	ldrb	r2, [r3, #0]
 8009a7c:	2a39      	cmp	r2, #57	; 0x39
 8009a7e:	d108      	bne.n	8009a92 <_dtoa_r+0x736>
 8009a80:	9a06      	ldr	r2, [sp, #24]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d1f7      	bne.n	8009a76 <_dtoa_r+0x71a>
 8009a86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a88:	9906      	ldr	r1, [sp, #24]
 8009a8a:	3201      	adds	r2, #1
 8009a8c:	920e      	str	r2, [sp, #56]	; 0x38
 8009a8e:	2230      	movs	r2, #48	; 0x30
 8009a90:	700a      	strb	r2, [r1, #0]
 8009a92:	781a      	ldrb	r2, [r3, #0]
 8009a94:	3201      	adds	r2, #1
 8009a96:	701a      	strb	r2, [r3, #0]
 8009a98:	e77c      	b.n	8009994 <_dtoa_r+0x638>
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	4ba9      	ldr	r3, [pc, #676]	; (8009d44 <_dtoa_r+0x9e8>)
 8009a9e:	f7f7 fd47 	bl	8001530 <__aeabi_dmul>
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	0004      	movs	r4, r0
 8009aa8:	000d      	movs	r5, r1
 8009aaa:	f7f6 fccd 	bl	8000448 <__aeabi_dcmpeq>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d100      	bne.n	8009ab4 <_dtoa_r+0x758>
 8009ab2:	e782      	b.n	80099ba <_dtoa_r+0x65e>
 8009ab4:	e7b8      	b.n	8009a28 <_dtoa_r+0x6cc>
 8009ab6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8009ab8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009aba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009abc:	2f00      	cmp	r7, #0
 8009abe:	d012      	beq.n	8009ae6 <_dtoa_r+0x78a>
 8009ac0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009ac2:	2a01      	cmp	r2, #1
 8009ac4:	dc6e      	bgt.n	8009ba4 <_dtoa_r+0x848>
 8009ac6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ac8:	2a00      	cmp	r2, #0
 8009aca:	d065      	beq.n	8009b98 <_dtoa_r+0x83c>
 8009acc:	4a9e      	ldr	r2, [pc, #632]	; (8009d48 <_dtoa_r+0x9ec>)
 8009ace:	189b      	adds	r3, r3, r2
 8009ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ad2:	2101      	movs	r1, #1
 8009ad4:	18d2      	adds	r2, r2, r3
 8009ad6:	920a      	str	r2, [sp, #40]	; 0x28
 8009ad8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ada:	9804      	ldr	r0, [sp, #16]
 8009adc:	18d3      	adds	r3, r2, r3
 8009ade:	930c      	str	r3, [sp, #48]	; 0x30
 8009ae0:	f7fd fcb2 	bl	8007448 <__i2b>
 8009ae4:	0007      	movs	r7, r0
 8009ae6:	2c00      	cmp	r4, #0
 8009ae8:	d00e      	beq.n	8009b08 <_dtoa_r+0x7ac>
 8009aea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	dd0b      	ble.n	8009b08 <_dtoa_r+0x7ac>
 8009af0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009af2:	0023      	movs	r3, r4
 8009af4:	4294      	cmp	r4, r2
 8009af6:	dd00      	ble.n	8009afa <_dtoa_r+0x79e>
 8009af8:	0013      	movs	r3, r2
 8009afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009afc:	1ae4      	subs	r4, r4, r3
 8009afe:	1ad2      	subs	r2, r2, r3
 8009b00:	920a      	str	r2, [sp, #40]	; 0x28
 8009b02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b04:	1ad3      	subs	r3, r2, r3
 8009b06:	930c      	str	r3, [sp, #48]	; 0x30
 8009b08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d01e      	beq.n	8009b4c <_dtoa_r+0x7f0>
 8009b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d05c      	beq.n	8009bce <_dtoa_r+0x872>
 8009b14:	2d00      	cmp	r5, #0
 8009b16:	dd10      	ble.n	8009b3a <_dtoa_r+0x7de>
 8009b18:	0039      	movs	r1, r7
 8009b1a:	002a      	movs	r2, r5
 8009b1c:	9804      	ldr	r0, [sp, #16]
 8009b1e:	f7fd fd5b 	bl	80075d8 <__pow5mult>
 8009b22:	9a05      	ldr	r2, [sp, #20]
 8009b24:	0001      	movs	r1, r0
 8009b26:	0007      	movs	r7, r0
 8009b28:	9804      	ldr	r0, [sp, #16]
 8009b2a:	f7fd fca5 	bl	8007478 <__multiply>
 8009b2e:	0006      	movs	r6, r0
 8009b30:	9905      	ldr	r1, [sp, #20]
 8009b32:	9804      	ldr	r0, [sp, #16]
 8009b34:	f7fd fbf2 	bl	800731c <_Bfree>
 8009b38:	9605      	str	r6, [sp, #20]
 8009b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b3c:	1b5a      	subs	r2, r3, r5
 8009b3e:	42ab      	cmp	r3, r5
 8009b40:	d004      	beq.n	8009b4c <_dtoa_r+0x7f0>
 8009b42:	9905      	ldr	r1, [sp, #20]
 8009b44:	9804      	ldr	r0, [sp, #16]
 8009b46:	f7fd fd47 	bl	80075d8 <__pow5mult>
 8009b4a:	9005      	str	r0, [sp, #20]
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	9804      	ldr	r0, [sp, #16]
 8009b50:	f7fd fc7a 	bl	8007448 <__i2b>
 8009b54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b56:	0006      	movs	r6, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dd3a      	ble.n	8009bd2 <_dtoa_r+0x876>
 8009b5c:	001a      	movs	r2, r3
 8009b5e:	0001      	movs	r1, r0
 8009b60:	9804      	ldr	r0, [sp, #16]
 8009b62:	f7fd fd39 	bl	80075d8 <__pow5mult>
 8009b66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b68:	0006      	movs	r6, r0
 8009b6a:	2500      	movs	r5, #0
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	dc38      	bgt.n	8009be2 <_dtoa_r+0x886>
 8009b70:	2500      	movs	r5, #0
 8009b72:	9b08      	ldr	r3, [sp, #32]
 8009b74:	42ab      	cmp	r3, r5
 8009b76:	d130      	bne.n	8009bda <_dtoa_r+0x87e>
 8009b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b7a:	031b      	lsls	r3, r3, #12
 8009b7c:	42ab      	cmp	r3, r5
 8009b7e:	d12c      	bne.n	8009bda <_dtoa_r+0x87e>
 8009b80:	4b72      	ldr	r3, [pc, #456]	; (8009d4c <_dtoa_r+0x9f0>)
 8009b82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b84:	4213      	tst	r3, r2
 8009b86:	d028      	beq.n	8009bda <_dtoa_r+0x87e>
 8009b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b8a:	3501      	adds	r5, #1
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b92:	3301      	adds	r3, #1
 8009b94:	930c      	str	r3, [sp, #48]	; 0x30
 8009b96:	e020      	b.n	8009bda <_dtoa_r+0x87e>
 8009b98:	2336      	movs	r3, #54	; 0x36
 8009b9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009b9c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009b9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ba0:	1a9b      	subs	r3, r3, r2
 8009ba2:	e795      	b.n	8009ad0 <_dtoa_r+0x774>
 8009ba4:	9b07      	ldr	r3, [sp, #28]
 8009ba6:	1e5d      	subs	r5, r3, #1
 8009ba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009baa:	42ab      	cmp	r3, r5
 8009bac:	db07      	blt.n	8009bbe <_dtoa_r+0x862>
 8009bae:	1b5d      	subs	r5, r3, r5
 8009bb0:	9b07      	ldr	r3, [sp, #28]
 8009bb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	da8b      	bge.n	8009ad0 <_dtoa_r+0x774>
 8009bb8:	1ae4      	subs	r4, r4, r3
 8009bba:	2300      	movs	r3, #0
 8009bbc:	e788      	b.n	8009ad0 <_dtoa_r+0x774>
 8009bbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bc2:	1aeb      	subs	r3, r5, r3
 8009bc4:	18d3      	adds	r3, r2, r3
 8009bc6:	950d      	str	r5, [sp, #52]	; 0x34
 8009bc8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009bca:	2500      	movs	r5, #0
 8009bcc:	e7f0      	b.n	8009bb0 <_dtoa_r+0x854>
 8009bce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bd0:	e7b7      	b.n	8009b42 <_dtoa_r+0x7e6>
 8009bd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009bd4:	2500      	movs	r5, #0
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	ddca      	ble.n	8009b70 <_dtoa_r+0x814>
 8009bda:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009bdc:	2001      	movs	r0, #1
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d008      	beq.n	8009bf4 <_dtoa_r+0x898>
 8009be2:	6933      	ldr	r3, [r6, #16]
 8009be4:	3303      	adds	r3, #3
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	18f3      	adds	r3, r6, r3
 8009bea:	6858      	ldr	r0, [r3, #4]
 8009bec:	f7fd fbe4 	bl	80073b8 <__hi0bits>
 8009bf0:	2320      	movs	r3, #32
 8009bf2:	1a18      	subs	r0, r3, r0
 8009bf4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bf6:	1818      	adds	r0, r3, r0
 8009bf8:	0002      	movs	r2, r0
 8009bfa:	231f      	movs	r3, #31
 8009bfc:	401a      	ands	r2, r3
 8009bfe:	4218      	tst	r0, r3
 8009c00:	d047      	beq.n	8009c92 <_dtoa_r+0x936>
 8009c02:	3301      	adds	r3, #1
 8009c04:	1a9b      	subs	r3, r3, r2
 8009c06:	2b04      	cmp	r3, #4
 8009c08:	dd3f      	ble.n	8009c8a <_dtoa_r+0x92e>
 8009c0a:	231c      	movs	r3, #28
 8009c0c:	1a9b      	subs	r3, r3, r2
 8009c0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c10:	18e4      	adds	r4, r4, r3
 8009c12:	18d2      	adds	r2, r2, r3
 8009c14:	920a      	str	r2, [sp, #40]	; 0x28
 8009c16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c18:	18d3      	adds	r3, r2, r3
 8009c1a:	930c      	str	r3, [sp, #48]	; 0x30
 8009c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	dd05      	ble.n	8009c2e <_dtoa_r+0x8d2>
 8009c22:	001a      	movs	r2, r3
 8009c24:	9905      	ldr	r1, [sp, #20]
 8009c26:	9804      	ldr	r0, [sp, #16]
 8009c28:	f7fd fd18 	bl	800765c <__lshift>
 8009c2c:	9005      	str	r0, [sp, #20]
 8009c2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	dd05      	ble.n	8009c40 <_dtoa_r+0x8e4>
 8009c34:	0031      	movs	r1, r6
 8009c36:	001a      	movs	r2, r3
 8009c38:	9804      	ldr	r0, [sp, #16]
 8009c3a:	f7fd fd0f 	bl	800765c <__lshift>
 8009c3e:	0006      	movs	r6, r0
 8009c40:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d027      	beq.n	8009c96 <_dtoa_r+0x93a>
 8009c46:	0031      	movs	r1, r6
 8009c48:	9805      	ldr	r0, [sp, #20]
 8009c4a:	f7fd fd75 	bl	8007738 <__mcmp>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	da21      	bge.n	8009c96 <_dtoa_r+0x93a>
 8009c52:	9b03      	ldr	r3, [sp, #12]
 8009c54:	220a      	movs	r2, #10
 8009c56:	3b01      	subs	r3, #1
 8009c58:	9303      	str	r3, [sp, #12]
 8009c5a:	9905      	ldr	r1, [sp, #20]
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	9804      	ldr	r0, [sp, #16]
 8009c60:	f7fd fb66 	bl	8007330 <__multadd>
 8009c64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c66:	9005      	str	r0, [sp, #20]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d100      	bne.n	8009c6e <_dtoa_r+0x912>
 8009c6c:	e15d      	b.n	8009f2a <_dtoa_r+0xbce>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	0039      	movs	r1, r7
 8009c72:	220a      	movs	r2, #10
 8009c74:	9804      	ldr	r0, [sp, #16]
 8009c76:	f7fd fb5b 	bl	8007330 <__multadd>
 8009c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c7c:	0007      	movs	r7, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	dc49      	bgt.n	8009d16 <_dtoa_r+0x9ba>
 8009c82:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	dc0e      	bgt.n	8009ca6 <_dtoa_r+0x94a>
 8009c88:	e045      	b.n	8009d16 <_dtoa_r+0x9ba>
 8009c8a:	2b04      	cmp	r3, #4
 8009c8c:	d0c6      	beq.n	8009c1c <_dtoa_r+0x8c0>
 8009c8e:	331c      	adds	r3, #28
 8009c90:	e7bd      	b.n	8009c0e <_dtoa_r+0x8b2>
 8009c92:	0013      	movs	r3, r2
 8009c94:	e7fb      	b.n	8009c8e <_dtoa_r+0x932>
 8009c96:	9b07      	ldr	r3, [sp, #28]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	dc36      	bgt.n	8009d0a <_dtoa_r+0x9ae>
 8009c9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c9e:	2b02      	cmp	r3, #2
 8009ca0:	dd33      	ble.n	8009d0a <_dtoa_r+0x9ae>
 8009ca2:	9b07      	ldr	r3, [sp, #28]
 8009ca4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d10c      	bne.n	8009cc6 <_dtoa_r+0x96a>
 8009cac:	0031      	movs	r1, r6
 8009cae:	2205      	movs	r2, #5
 8009cb0:	9804      	ldr	r0, [sp, #16]
 8009cb2:	f7fd fb3d 	bl	8007330 <__multadd>
 8009cb6:	0006      	movs	r6, r0
 8009cb8:	0001      	movs	r1, r0
 8009cba:	9805      	ldr	r0, [sp, #20]
 8009cbc:	f7fd fd3c 	bl	8007738 <__mcmp>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	dd00      	ble.n	8009cc6 <_dtoa_r+0x96a>
 8009cc4:	e59f      	b.n	8009806 <_dtoa_r+0x4aa>
 8009cc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009cc8:	43db      	mvns	r3, r3
 8009cca:	9303      	str	r3, [sp, #12]
 8009ccc:	9b06      	ldr	r3, [sp, #24]
 8009cce:	9308      	str	r3, [sp, #32]
 8009cd0:	2500      	movs	r5, #0
 8009cd2:	0031      	movs	r1, r6
 8009cd4:	9804      	ldr	r0, [sp, #16]
 8009cd6:	f7fd fb21 	bl	800731c <_Bfree>
 8009cda:	2f00      	cmp	r7, #0
 8009cdc:	d100      	bne.n	8009ce0 <_dtoa_r+0x984>
 8009cde:	e6a3      	b.n	8009a28 <_dtoa_r+0x6cc>
 8009ce0:	2d00      	cmp	r5, #0
 8009ce2:	d005      	beq.n	8009cf0 <_dtoa_r+0x994>
 8009ce4:	42bd      	cmp	r5, r7
 8009ce6:	d003      	beq.n	8009cf0 <_dtoa_r+0x994>
 8009ce8:	0029      	movs	r1, r5
 8009cea:	9804      	ldr	r0, [sp, #16]
 8009cec:	f7fd fb16 	bl	800731c <_Bfree>
 8009cf0:	0039      	movs	r1, r7
 8009cf2:	9804      	ldr	r0, [sp, #16]
 8009cf4:	f7fd fb12 	bl	800731c <_Bfree>
 8009cf8:	e696      	b.n	8009a28 <_dtoa_r+0x6cc>
 8009cfa:	2600      	movs	r6, #0
 8009cfc:	0037      	movs	r7, r6
 8009cfe:	e7e2      	b.n	8009cc6 <_dtoa_r+0x96a>
 8009d00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d02:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009d04:	9303      	str	r3, [sp, #12]
 8009d06:	0037      	movs	r7, r6
 8009d08:	e57d      	b.n	8009806 <_dtoa_r+0x4aa>
 8009d0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d100      	bne.n	8009d12 <_dtoa_r+0x9b6>
 8009d10:	e0c3      	b.n	8009e9a <_dtoa_r+0xb3e>
 8009d12:	9b07      	ldr	r3, [sp, #28]
 8009d14:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d16:	2c00      	cmp	r4, #0
 8009d18:	dd05      	ble.n	8009d26 <_dtoa_r+0x9ca>
 8009d1a:	0039      	movs	r1, r7
 8009d1c:	0022      	movs	r2, r4
 8009d1e:	9804      	ldr	r0, [sp, #16]
 8009d20:	f7fd fc9c 	bl	800765c <__lshift>
 8009d24:	0007      	movs	r7, r0
 8009d26:	0038      	movs	r0, r7
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	d024      	beq.n	8009d76 <_dtoa_r+0xa1a>
 8009d2c:	6879      	ldr	r1, [r7, #4]
 8009d2e:	9804      	ldr	r0, [sp, #16]
 8009d30:	f7fd facc 	bl	80072cc <_Balloc>
 8009d34:	1e04      	subs	r4, r0, #0
 8009d36:	d111      	bne.n	8009d5c <_dtoa_r+0xa00>
 8009d38:	0022      	movs	r2, r4
 8009d3a:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <_dtoa_r+0x9f4>)
 8009d3c:	4805      	ldr	r0, [pc, #20]	; (8009d54 <_dtoa_r+0x9f8>)
 8009d3e:	4906      	ldr	r1, [pc, #24]	; (8009d58 <_dtoa_r+0x9fc>)
 8009d40:	e43c      	b.n	80095bc <_dtoa_r+0x260>
 8009d42:	46c0      	nop			; (mov r8, r8)
 8009d44:	40240000 	.word	0x40240000
 8009d48:	00000433 	.word	0x00000433
 8009d4c:	7ff00000 	.word	0x7ff00000
 8009d50:	0800b80b 	.word	0x0800b80b
 8009d54:	0800ba11 	.word	0x0800ba11
 8009d58:	000002ef 	.word	0x000002ef
 8009d5c:	0039      	movs	r1, r7
 8009d5e:	693a      	ldr	r2, [r7, #16]
 8009d60:	310c      	adds	r1, #12
 8009d62:	3202      	adds	r2, #2
 8009d64:	0092      	lsls	r2, r2, #2
 8009d66:	300c      	adds	r0, #12
 8009d68:	f7fd f97b 	bl	8007062 <memcpy>
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	0021      	movs	r1, r4
 8009d70:	9804      	ldr	r0, [sp, #16]
 8009d72:	f7fd fc73 	bl	800765c <__lshift>
 8009d76:	9b06      	ldr	r3, [sp, #24]
 8009d78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d7a:	9307      	str	r3, [sp, #28]
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	189b      	adds	r3, r3, r2
 8009d80:	2201      	movs	r2, #1
 8009d82:	003d      	movs	r5, r7
 8009d84:	0007      	movs	r7, r0
 8009d86:	930e      	str	r3, [sp, #56]	; 0x38
 8009d88:	9b08      	ldr	r3, [sp, #32]
 8009d8a:	4013      	ands	r3, r2
 8009d8c:	930d      	str	r3, [sp, #52]	; 0x34
 8009d8e:	0031      	movs	r1, r6
 8009d90:	9805      	ldr	r0, [sp, #20]
 8009d92:	f7ff fa53 	bl	800923c <quorem>
 8009d96:	0029      	movs	r1, r5
 8009d98:	0004      	movs	r4, r0
 8009d9a:	900b      	str	r0, [sp, #44]	; 0x2c
 8009d9c:	9805      	ldr	r0, [sp, #20]
 8009d9e:	f7fd fccb 	bl	8007738 <__mcmp>
 8009da2:	003a      	movs	r2, r7
 8009da4:	900c      	str	r0, [sp, #48]	; 0x30
 8009da6:	0031      	movs	r1, r6
 8009da8:	9804      	ldr	r0, [sp, #16]
 8009daa:	f7fd fce1 	bl	8007770 <__mdiff>
 8009dae:	2201      	movs	r2, #1
 8009db0:	68c3      	ldr	r3, [r0, #12]
 8009db2:	3430      	adds	r4, #48	; 0x30
 8009db4:	9008      	str	r0, [sp, #32]
 8009db6:	920a      	str	r2, [sp, #40]	; 0x28
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d104      	bne.n	8009dc6 <_dtoa_r+0xa6a>
 8009dbc:	0001      	movs	r1, r0
 8009dbe:	9805      	ldr	r0, [sp, #20]
 8009dc0:	f7fd fcba 	bl	8007738 <__mcmp>
 8009dc4:	900a      	str	r0, [sp, #40]	; 0x28
 8009dc6:	9908      	ldr	r1, [sp, #32]
 8009dc8:	9804      	ldr	r0, [sp, #16]
 8009dca:	f7fd faa7 	bl	800731c <_Bfree>
 8009dce:	9b07      	ldr	r3, [sp, #28]
 8009dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	9308      	str	r3, [sp, #32]
 8009dd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	d109      	bne.n	8009df4 <_dtoa_r+0xa98>
 8009de0:	2c39      	cmp	r4, #57	; 0x39
 8009de2:	d022      	beq.n	8009e2a <_dtoa_r+0xace>
 8009de4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	dd01      	ble.n	8009dee <_dtoa_r+0xa92>
 8009dea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009dec:	3431      	adds	r4, #49	; 0x31
 8009dee:	9b07      	ldr	r3, [sp, #28]
 8009df0:	701c      	strb	r4, [r3, #0]
 8009df2:	e76e      	b.n	8009cd2 <_dtoa_r+0x976>
 8009df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	db04      	blt.n	8009e04 <_dtoa_r+0xaa8>
 8009dfa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e00:	4313      	orrs	r3, r2
 8009e02:	d11e      	bne.n	8009e42 <_dtoa_r+0xae6>
 8009e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	ddf1      	ble.n	8009dee <_dtoa_r+0xa92>
 8009e0a:	9905      	ldr	r1, [sp, #20]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	9804      	ldr	r0, [sp, #16]
 8009e10:	f7fd fc24 	bl	800765c <__lshift>
 8009e14:	0031      	movs	r1, r6
 8009e16:	9005      	str	r0, [sp, #20]
 8009e18:	f7fd fc8e 	bl	8007738 <__mcmp>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	dc02      	bgt.n	8009e26 <_dtoa_r+0xaca>
 8009e20:	d1e5      	bne.n	8009dee <_dtoa_r+0xa92>
 8009e22:	07e3      	lsls	r3, r4, #31
 8009e24:	d5e3      	bpl.n	8009dee <_dtoa_r+0xa92>
 8009e26:	2c39      	cmp	r4, #57	; 0x39
 8009e28:	d1df      	bne.n	8009dea <_dtoa_r+0xa8e>
 8009e2a:	2339      	movs	r3, #57	; 0x39
 8009e2c:	9a07      	ldr	r2, [sp, #28]
 8009e2e:	7013      	strb	r3, [r2, #0]
 8009e30:	9b08      	ldr	r3, [sp, #32]
 8009e32:	9308      	str	r3, [sp, #32]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	781a      	ldrb	r2, [r3, #0]
 8009e38:	2a39      	cmp	r2, #57	; 0x39
 8009e3a:	d063      	beq.n	8009f04 <_dtoa_r+0xba8>
 8009e3c:	3201      	adds	r2, #1
 8009e3e:	701a      	strb	r2, [r3, #0]
 8009e40:	e747      	b.n	8009cd2 <_dtoa_r+0x976>
 8009e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	dd03      	ble.n	8009e50 <_dtoa_r+0xaf4>
 8009e48:	2c39      	cmp	r4, #57	; 0x39
 8009e4a:	d0ee      	beq.n	8009e2a <_dtoa_r+0xace>
 8009e4c:	3401      	adds	r4, #1
 8009e4e:	e7ce      	b.n	8009dee <_dtoa_r+0xa92>
 8009e50:	9b07      	ldr	r3, [sp, #28]
 8009e52:	9a07      	ldr	r2, [sp, #28]
 8009e54:	701c      	strb	r4, [r3, #0]
 8009e56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d03e      	beq.n	8009eda <_dtoa_r+0xb7e>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	220a      	movs	r2, #10
 8009e60:	9905      	ldr	r1, [sp, #20]
 8009e62:	9804      	ldr	r0, [sp, #16]
 8009e64:	f7fd fa64 	bl	8007330 <__multadd>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	9005      	str	r0, [sp, #20]
 8009e6c:	220a      	movs	r2, #10
 8009e6e:	0029      	movs	r1, r5
 8009e70:	9804      	ldr	r0, [sp, #16]
 8009e72:	42bd      	cmp	r5, r7
 8009e74:	d106      	bne.n	8009e84 <_dtoa_r+0xb28>
 8009e76:	f7fd fa5b 	bl	8007330 <__multadd>
 8009e7a:	0005      	movs	r5, r0
 8009e7c:	0007      	movs	r7, r0
 8009e7e:	9b08      	ldr	r3, [sp, #32]
 8009e80:	9307      	str	r3, [sp, #28]
 8009e82:	e784      	b.n	8009d8e <_dtoa_r+0xa32>
 8009e84:	f7fd fa54 	bl	8007330 <__multadd>
 8009e88:	0039      	movs	r1, r7
 8009e8a:	0005      	movs	r5, r0
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	220a      	movs	r2, #10
 8009e90:	9804      	ldr	r0, [sp, #16]
 8009e92:	f7fd fa4d 	bl	8007330 <__multadd>
 8009e96:	0007      	movs	r7, r0
 8009e98:	e7f1      	b.n	8009e7e <_dtoa_r+0xb22>
 8009e9a:	9b07      	ldr	r3, [sp, #28]
 8009e9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e9e:	2500      	movs	r5, #0
 8009ea0:	0031      	movs	r1, r6
 8009ea2:	9805      	ldr	r0, [sp, #20]
 8009ea4:	f7ff f9ca 	bl	800923c <quorem>
 8009ea8:	9b06      	ldr	r3, [sp, #24]
 8009eaa:	3030      	adds	r0, #48	; 0x30
 8009eac:	5558      	strb	r0, [r3, r5]
 8009eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009eb0:	3501      	adds	r5, #1
 8009eb2:	0004      	movs	r4, r0
 8009eb4:	42ab      	cmp	r3, r5
 8009eb6:	dd07      	ble.n	8009ec8 <_dtoa_r+0xb6c>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	220a      	movs	r2, #10
 8009ebc:	9905      	ldr	r1, [sp, #20]
 8009ebe:	9804      	ldr	r0, [sp, #16]
 8009ec0:	f7fd fa36 	bl	8007330 <__multadd>
 8009ec4:	9005      	str	r0, [sp, #20]
 8009ec6:	e7eb      	b.n	8009ea0 <_dtoa_r+0xb44>
 8009ec8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009eca:	2301      	movs	r3, #1
 8009ecc:	2a00      	cmp	r2, #0
 8009ece:	dd00      	ble.n	8009ed2 <_dtoa_r+0xb76>
 8009ed0:	0013      	movs	r3, r2
 8009ed2:	2500      	movs	r5, #0
 8009ed4:	9a06      	ldr	r2, [sp, #24]
 8009ed6:	18d3      	adds	r3, r2, r3
 8009ed8:	9308      	str	r3, [sp, #32]
 8009eda:	9905      	ldr	r1, [sp, #20]
 8009edc:	2201      	movs	r2, #1
 8009ede:	9804      	ldr	r0, [sp, #16]
 8009ee0:	f7fd fbbc 	bl	800765c <__lshift>
 8009ee4:	0031      	movs	r1, r6
 8009ee6:	9005      	str	r0, [sp, #20]
 8009ee8:	f7fd fc26 	bl	8007738 <__mcmp>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	dc9f      	bgt.n	8009e30 <_dtoa_r+0xad4>
 8009ef0:	d101      	bne.n	8009ef6 <_dtoa_r+0xb9a>
 8009ef2:	07e4      	lsls	r4, r4, #31
 8009ef4:	d49c      	bmi.n	8009e30 <_dtoa_r+0xad4>
 8009ef6:	9b08      	ldr	r3, [sp, #32]
 8009ef8:	9308      	str	r3, [sp, #32]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	781a      	ldrb	r2, [r3, #0]
 8009efe:	2a30      	cmp	r2, #48	; 0x30
 8009f00:	d0fa      	beq.n	8009ef8 <_dtoa_r+0xb9c>
 8009f02:	e6e6      	b.n	8009cd2 <_dtoa_r+0x976>
 8009f04:	9a06      	ldr	r2, [sp, #24]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d193      	bne.n	8009e32 <_dtoa_r+0xad6>
 8009f0a:	9b03      	ldr	r3, [sp, #12]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	9303      	str	r3, [sp, #12]
 8009f10:	2331      	movs	r3, #49	; 0x31
 8009f12:	7013      	strb	r3, [r2, #0]
 8009f14:	e6dd      	b.n	8009cd2 <_dtoa_r+0x976>
 8009f16:	4b09      	ldr	r3, [pc, #36]	; (8009f3c <_dtoa_r+0xbe0>)
 8009f18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009f1a:	9306      	str	r3, [sp, #24]
 8009f1c:	4b08      	ldr	r3, [pc, #32]	; (8009f40 <_dtoa_r+0xbe4>)
 8009f1e:	2a00      	cmp	r2, #0
 8009f20:	d001      	beq.n	8009f26 <_dtoa_r+0xbca>
 8009f22:	f7ff fa4c 	bl	80093be <_dtoa_r+0x62>
 8009f26:	f7ff fa4c 	bl	80093c2 <_dtoa_r+0x66>
 8009f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	dcb6      	bgt.n	8009e9e <_dtoa_r+0xb42>
 8009f30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	dd00      	ble.n	8009f38 <_dtoa_r+0xbdc>
 8009f36:	e6b6      	b.n	8009ca6 <_dtoa_r+0x94a>
 8009f38:	e7b1      	b.n	8009e9e <_dtoa_r+0xb42>
 8009f3a:	46c0      	nop			; (mov r8, r8)
 8009f3c:	0800ba04 	.word	0x0800ba04
 8009f40:	0800ba0c 	.word	0x0800ba0c

08009f44 <_realloc_r>:
 8009f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f46:	b087      	sub	sp, #28
 8009f48:	1e0c      	subs	r4, r1, #0
 8009f4a:	9001      	str	r0, [sp, #4]
 8009f4c:	9205      	str	r2, [sp, #20]
 8009f4e:	d106      	bne.n	8009f5e <_realloc_r+0x1a>
 8009f50:	0011      	movs	r1, r2
 8009f52:	f7fc fc75 	bl	8006840 <_malloc_r>
 8009f56:	0007      	movs	r7, r0
 8009f58:	0038      	movs	r0, r7
 8009f5a:	b007      	add	sp, #28
 8009f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f5e:	9801      	ldr	r0, [sp, #4]
 8009f60:	f7fc fe82 	bl	8006c68 <__malloc_lock>
 8009f64:	0023      	movs	r3, r4
 8009f66:	3b08      	subs	r3, #8
 8009f68:	685f      	ldr	r7, [r3, #4]
 8009f6a:	9304      	str	r3, [sp, #16]
 8009f6c:	9b05      	ldr	r3, [sp, #20]
 8009f6e:	330b      	adds	r3, #11
 8009f70:	2b16      	cmp	r3, #22
 8009f72:	d908      	bls.n	8009f86 <_realloc_r+0x42>
 8009f74:	2207      	movs	r2, #7
 8009f76:	4393      	bics	r3, r2
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	d506      	bpl.n	8009f8a <_realloc_r+0x46>
 8009f7c:	230c      	movs	r3, #12
 8009f7e:	9a01      	ldr	r2, [sp, #4]
 8009f80:	2700      	movs	r7, #0
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	e7e8      	b.n	8009f58 <_realloc_r+0x14>
 8009f86:	2310      	movs	r3, #16
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	9b00      	ldr	r3, [sp, #0]
 8009f8c:	9a05      	ldr	r2, [sp, #20]
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d3f4      	bcc.n	8009f7c <_realloc_r+0x38>
 8009f92:	9b04      	ldr	r3, [sp, #16]
 8009f94:	003a      	movs	r2, r7
 8009f96:	9302      	str	r3, [sp, #8]
 8009f98:	2303      	movs	r3, #3
 8009f9a:	439a      	bics	r2, r3
 8009f9c:	9b00      	ldr	r3, [sp, #0]
 8009f9e:	9203      	str	r2, [sp, #12]
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	dc00      	bgt.n	8009fa6 <_realloc_r+0x62>
 8009fa4:	e169      	b.n	800a27a <_realloc_r+0x336>
 8009fa6:	9b04      	ldr	r3, [sp, #16]
 8009fa8:	48b8      	ldr	r0, [pc, #736]	; (800a28c <_realloc_r+0x348>)
 8009faa:	189b      	adds	r3, r3, r2
 8009fac:	6882      	ldr	r2, [r0, #8]
 8009fae:	4694      	mov	ip, r2
 8009fb0:	685a      	ldr	r2, [r3, #4]
 8009fb2:	459c      	cmp	ip, r3
 8009fb4:	d006      	beq.n	8009fc4 <_realloc_r+0x80>
 8009fb6:	2501      	movs	r5, #1
 8009fb8:	0011      	movs	r1, r2
 8009fba:	43a9      	bics	r1, r5
 8009fbc:	1859      	adds	r1, r3, r1
 8009fbe:	6849      	ldr	r1, [r1, #4]
 8009fc0:	4229      	tst	r1, r5
 8009fc2:	d144      	bne.n	800a04e <_realloc_r+0x10a>
 8009fc4:	2103      	movs	r1, #3
 8009fc6:	438a      	bics	r2, r1
 8009fc8:	9903      	ldr	r1, [sp, #12]
 8009fca:	188e      	adds	r6, r1, r2
 8009fcc:	9900      	ldr	r1, [sp, #0]
 8009fce:	459c      	cmp	ip, r3
 8009fd0:	d117      	bne.n	800a002 <_realloc_r+0xbe>
 8009fd2:	3110      	adds	r1, #16
 8009fd4:	42b1      	cmp	r1, r6
 8009fd6:	dc3c      	bgt.n	800a052 <_realloc_r+0x10e>
 8009fd8:	9a00      	ldr	r2, [sp, #0]
 8009fda:	2101      	movs	r1, #1
 8009fdc:	4694      	mov	ip, r2
 8009fde:	1ab6      	subs	r6, r6, r2
 8009fe0:	0022      	movs	r2, r4
 8009fe2:	9b04      	ldr	r3, [sp, #16]
 8009fe4:	430e      	orrs	r6, r1
 8009fe6:	4463      	add	r3, ip
 8009fe8:	6083      	str	r3, [r0, #8]
 8009fea:	3a08      	subs	r2, #8
 8009fec:	605e      	str	r6, [r3, #4]
 8009fee:	6853      	ldr	r3, [r2, #4]
 8009ff0:	9801      	ldr	r0, [sp, #4]
 8009ff2:	400b      	ands	r3, r1
 8009ff4:	4661      	mov	r1, ip
 8009ff6:	430b      	orrs	r3, r1
 8009ff8:	6053      	str	r3, [r2, #4]
 8009ffa:	f7fc fe3d 	bl	8006c78 <__malloc_unlock>
 8009ffe:	0027      	movs	r7, r4
 800a000:	e7aa      	b.n	8009f58 <_realloc_r+0x14>
 800a002:	42b1      	cmp	r1, r6
 800a004:	dc25      	bgt.n	800a052 <_realloc_r+0x10e>
 800a006:	68da      	ldr	r2, [r3, #12]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	60da      	str	r2, [r3, #12]
 800a00c:	6093      	str	r3, [r2, #8]
 800a00e:	9b00      	ldr	r3, [sp, #0]
 800a010:	9a02      	ldr	r2, [sp, #8]
 800a012:	1af4      	subs	r4, r6, r3
 800a014:	9b02      	ldr	r3, [sp, #8]
 800a016:	1992      	adds	r2, r2, r6
 800a018:	6858      	ldr	r0, [r3, #4]
 800a01a:	2301      	movs	r3, #1
 800a01c:	4018      	ands	r0, r3
 800a01e:	2c0f      	cmp	r4, #15
 800a020:	d800      	bhi.n	800a024 <_realloc_r+0xe0>
 800a022:	e12c      	b.n	800a27e <_realloc_r+0x33a>
 800a024:	9d00      	ldr	r5, [sp, #0]
 800a026:	9902      	ldr	r1, [sp, #8]
 800a028:	4328      	orrs	r0, r5
 800a02a:	1949      	adds	r1, r1, r5
 800a02c:	9d02      	ldr	r5, [sp, #8]
 800a02e:	431c      	orrs	r4, r3
 800a030:	6068      	str	r0, [r5, #4]
 800a032:	604c      	str	r4, [r1, #4]
 800a034:	6850      	ldr	r0, [r2, #4]
 800a036:	3108      	adds	r1, #8
 800a038:	4303      	orrs	r3, r0
 800a03a:	6053      	str	r3, [r2, #4]
 800a03c:	9801      	ldr	r0, [sp, #4]
 800a03e:	f7fd f881 	bl	8007144 <_free_r>
 800a042:	9801      	ldr	r0, [sp, #4]
 800a044:	f7fc fe18 	bl	8006c78 <__malloc_unlock>
 800a048:	9f02      	ldr	r7, [sp, #8]
 800a04a:	3708      	adds	r7, #8
 800a04c:	e784      	b.n	8009f58 <_realloc_r+0x14>
 800a04e:	2200      	movs	r2, #0
 800a050:	0013      	movs	r3, r2
 800a052:	07ff      	lsls	r7, r7, #31
 800a054:	d500      	bpl.n	800a058 <_realloc_r+0x114>
 800a056:	e0c6      	b.n	800a1e6 <_realloc_r+0x2a2>
 800a058:	0021      	movs	r1, r4
 800a05a:	2003      	movs	r0, #3
 800a05c:	3908      	subs	r1, #8
 800a05e:	680d      	ldr	r5, [r1, #0]
 800a060:	9904      	ldr	r1, [sp, #16]
 800a062:	1b4d      	subs	r5, r1, r5
 800a064:	6869      	ldr	r1, [r5, #4]
 800a066:	4381      	bics	r1, r0
 800a068:	9803      	ldr	r0, [sp, #12]
 800a06a:	180f      	adds	r7, r1, r0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d100      	bne.n	800a072 <_realloc_r+0x12e>
 800a070:	e084      	b.n	800a17c <_realloc_r+0x238>
 800a072:	19d6      	adds	r6, r2, r7
 800a074:	459c      	cmp	ip, r3
 800a076:	d148      	bne.n	800a10a <_realloc_r+0x1c6>
 800a078:	9b00      	ldr	r3, [sp, #0]
 800a07a:	3310      	adds	r3, #16
 800a07c:	42b3      	cmp	r3, r6
 800a07e:	dc7d      	bgt.n	800a17c <_realloc_r+0x238>
 800a080:	68aa      	ldr	r2, [r5, #8]
 800a082:	68eb      	ldr	r3, [r5, #12]
 800a084:	002f      	movs	r7, r5
 800a086:	60d3      	str	r3, [r2, #12]
 800a088:	609a      	str	r2, [r3, #8]
 800a08a:	0002      	movs	r2, r0
 800a08c:	3a04      	subs	r2, #4
 800a08e:	3708      	adds	r7, #8
 800a090:	2a24      	cmp	r2, #36	; 0x24
 800a092:	d835      	bhi.n	800a100 <_realloc_r+0x1bc>
 800a094:	003b      	movs	r3, r7
 800a096:	2a13      	cmp	r2, #19
 800a098:	d908      	bls.n	800a0ac <_realloc_r+0x168>
 800a09a:	6823      	ldr	r3, [r4, #0]
 800a09c:	60ab      	str	r3, [r5, #8]
 800a09e:	6863      	ldr	r3, [r4, #4]
 800a0a0:	60eb      	str	r3, [r5, #12]
 800a0a2:	2a1b      	cmp	r2, #27
 800a0a4:	d81a      	bhi.n	800a0dc <_realloc_r+0x198>
 800a0a6:	002b      	movs	r3, r5
 800a0a8:	3408      	adds	r4, #8
 800a0aa:	3310      	adds	r3, #16
 800a0ac:	6822      	ldr	r2, [r4, #0]
 800a0ae:	601a      	str	r2, [r3, #0]
 800a0b0:	6862      	ldr	r2, [r4, #4]
 800a0b2:	605a      	str	r2, [r3, #4]
 800a0b4:	68a2      	ldr	r2, [r4, #8]
 800a0b6:	609a      	str	r2, [r3, #8]
 800a0b8:	9b00      	ldr	r3, [sp, #0]
 800a0ba:	4a74      	ldr	r2, [pc, #464]	; (800a28c <_realloc_r+0x348>)
 800a0bc:	18eb      	adds	r3, r5, r3
 800a0be:	6093      	str	r3, [r2, #8]
 800a0c0:	9a00      	ldr	r2, [sp, #0]
 800a0c2:	1ab6      	subs	r6, r6, r2
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	4316      	orrs	r6, r2
 800a0c8:	605e      	str	r6, [r3, #4]
 800a0ca:	686b      	ldr	r3, [r5, #4]
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	9a00      	ldr	r2, [sp, #0]
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	606b      	str	r3, [r5, #4]
 800a0d4:	9801      	ldr	r0, [sp, #4]
 800a0d6:	f7fc fdcf 	bl	8006c78 <__malloc_unlock>
 800a0da:	e73d      	b.n	8009f58 <_realloc_r+0x14>
 800a0dc:	68a3      	ldr	r3, [r4, #8]
 800a0de:	612b      	str	r3, [r5, #16]
 800a0e0:	68e3      	ldr	r3, [r4, #12]
 800a0e2:	616b      	str	r3, [r5, #20]
 800a0e4:	2a24      	cmp	r2, #36	; 0x24
 800a0e6:	d003      	beq.n	800a0f0 <_realloc_r+0x1ac>
 800a0e8:	002b      	movs	r3, r5
 800a0ea:	3410      	adds	r4, #16
 800a0ec:	3318      	adds	r3, #24
 800a0ee:	e7dd      	b.n	800a0ac <_realloc_r+0x168>
 800a0f0:	6923      	ldr	r3, [r4, #16]
 800a0f2:	61ab      	str	r3, [r5, #24]
 800a0f4:	002b      	movs	r3, r5
 800a0f6:	6962      	ldr	r2, [r4, #20]
 800a0f8:	3320      	adds	r3, #32
 800a0fa:	61ea      	str	r2, [r5, #28]
 800a0fc:	3418      	adds	r4, #24
 800a0fe:	e7d5      	b.n	800a0ac <_realloc_r+0x168>
 800a100:	0021      	movs	r1, r4
 800a102:	0038      	movs	r0, r7
 800a104:	f001 f8c7 	bl	800b296 <memmove>
 800a108:	e7d6      	b.n	800a0b8 <_realloc_r+0x174>
 800a10a:	9a00      	ldr	r2, [sp, #0]
 800a10c:	42b2      	cmp	r2, r6
 800a10e:	dc35      	bgt.n	800a17c <_realloc_r+0x238>
 800a110:	0028      	movs	r0, r5
 800a112:	68da      	ldr	r2, [r3, #12]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	3008      	adds	r0, #8
 800a118:	60da      	str	r2, [r3, #12]
 800a11a:	6093      	str	r3, [r2, #8]
 800a11c:	68aa      	ldr	r2, [r5, #8]
 800a11e:	68eb      	ldr	r3, [r5, #12]
 800a120:	60d3      	str	r3, [r2, #12]
 800a122:	609a      	str	r2, [r3, #8]
 800a124:	9a03      	ldr	r2, [sp, #12]
 800a126:	3a04      	subs	r2, #4
 800a128:	2a24      	cmp	r2, #36	; 0x24
 800a12a:	d823      	bhi.n	800a174 <_realloc_r+0x230>
 800a12c:	2a13      	cmp	r2, #19
 800a12e:	d907      	bls.n	800a140 <_realloc_r+0x1fc>
 800a130:	6823      	ldr	r3, [r4, #0]
 800a132:	60ab      	str	r3, [r5, #8]
 800a134:	6863      	ldr	r3, [r4, #4]
 800a136:	60eb      	str	r3, [r5, #12]
 800a138:	2a1b      	cmp	r2, #27
 800a13a:	d809      	bhi.n	800a150 <_realloc_r+0x20c>
 800a13c:	3408      	adds	r4, #8
 800a13e:	3008      	adds	r0, #8
 800a140:	6823      	ldr	r3, [r4, #0]
 800a142:	6003      	str	r3, [r0, #0]
 800a144:	6863      	ldr	r3, [r4, #4]
 800a146:	6043      	str	r3, [r0, #4]
 800a148:	68a3      	ldr	r3, [r4, #8]
 800a14a:	6083      	str	r3, [r0, #8]
 800a14c:	9502      	str	r5, [sp, #8]
 800a14e:	e75e      	b.n	800a00e <_realloc_r+0xca>
 800a150:	68a3      	ldr	r3, [r4, #8]
 800a152:	612b      	str	r3, [r5, #16]
 800a154:	68e3      	ldr	r3, [r4, #12]
 800a156:	616b      	str	r3, [r5, #20]
 800a158:	2a24      	cmp	r2, #36	; 0x24
 800a15a:	d003      	beq.n	800a164 <_realloc_r+0x220>
 800a15c:	0028      	movs	r0, r5
 800a15e:	3410      	adds	r4, #16
 800a160:	3018      	adds	r0, #24
 800a162:	e7ed      	b.n	800a140 <_realloc_r+0x1fc>
 800a164:	0028      	movs	r0, r5
 800a166:	6923      	ldr	r3, [r4, #16]
 800a168:	3020      	adds	r0, #32
 800a16a:	61ab      	str	r3, [r5, #24]
 800a16c:	6963      	ldr	r3, [r4, #20]
 800a16e:	3418      	adds	r4, #24
 800a170:	61eb      	str	r3, [r5, #28]
 800a172:	e7e5      	b.n	800a140 <_realloc_r+0x1fc>
 800a174:	0021      	movs	r1, r4
 800a176:	f001 f88e 	bl	800b296 <memmove>
 800a17a:	e7e7      	b.n	800a14c <_realloc_r+0x208>
 800a17c:	9b00      	ldr	r3, [sp, #0]
 800a17e:	42bb      	cmp	r3, r7
 800a180:	dc31      	bgt.n	800a1e6 <_realloc_r+0x2a2>
 800a182:	0028      	movs	r0, r5
 800a184:	68aa      	ldr	r2, [r5, #8]
 800a186:	68eb      	ldr	r3, [r5, #12]
 800a188:	3008      	adds	r0, #8
 800a18a:	60d3      	str	r3, [r2, #12]
 800a18c:	609a      	str	r2, [r3, #8]
 800a18e:	9a03      	ldr	r2, [sp, #12]
 800a190:	3a04      	subs	r2, #4
 800a192:	2a24      	cmp	r2, #36	; 0x24
 800a194:	d823      	bhi.n	800a1de <_realloc_r+0x29a>
 800a196:	2a13      	cmp	r2, #19
 800a198:	d907      	bls.n	800a1aa <_realloc_r+0x266>
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	60ab      	str	r3, [r5, #8]
 800a19e:	6863      	ldr	r3, [r4, #4]
 800a1a0:	60eb      	str	r3, [r5, #12]
 800a1a2:	2a1b      	cmp	r2, #27
 800a1a4:	d809      	bhi.n	800a1ba <_realloc_r+0x276>
 800a1a6:	3408      	adds	r4, #8
 800a1a8:	3008      	adds	r0, #8
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	6003      	str	r3, [r0, #0]
 800a1ae:	6863      	ldr	r3, [r4, #4]
 800a1b0:	6043      	str	r3, [r0, #4]
 800a1b2:	68a3      	ldr	r3, [r4, #8]
 800a1b4:	6083      	str	r3, [r0, #8]
 800a1b6:	003e      	movs	r6, r7
 800a1b8:	e7c8      	b.n	800a14c <_realloc_r+0x208>
 800a1ba:	68a3      	ldr	r3, [r4, #8]
 800a1bc:	612b      	str	r3, [r5, #16]
 800a1be:	68e3      	ldr	r3, [r4, #12]
 800a1c0:	616b      	str	r3, [r5, #20]
 800a1c2:	2a24      	cmp	r2, #36	; 0x24
 800a1c4:	d003      	beq.n	800a1ce <_realloc_r+0x28a>
 800a1c6:	0028      	movs	r0, r5
 800a1c8:	3410      	adds	r4, #16
 800a1ca:	3018      	adds	r0, #24
 800a1cc:	e7ed      	b.n	800a1aa <_realloc_r+0x266>
 800a1ce:	0028      	movs	r0, r5
 800a1d0:	6923      	ldr	r3, [r4, #16]
 800a1d2:	3020      	adds	r0, #32
 800a1d4:	61ab      	str	r3, [r5, #24]
 800a1d6:	6963      	ldr	r3, [r4, #20]
 800a1d8:	3418      	adds	r4, #24
 800a1da:	61eb      	str	r3, [r5, #28]
 800a1dc:	e7e5      	b.n	800a1aa <_realloc_r+0x266>
 800a1de:	0021      	movs	r1, r4
 800a1e0:	f001 f859 	bl	800b296 <memmove>
 800a1e4:	e7e7      	b.n	800a1b6 <_realloc_r+0x272>
 800a1e6:	9905      	ldr	r1, [sp, #20]
 800a1e8:	9801      	ldr	r0, [sp, #4]
 800a1ea:	f7fc fb29 	bl	8006840 <_malloc_r>
 800a1ee:	1e07      	subs	r7, r0, #0
 800a1f0:	d100      	bne.n	800a1f4 <_realloc_r+0x2b0>
 800a1f2:	e76f      	b.n	800a0d4 <_realloc_r+0x190>
 800a1f4:	0023      	movs	r3, r4
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	3b08      	subs	r3, #8
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	4393      	bics	r3, r2
 800a1fe:	9a04      	ldr	r2, [sp, #16]
 800a200:	18d3      	adds	r3, r2, r3
 800a202:	0002      	movs	r2, r0
 800a204:	3a08      	subs	r2, #8
 800a206:	4293      	cmp	r3, r2
 800a208:	d105      	bne.n	800a216 <_realloc_r+0x2d2>
 800a20a:	685e      	ldr	r6, [r3, #4]
 800a20c:	2303      	movs	r3, #3
 800a20e:	439e      	bics	r6, r3
 800a210:	9b03      	ldr	r3, [sp, #12]
 800a212:	18f6      	adds	r6, r6, r3
 800a214:	e6fb      	b.n	800a00e <_realloc_r+0xca>
 800a216:	9a03      	ldr	r2, [sp, #12]
 800a218:	3a04      	subs	r2, #4
 800a21a:	2a24      	cmp	r2, #36	; 0x24
 800a21c:	d829      	bhi.n	800a272 <_realloc_r+0x32e>
 800a21e:	0003      	movs	r3, r0
 800a220:	0021      	movs	r1, r4
 800a222:	2a13      	cmp	r2, #19
 800a224:	d908      	bls.n	800a238 <_realloc_r+0x2f4>
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	6003      	str	r3, [r0, #0]
 800a22a:	6863      	ldr	r3, [r4, #4]
 800a22c:	6043      	str	r3, [r0, #4]
 800a22e:	2a1b      	cmp	r2, #27
 800a230:	d80d      	bhi.n	800a24e <_realloc_r+0x30a>
 800a232:	0003      	movs	r3, r0
 800a234:	3108      	adds	r1, #8
 800a236:	3308      	adds	r3, #8
 800a238:	680a      	ldr	r2, [r1, #0]
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	684a      	ldr	r2, [r1, #4]
 800a23e:	605a      	str	r2, [r3, #4]
 800a240:	688a      	ldr	r2, [r1, #8]
 800a242:	609a      	str	r2, [r3, #8]
 800a244:	0021      	movs	r1, r4
 800a246:	9801      	ldr	r0, [sp, #4]
 800a248:	f7fc ff7c 	bl	8007144 <_free_r>
 800a24c:	e742      	b.n	800a0d4 <_realloc_r+0x190>
 800a24e:	68a3      	ldr	r3, [r4, #8]
 800a250:	6083      	str	r3, [r0, #8]
 800a252:	68e3      	ldr	r3, [r4, #12]
 800a254:	60c3      	str	r3, [r0, #12]
 800a256:	2a24      	cmp	r2, #36	; 0x24
 800a258:	d003      	beq.n	800a262 <_realloc_r+0x31e>
 800a25a:	0003      	movs	r3, r0
 800a25c:	3110      	adds	r1, #16
 800a25e:	3310      	adds	r3, #16
 800a260:	e7ea      	b.n	800a238 <_realloc_r+0x2f4>
 800a262:	6923      	ldr	r3, [r4, #16]
 800a264:	3118      	adds	r1, #24
 800a266:	6103      	str	r3, [r0, #16]
 800a268:	0003      	movs	r3, r0
 800a26a:	6962      	ldr	r2, [r4, #20]
 800a26c:	3318      	adds	r3, #24
 800a26e:	6142      	str	r2, [r0, #20]
 800a270:	e7e2      	b.n	800a238 <_realloc_r+0x2f4>
 800a272:	0021      	movs	r1, r4
 800a274:	f001 f80f 	bl	800b296 <memmove>
 800a278:	e7e4      	b.n	800a244 <_realloc_r+0x300>
 800a27a:	9e03      	ldr	r6, [sp, #12]
 800a27c:	e6c7      	b.n	800a00e <_realloc_r+0xca>
 800a27e:	9902      	ldr	r1, [sp, #8]
 800a280:	4306      	orrs	r6, r0
 800a282:	604e      	str	r6, [r1, #4]
 800a284:	6851      	ldr	r1, [r2, #4]
 800a286:	430b      	orrs	r3, r1
 800a288:	6053      	str	r3, [r2, #4]
 800a28a:	e6da      	b.n	800a042 <_realloc_r+0xfe>
 800a28c:	20000010 	.word	0x20000010

0800a290 <fiprintf>:
 800a290:	b40e      	push	{r1, r2, r3}
 800a292:	b517      	push	{r0, r1, r2, r4, lr}
 800a294:	4c05      	ldr	r4, [pc, #20]	; (800a2ac <fiprintf+0x1c>)
 800a296:	ab05      	add	r3, sp, #20
 800a298:	cb04      	ldmia	r3!, {r2}
 800a29a:	0001      	movs	r1, r0
 800a29c:	6820      	ldr	r0, [r4, #0]
 800a29e:	9301      	str	r3, [sp, #4]
 800a2a0:	f000 f8be 	bl	800a420 <_vfiprintf_r>
 800a2a4:	bc1e      	pop	{r1, r2, r3, r4}
 800a2a6:	bc08      	pop	{r3}
 800a2a8:	b003      	add	sp, #12
 800a2aa:	4718      	bx	r3
 800a2ac:	200006b8 	.word	0x200006b8

0800a2b0 <__ssprint_r>:
 800a2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2b2:	6813      	ldr	r3, [r2, #0]
 800a2b4:	b087      	sub	sp, #28
 800a2b6:	0017      	movs	r7, r2
 800a2b8:	9303      	str	r3, [sp, #12]
 800a2ba:	6893      	ldr	r3, [r2, #8]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	000c      	movs	r4, r1
 800a2c0:	9005      	str	r0, [sp, #20]
 800a2c2:	9202      	str	r2, [sp, #8]
 800a2c4:	9201      	str	r2, [sp, #4]
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d10d      	bne.n	800a2e6 <__ssprint_r+0x36>
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	607b      	str	r3, [r7, #4]
 800a2d0:	b007      	add	sp, #28
 800a2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d4:	9b03      	ldr	r3, [sp, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	9302      	str	r3, [sp, #8]
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	9301      	str	r3, [sp, #4]
 800a2e0:	9b03      	ldr	r3, [sp, #12]
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	9303      	str	r3, [sp, #12]
 800a2e6:	9a01      	ldr	r2, [sp, #4]
 800a2e8:	68a6      	ldr	r6, [r4, #8]
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	2a00      	cmp	r2, #0
 800a2ee:	d0f1      	beq.n	800a2d4 <__ssprint_r+0x24>
 800a2f0:	42b2      	cmp	r2, r6
 800a2f2:	d32e      	bcc.n	800a352 <__ssprint_r+0xa2>
 800a2f4:	2190      	movs	r1, #144	; 0x90
 800a2f6:	89a2      	ldrh	r2, [r4, #12]
 800a2f8:	00c9      	lsls	r1, r1, #3
 800a2fa:	420a      	tst	r2, r1
 800a2fc:	d029      	beq.n	800a352 <__ssprint_r+0xa2>
 800a2fe:	2003      	movs	r0, #3
 800a300:	6921      	ldr	r1, [r4, #16]
 800a302:	1a5b      	subs	r3, r3, r1
 800a304:	9304      	str	r3, [sp, #16]
 800a306:	6963      	ldr	r3, [r4, #20]
 800a308:	4343      	muls	r3, r0
 800a30a:	0fdd      	lsrs	r5, r3, #31
 800a30c:	18ed      	adds	r5, r5, r3
 800a30e:	9b04      	ldr	r3, [sp, #16]
 800a310:	9801      	ldr	r0, [sp, #4]
 800a312:	3301      	adds	r3, #1
 800a314:	181b      	adds	r3, r3, r0
 800a316:	106d      	asrs	r5, r5, #1
 800a318:	42ab      	cmp	r3, r5
 800a31a:	d900      	bls.n	800a31e <__ssprint_r+0x6e>
 800a31c:	001d      	movs	r5, r3
 800a31e:	0552      	lsls	r2, r2, #21
 800a320:	d532      	bpl.n	800a388 <__ssprint_r+0xd8>
 800a322:	0029      	movs	r1, r5
 800a324:	9805      	ldr	r0, [sp, #20]
 800a326:	f7fc fa8b 	bl	8006840 <_malloc_r>
 800a32a:	1e06      	subs	r6, r0, #0
 800a32c:	d036      	beq.n	800a39c <__ssprint_r+0xec>
 800a32e:	9a04      	ldr	r2, [sp, #16]
 800a330:	6921      	ldr	r1, [r4, #16]
 800a332:	f7fc fe96 	bl	8007062 <memcpy>
 800a336:	89a2      	ldrh	r2, [r4, #12]
 800a338:	4b1e      	ldr	r3, [pc, #120]	; (800a3b4 <__ssprint_r+0x104>)
 800a33a:	401a      	ands	r2, r3
 800a33c:	2380      	movs	r3, #128	; 0x80
 800a33e:	4313      	orrs	r3, r2
 800a340:	81a3      	strh	r3, [r4, #12]
 800a342:	9b04      	ldr	r3, [sp, #16]
 800a344:	6126      	str	r6, [r4, #16]
 800a346:	18f6      	adds	r6, r6, r3
 800a348:	6026      	str	r6, [r4, #0]
 800a34a:	6165      	str	r5, [r4, #20]
 800a34c:	9e01      	ldr	r6, [sp, #4]
 800a34e:	1aed      	subs	r5, r5, r3
 800a350:	60a5      	str	r5, [r4, #8]
 800a352:	9b01      	ldr	r3, [sp, #4]
 800a354:	429e      	cmp	r6, r3
 800a356:	d900      	bls.n	800a35a <__ssprint_r+0xaa>
 800a358:	001e      	movs	r6, r3
 800a35a:	0032      	movs	r2, r6
 800a35c:	9902      	ldr	r1, [sp, #8]
 800a35e:	6820      	ldr	r0, [r4, #0]
 800a360:	f000 ff99 	bl	800b296 <memmove>
 800a364:	9a01      	ldr	r2, [sp, #4]
 800a366:	68a3      	ldr	r3, [r4, #8]
 800a368:	4694      	mov	ip, r2
 800a36a:	1b9b      	subs	r3, r3, r6
 800a36c:	60a3      	str	r3, [r4, #8]
 800a36e:	6823      	ldr	r3, [r4, #0]
 800a370:	199b      	adds	r3, r3, r6
 800a372:	6023      	str	r3, [r4, #0]
 800a374:	9b02      	ldr	r3, [sp, #8]
 800a376:	4463      	add	r3, ip
 800a378:	9302      	str	r3, [sp, #8]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	1a9b      	subs	r3, r3, r2
 800a37e:	60bb      	str	r3, [r7, #8]
 800a380:	d0a3      	beq.n	800a2ca <__ssprint_r+0x1a>
 800a382:	2300      	movs	r3, #0
 800a384:	9301      	str	r3, [sp, #4]
 800a386:	e7ae      	b.n	800a2e6 <__ssprint_r+0x36>
 800a388:	002a      	movs	r2, r5
 800a38a:	9805      	ldr	r0, [sp, #20]
 800a38c:	f7ff fdda 	bl	8009f44 <_realloc_r>
 800a390:	1e06      	subs	r6, r0, #0
 800a392:	d1d6      	bne.n	800a342 <__ssprint_r+0x92>
 800a394:	6921      	ldr	r1, [r4, #16]
 800a396:	9805      	ldr	r0, [sp, #20]
 800a398:	f7fc fed4 	bl	8007144 <_free_r>
 800a39c:	230c      	movs	r3, #12
 800a39e:	9a05      	ldr	r2, [sp, #20]
 800a3a0:	2001      	movs	r0, #1
 800a3a2:	6013      	str	r3, [r2, #0]
 800a3a4:	89a2      	ldrh	r2, [r4, #12]
 800a3a6:	3334      	adds	r3, #52	; 0x34
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	81a3      	strh	r3, [r4, #12]
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	4240      	negs	r0, r0
 800a3b0:	60bb      	str	r3, [r7, #8]
 800a3b2:	e78b      	b.n	800a2cc <__ssprint_r+0x1c>
 800a3b4:	fffffb7f 	.word	0xfffffb7f

0800a3b8 <__sprint_r>:
 800a3b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3ba:	6893      	ldr	r3, [r2, #8]
 800a3bc:	b085      	sub	sp, #20
 800a3be:	9001      	str	r0, [sp, #4]
 800a3c0:	000d      	movs	r5, r1
 800a3c2:	0014      	movs	r4, r2
 800a3c4:	1e18      	subs	r0, r3, #0
 800a3c6:	d018      	beq.n	800a3fa <__sprint_r+0x42>
 800a3c8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a3ca:	049b      	lsls	r3, r3, #18
 800a3cc:	d524      	bpl.n	800a418 <__sprint_r+0x60>
 800a3ce:	6817      	ldr	r7, [r2, #0]
 800a3d0:	2600      	movs	r6, #0
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	9302      	str	r3, [sp, #8]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	9300      	str	r3, [sp, #0]
 800a3da:	089b      	lsrs	r3, r3, #2
 800a3dc:	9303      	str	r3, [sp, #12]
 800a3de:	9b03      	ldr	r3, [sp, #12]
 800a3e0:	42b3      	cmp	r3, r6
 800a3e2:	dc0e      	bgt.n	800a402 <__sprint_r+0x4a>
 800a3e4:	2203      	movs	r2, #3
 800a3e6:	9b00      	ldr	r3, [sp, #0]
 800a3e8:	68a0      	ldr	r0, [r4, #8]
 800a3ea:	4393      	bics	r3, r2
 800a3ec:	1ac0      	subs	r0, r0, r3
 800a3ee:	60a0      	str	r0, [r4, #8]
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d1ec      	bne.n	800a3d0 <__sprint_r+0x18>
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	60a3      	str	r3, [r4, #8]
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	6063      	str	r3, [r4, #4]
 800a3fe:	b005      	add	sp, #20
 800a400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a402:	9902      	ldr	r1, [sp, #8]
 800a404:	00b3      	lsls	r3, r6, #2
 800a406:	58c9      	ldr	r1, [r1, r3]
 800a408:	002a      	movs	r2, r5
 800a40a:	9801      	ldr	r0, [sp, #4]
 800a40c:	f000 ff1a 	bl	800b244 <_fputwc_r>
 800a410:	1c43      	adds	r3, r0, #1
 800a412:	d0f0      	beq.n	800a3f6 <__sprint_r+0x3e>
 800a414:	3601      	adds	r6, #1
 800a416:	e7e2      	b.n	800a3de <__sprint_r+0x26>
 800a418:	9801      	ldr	r0, [sp, #4]
 800a41a:	f000 fd13 	bl	800ae44 <__sfvwrite_r>
 800a41e:	e7ea      	b.n	800a3f6 <__sprint_r+0x3e>

0800a420 <_vfiprintf_r>:
 800a420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a422:	b0c1      	sub	sp, #260	; 0x104
 800a424:	001c      	movs	r4, r3
 800a426:	001f      	movs	r7, r3
 800a428:	9006      	str	r0, [sp, #24]
 800a42a:	9103      	str	r1, [sp, #12]
 800a42c:	9207      	str	r2, [sp, #28]
 800a42e:	2800      	cmp	r0, #0
 800a430:	d004      	beq.n	800a43c <_vfiprintf_r+0x1c>
 800a432:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a434:	2b00      	cmp	r3, #0
 800a436:	d101      	bne.n	800a43c <_vfiprintf_r+0x1c>
 800a438:	f7fc fcb6 	bl	8006da8 <__sinit>
 800a43c:	9b03      	ldr	r3, [sp, #12]
 800a43e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a440:	07db      	lsls	r3, r3, #31
 800a442:	d407      	bmi.n	800a454 <_vfiprintf_r+0x34>
 800a444:	9b03      	ldr	r3, [sp, #12]
 800a446:	899b      	ldrh	r3, [r3, #12]
 800a448:	059b      	lsls	r3, r3, #22
 800a44a:	d403      	bmi.n	800a454 <_vfiprintf_r+0x34>
 800a44c:	9b03      	ldr	r3, [sp, #12]
 800a44e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800a450:	f7fc fdfa 	bl	8007048 <__retarget_lock_acquire_recursive>
 800a454:	9b03      	ldr	r3, [sp, #12]
 800a456:	220c      	movs	r2, #12
 800a458:	5e9a      	ldrsh	r2, [r3, r2]
 800a45a:	2380      	movs	r3, #128	; 0x80
 800a45c:	019b      	lsls	r3, r3, #6
 800a45e:	421a      	tst	r2, r3
 800a460:	d107      	bne.n	800a472 <_vfiprintf_r+0x52>
 800a462:	4313      	orrs	r3, r2
 800a464:	9a03      	ldr	r2, [sp, #12]
 800a466:	8193      	strh	r3, [r2, #12]
 800a468:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a46a:	4aa3      	ldr	r2, [pc, #652]	; (800a6f8 <_vfiprintf_r+0x2d8>)
 800a46c:	4013      	ands	r3, r2
 800a46e:	9a03      	ldr	r2, [sp, #12]
 800a470:	6653      	str	r3, [r2, #100]	; 0x64
 800a472:	9b03      	ldr	r3, [sp, #12]
 800a474:	899b      	ldrh	r3, [r3, #12]
 800a476:	071b      	lsls	r3, r3, #28
 800a478:	d503      	bpl.n	800a482 <_vfiprintf_r+0x62>
 800a47a:	9b03      	ldr	r3, [sp, #12]
 800a47c:	691b      	ldr	r3, [r3, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d118      	bne.n	800a4b4 <_vfiprintf_r+0x94>
 800a482:	9903      	ldr	r1, [sp, #12]
 800a484:	9806      	ldr	r0, [sp, #24]
 800a486:	f000 fe3b 	bl	800b100 <__swsetup_r>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	d012      	beq.n	800a4b4 <_vfiprintf_r+0x94>
 800a48e:	9b03      	ldr	r3, [sp, #12]
 800a490:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a492:	07db      	lsls	r3, r3, #31
 800a494:	d505      	bpl.n	800a4a2 <_vfiprintf_r+0x82>
 800a496:	2301      	movs	r3, #1
 800a498:	425b      	negs	r3, r3
 800a49a:	9308      	str	r3, [sp, #32]
 800a49c:	9808      	ldr	r0, [sp, #32]
 800a49e:	b041      	add	sp, #260	; 0x104
 800a4a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4a2:	9b03      	ldr	r3, [sp, #12]
 800a4a4:	899b      	ldrh	r3, [r3, #12]
 800a4a6:	059b      	lsls	r3, r3, #22
 800a4a8:	d4f5      	bmi.n	800a496 <_vfiprintf_r+0x76>
 800a4aa:	9b03      	ldr	r3, [sp, #12]
 800a4ac:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800a4ae:	f7fc fdcc 	bl	800704a <__retarget_lock_release_recursive>
 800a4b2:	e7f0      	b.n	800a496 <_vfiprintf_r+0x76>
 800a4b4:	221a      	movs	r2, #26
 800a4b6:	9b03      	ldr	r3, [sp, #12]
 800a4b8:	899b      	ldrh	r3, [r3, #12]
 800a4ba:	401a      	ands	r2, r3
 800a4bc:	2a0a      	cmp	r2, #10
 800a4be:	d116      	bne.n	800a4ee <_vfiprintf_r+0xce>
 800a4c0:	9a03      	ldr	r2, [sp, #12]
 800a4c2:	210e      	movs	r1, #14
 800a4c4:	5e52      	ldrsh	r2, [r2, r1]
 800a4c6:	2a00      	cmp	r2, #0
 800a4c8:	db11      	blt.n	800a4ee <_vfiprintf_r+0xce>
 800a4ca:	9a03      	ldr	r2, [sp, #12]
 800a4cc:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800a4ce:	07d2      	lsls	r2, r2, #31
 800a4d0:	d405      	bmi.n	800a4de <_vfiprintf_r+0xbe>
 800a4d2:	059b      	lsls	r3, r3, #22
 800a4d4:	d403      	bmi.n	800a4de <_vfiprintf_r+0xbe>
 800a4d6:	9b03      	ldr	r3, [sp, #12]
 800a4d8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800a4da:	f7fc fdb6 	bl	800704a <__retarget_lock_release_recursive>
 800a4de:	0023      	movs	r3, r4
 800a4e0:	9a07      	ldr	r2, [sp, #28]
 800a4e2:	9903      	ldr	r1, [sp, #12]
 800a4e4:	9806      	ldr	r0, [sp, #24]
 800a4e6:	f000 fc69 	bl	800adbc <__sbprintf>
 800a4ea:	9008      	str	r0, [sp, #32]
 800a4ec:	e7d6      	b.n	800a49c <_vfiprintf_r+0x7c>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	ad17      	add	r5, sp, #92	; 0x5c
 800a4f2:	9514      	str	r5, [sp, #80]	; 0x50
 800a4f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a4f6:	9315      	str	r3, [sp, #84]	; 0x54
 800a4f8:	930c      	str	r3, [sp, #48]	; 0x30
 800a4fa:	930d      	str	r3, [sp, #52]	; 0x34
 800a4fc:	930e      	str	r3, [sp, #56]	; 0x38
 800a4fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800a500:	9308      	str	r3, [sp, #32]
 800a502:	9c07      	ldr	r4, [sp, #28]
 800a504:	7823      	ldrb	r3, [r4, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d002      	beq.n	800a510 <_vfiprintf_r+0xf0>
 800a50a:	2b25      	cmp	r3, #37	; 0x25
 800a50c:	d000      	beq.n	800a510 <_vfiprintf_r+0xf0>
 800a50e:	e08d      	b.n	800a62c <_vfiprintf_r+0x20c>
 800a510:	9b07      	ldr	r3, [sp, #28]
 800a512:	1ae6      	subs	r6, r4, r3
 800a514:	429c      	cmp	r4, r3
 800a516:	d016      	beq.n	800a546 <_vfiprintf_r+0x126>
 800a518:	602b      	str	r3, [r5, #0]
 800a51a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a51c:	606e      	str	r6, [r5, #4]
 800a51e:	199b      	adds	r3, r3, r6
 800a520:	9316      	str	r3, [sp, #88]	; 0x58
 800a522:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a524:	3508      	adds	r5, #8
 800a526:	3301      	adds	r3, #1
 800a528:	9315      	str	r3, [sp, #84]	; 0x54
 800a52a:	2b07      	cmp	r3, #7
 800a52c:	dd08      	ble.n	800a540 <_vfiprintf_r+0x120>
 800a52e:	9903      	ldr	r1, [sp, #12]
 800a530:	9806      	ldr	r0, [sp, #24]
 800a532:	aa14      	add	r2, sp, #80	; 0x50
 800a534:	f7ff ff40 	bl	800a3b8 <__sprint_r>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d000      	beq.n	800a53e <_vfiprintf_r+0x11e>
 800a53c:	e3d9      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800a53e:	ad17      	add	r5, sp, #92	; 0x5c
 800a540:	9b08      	ldr	r3, [sp, #32]
 800a542:	199b      	adds	r3, r3, r6
 800a544:	9308      	str	r3, [sp, #32]
 800a546:	7823      	ldrb	r3, [r4, #0]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d101      	bne.n	800a550 <_vfiprintf_r+0x130>
 800a54c:	f000 fbf6 	bl	800ad3c <_vfiprintf_r+0x91c>
 800a550:	2200      	movs	r2, #0
 800a552:	a912      	add	r1, sp, #72	; 0x48
 800a554:	70ca      	strb	r2, [r1, #3]
 800a556:	2101      	movs	r1, #1
 800a558:	1c63      	adds	r3, r4, #1
 800a55a:	0014      	movs	r4, r2
 800a55c:	4249      	negs	r1, r1
 800a55e:	9105      	str	r1, [sp, #20]
 800a560:	9209      	str	r2, [sp, #36]	; 0x24
 800a562:	1c5a      	adds	r2, r3, #1
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	9207      	str	r2, [sp, #28]
 800a568:	0018      	movs	r0, r3
 800a56a:	3820      	subs	r0, #32
 800a56c:	285a      	cmp	r0, #90	; 0x5a
 800a56e:	d900      	bls.n	800a572 <_vfiprintf_r+0x152>
 800a570:	e362      	b.n	800ac38 <_vfiprintf_r+0x818>
 800a572:	f7f5 fdd9 	bl	8000128 <__gnu_thumb1_case_uhi>
 800a576:	0078      	.short	0x0078
 800a578:	03610361 	.word	0x03610361
 800a57c:	03610081 	.word	0x03610081
 800a580:	03610361 	.word	0x03610361
 800a584:	0361005d 	.word	0x0361005d
 800a588:	00830361 	.word	0x00830361
 800a58c:	0361008b 	.word	0x0361008b
 800a590:	008f0089 	.word	0x008f0089
 800a594:	00ad0361 	.word	0x00ad0361
 800a598:	00af00af 	.word	0x00af00af
 800a59c:	00af00af 	.word	0x00af00af
 800a5a0:	00af00af 	.word	0x00af00af
 800a5a4:	00af00af 	.word	0x00af00af
 800a5a8:	036100af 	.word	0x036100af
 800a5ac:	03610361 	.word	0x03610361
 800a5b0:	03610361 	.word	0x03610361
 800a5b4:	03610361 	.word	0x03610361
 800a5b8:	03610361 	.word	0x03610361
 800a5bc:	00e600da 	.word	0x00e600da
 800a5c0:	03610361 	.word	0x03610361
 800a5c4:	03610361 	.word	0x03610361
 800a5c8:	03610361 	.word	0x03610361
 800a5cc:	03610361 	.word	0x03610361
 800a5d0:	03610361 	.word	0x03610361
 800a5d4:	03610143 	.word	0x03610143
 800a5d8:	03610361 	.word	0x03610361
 800a5dc:	03610182 	.word	0x03610182
 800a5e0:	0361027c 	.word	0x0361027c
 800a5e4:	02ae0361 	.word	0x02ae0361
 800a5e8:	03610361 	.word	0x03610361
 800a5ec:	03610361 	.word	0x03610361
 800a5f0:	03610361 	.word	0x03610361
 800a5f4:	03610361 	.word	0x03610361
 800a5f8:	03610361 	.word	0x03610361
 800a5fc:	00e800da 	.word	0x00e800da
 800a600:	03610361 	.word	0x03610361
 800a604:	00c30361 	.word	0x00c30361
 800a608:	00d600e8 	.word	0x00d600e8
 800a60c:	00cf0361 	.word	0x00cf0361
 800a610:	01260361 	.word	0x01260361
 800a614:	01740145 	.word	0x01740145
 800a618:	036100d6 	.word	0x036100d6
 800a61c:	007f0182 	.word	0x007f0182
 800a620:	0361027e 	.word	0x0361027e
 800a624:	02cd0361 	.word	0x02cd0361
 800a628:	007f0361 	.word	0x007f0361
 800a62c:	3401      	adds	r4, #1
 800a62e:	e769      	b.n	800a504 <_vfiprintf_r+0xe4>
 800a630:	9806      	ldr	r0, [sp, #24]
 800a632:	f7fe fd01 	bl	8009038 <_localeconv_r>
 800a636:	6843      	ldr	r3, [r0, #4]
 800a638:	0018      	movs	r0, r3
 800a63a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a63c:	f7f5 fd62 	bl	8000104 <strlen>
 800a640:	900e      	str	r0, [sp, #56]	; 0x38
 800a642:	9806      	ldr	r0, [sp, #24]
 800a644:	f7fe fcf8 	bl	8009038 <_localeconv_r>
 800a648:	6883      	ldr	r3, [r0, #8]
 800a64a:	930d      	str	r3, [sp, #52]	; 0x34
 800a64c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d010      	beq.n	800a674 <_vfiprintf_r+0x254>
 800a652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00d      	beq.n	800a674 <_vfiprintf_r+0x254>
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00a      	beq.n	800a674 <_vfiprintf_r+0x254>
 800a65e:	2380      	movs	r3, #128	; 0x80
 800a660:	00db      	lsls	r3, r3, #3
 800a662:	431c      	orrs	r4, r3
 800a664:	e006      	b.n	800a674 <_vfiprintf_r+0x254>
 800a666:	ab12      	add	r3, sp, #72	; 0x48
 800a668:	78da      	ldrb	r2, [r3, #3]
 800a66a:	3303      	adds	r3, #3
 800a66c:	2a00      	cmp	r2, #0
 800a66e:	d101      	bne.n	800a674 <_vfiprintf_r+0x254>
 800a670:	3220      	adds	r2, #32
 800a672:	701a      	strb	r2, [r3, #0]
 800a674:	9b07      	ldr	r3, [sp, #28]
 800a676:	e774      	b.n	800a562 <_vfiprintf_r+0x142>
 800a678:	2301      	movs	r3, #1
 800a67a:	e7f2      	b.n	800a662 <_vfiprintf_r+0x242>
 800a67c:	cf08      	ldmia	r7!, {r3}
 800a67e:	9309      	str	r3, [sp, #36]	; 0x24
 800a680:	2b00      	cmp	r3, #0
 800a682:	daf7      	bge.n	800a674 <_vfiprintf_r+0x254>
 800a684:	425b      	negs	r3, r3
 800a686:	9309      	str	r3, [sp, #36]	; 0x24
 800a688:	2304      	movs	r3, #4
 800a68a:	e7ea      	b.n	800a662 <_vfiprintf_r+0x242>
 800a68c:	222b      	movs	r2, #43	; 0x2b
 800a68e:	ab12      	add	r3, sp, #72	; 0x48
 800a690:	70da      	strb	r2, [r3, #3]
 800a692:	e7ef      	b.n	800a674 <_vfiprintf_r+0x254>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	1c5a      	adds	r2, r3, #1
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	2b2a      	cmp	r3, #42	; 0x2a
 800a69c:	d00f      	beq.n	800a6be <_vfiprintf_r+0x29e>
 800a69e:	2100      	movs	r1, #0
 800a6a0:	9105      	str	r1, [sp, #20]
 800a6a2:	0019      	movs	r1, r3
 800a6a4:	3930      	subs	r1, #48	; 0x30
 800a6a6:	9207      	str	r2, [sp, #28]
 800a6a8:	2909      	cmp	r1, #9
 800a6aa:	d900      	bls.n	800a6ae <_vfiprintf_r+0x28e>
 800a6ac:	e75c      	b.n	800a568 <_vfiprintf_r+0x148>
 800a6ae:	200a      	movs	r0, #10
 800a6b0:	9b05      	ldr	r3, [sp, #20]
 800a6b2:	4343      	muls	r3, r0
 800a6b4:	185b      	adds	r3, r3, r1
 800a6b6:	9305      	str	r3, [sp, #20]
 800a6b8:	7813      	ldrb	r3, [r2, #0]
 800a6ba:	3201      	adds	r2, #1
 800a6bc:	e7f1      	b.n	800a6a2 <_vfiprintf_r+0x282>
 800a6be:	cf08      	ldmia	r7!, {r3}
 800a6c0:	9305      	str	r3, [sp, #20]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	da02      	bge.n	800a6cc <_vfiprintf_r+0x2ac>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	425b      	negs	r3, r3
 800a6ca:	9305      	str	r3, [sp, #20]
 800a6cc:	9207      	str	r2, [sp, #28]
 800a6ce:	e7d1      	b.n	800a674 <_vfiprintf_r+0x254>
 800a6d0:	2380      	movs	r3, #128	; 0x80
 800a6d2:	e7c6      	b.n	800a662 <_vfiprintf_r+0x242>
 800a6d4:	2100      	movs	r1, #0
 800a6d6:	9a07      	ldr	r2, [sp, #28]
 800a6d8:	9109      	str	r1, [sp, #36]	; 0x24
 800a6da:	200a      	movs	r0, #10
 800a6dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6de:	3b30      	subs	r3, #48	; 0x30
 800a6e0:	4341      	muls	r1, r0
 800a6e2:	185b      	adds	r3, r3, r1
 800a6e4:	9309      	str	r3, [sp, #36]	; 0x24
 800a6e6:	0013      	movs	r3, r2
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	3201      	adds	r2, #1
 800a6ec:	0019      	movs	r1, r3
 800a6ee:	3930      	subs	r1, #48	; 0x30
 800a6f0:	9207      	str	r2, [sp, #28]
 800a6f2:	2909      	cmp	r1, #9
 800a6f4:	d9f1      	bls.n	800a6da <_vfiprintf_r+0x2ba>
 800a6f6:	e737      	b.n	800a568 <_vfiprintf_r+0x148>
 800a6f8:	ffffdfff 	.word	0xffffdfff
 800a6fc:	9b07      	ldr	r3, [sp, #28]
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	2b68      	cmp	r3, #104	; 0x68
 800a702:	d105      	bne.n	800a710 <_vfiprintf_r+0x2f0>
 800a704:	9b07      	ldr	r3, [sp, #28]
 800a706:	3301      	adds	r3, #1
 800a708:	9307      	str	r3, [sp, #28]
 800a70a:	2380      	movs	r3, #128	; 0x80
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	e7a8      	b.n	800a662 <_vfiprintf_r+0x242>
 800a710:	2340      	movs	r3, #64	; 0x40
 800a712:	e7a6      	b.n	800a662 <_vfiprintf_r+0x242>
 800a714:	9b07      	ldr	r3, [sp, #28]
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	2b6c      	cmp	r3, #108	; 0x6c
 800a71a:	d104      	bne.n	800a726 <_vfiprintf_r+0x306>
 800a71c:	9b07      	ldr	r3, [sp, #28]
 800a71e:	3301      	adds	r3, #1
 800a720:	9307      	str	r3, [sp, #28]
 800a722:	2320      	movs	r3, #32
 800a724:	e79d      	b.n	800a662 <_vfiprintf_r+0x242>
 800a726:	2310      	movs	r3, #16
 800a728:	e79b      	b.n	800a662 <_vfiprintf_r+0x242>
 800a72a:	003a      	movs	r2, r7
 800a72c:	ca08      	ldmia	r2!, {r3}
 800a72e:	ae27      	add	r6, sp, #156	; 0x9c
 800a730:	7033      	strb	r3, [r6, #0]
 800a732:	2300      	movs	r3, #0
 800a734:	9204      	str	r2, [sp, #16]
 800a736:	aa12      	add	r2, sp, #72	; 0x48
 800a738:	70d3      	strb	r3, [r2, #3]
 800a73a:	2201      	movs	r2, #1
 800a73c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a73e:	9205      	str	r2, [sp, #20]
 800a740:	e0b0      	b.n	800a8a4 <_vfiprintf_r+0x484>
 800a742:	2310      	movs	r3, #16
 800a744:	431c      	orrs	r4, r3
 800a746:	06a3      	lsls	r3, r4, #26
 800a748:	d52a      	bpl.n	800a7a0 <_vfiprintf_r+0x380>
 800a74a:	2307      	movs	r3, #7
 800a74c:	3707      	adds	r7, #7
 800a74e:	439f      	bics	r7, r3
 800a750:	0039      	movs	r1, r7
 800a752:	c90c      	ldmia	r1!, {r2, r3}
 800a754:	9200      	str	r2, [sp, #0]
 800a756:	9301      	str	r3, [sp, #4]
 800a758:	9104      	str	r1, [sp, #16]
 800a75a:	9a01      	ldr	r2, [sp, #4]
 800a75c:	2301      	movs	r3, #1
 800a75e:	2a00      	cmp	r2, #0
 800a760:	da09      	bge.n	800a776 <_vfiprintf_r+0x356>
 800a762:	9e00      	ldr	r6, [sp, #0]
 800a764:	9f01      	ldr	r7, [sp, #4]
 800a766:	2200      	movs	r2, #0
 800a768:	4271      	negs	r1, r6
 800a76a:	41ba      	sbcs	r2, r7
 800a76c:	9100      	str	r1, [sp, #0]
 800a76e:	9201      	str	r2, [sp, #4]
 800a770:	212d      	movs	r1, #45	; 0x2d
 800a772:	aa12      	add	r2, sp, #72	; 0x48
 800a774:	70d1      	strb	r1, [r2, #3]
 800a776:	9901      	ldr	r1, [sp, #4]
 800a778:	9a00      	ldr	r2, [sp, #0]
 800a77a:	430a      	orrs	r2, r1
 800a77c:	9905      	ldr	r1, [sp, #20]
 800a77e:	3101      	adds	r1, #1
 800a780:	d100      	bne.n	800a784 <_vfiprintf_r+0x364>
 800a782:	e2e9      	b.n	800ad58 <_vfiprintf_r+0x938>
 800a784:	2180      	movs	r1, #128	; 0x80
 800a786:	0027      	movs	r7, r4
 800a788:	438f      	bics	r7, r1
 800a78a:	2a00      	cmp	r2, #0
 800a78c:	d000      	beq.n	800a790 <_vfiprintf_r+0x370>
 800a78e:	e2e7      	b.n	800ad60 <_vfiprintf_r+0x940>
 800a790:	9a05      	ldr	r2, [sp, #20]
 800a792:	2a00      	cmp	r2, #0
 800a794:	d100      	bne.n	800a798 <_vfiprintf_r+0x378>
 800a796:	e243      	b.n	800ac20 <_vfiprintf_r+0x800>
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d000      	beq.n	800a79e <_vfiprintf_r+0x37e>
 800a79c:	e2e3      	b.n	800ad66 <_vfiprintf_r+0x946>
 800a79e:	e1e7      	b.n	800ab70 <_vfiprintf_r+0x750>
 800a7a0:	003a      	movs	r2, r7
 800a7a2:	ca08      	ldmia	r2!, {r3}
 800a7a4:	9204      	str	r2, [sp, #16]
 800a7a6:	06e2      	lsls	r2, r4, #27
 800a7a8:	d503      	bpl.n	800a7b2 <_vfiprintf_r+0x392>
 800a7aa:	9300      	str	r3, [sp, #0]
 800a7ac:	17db      	asrs	r3, r3, #31
 800a7ae:	9301      	str	r3, [sp, #4]
 800a7b0:	e7d3      	b.n	800a75a <_vfiprintf_r+0x33a>
 800a7b2:	0662      	lsls	r2, r4, #25
 800a7b4:	d501      	bpl.n	800a7ba <_vfiprintf_r+0x39a>
 800a7b6:	b21b      	sxth	r3, r3
 800a7b8:	e7f7      	b.n	800a7aa <_vfiprintf_r+0x38a>
 800a7ba:	05a2      	lsls	r2, r4, #22
 800a7bc:	d5f5      	bpl.n	800a7aa <_vfiprintf_r+0x38a>
 800a7be:	b25b      	sxtb	r3, r3
 800a7c0:	e7f3      	b.n	800a7aa <_vfiprintf_r+0x38a>
 800a7c2:	1d3b      	adds	r3, r7, #4
 800a7c4:	9304      	str	r3, [sp, #16]
 800a7c6:	06a3      	lsls	r3, r4, #26
 800a7c8:	d506      	bpl.n	800a7d8 <_vfiprintf_r+0x3b8>
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	9a08      	ldr	r2, [sp, #32]
 800a7ce:	601a      	str	r2, [r3, #0]
 800a7d0:	17d2      	asrs	r2, r2, #31
 800a7d2:	605a      	str	r2, [r3, #4]
 800a7d4:	9f04      	ldr	r7, [sp, #16]
 800a7d6:	e694      	b.n	800a502 <_vfiprintf_r+0xe2>
 800a7d8:	06e3      	lsls	r3, r4, #27
 800a7da:	d503      	bpl.n	800a7e4 <_vfiprintf_r+0x3c4>
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	9a08      	ldr	r2, [sp, #32]
 800a7e0:	601a      	str	r2, [r3, #0]
 800a7e2:	e7f7      	b.n	800a7d4 <_vfiprintf_r+0x3b4>
 800a7e4:	0663      	lsls	r3, r4, #25
 800a7e6:	d503      	bpl.n	800a7f0 <_vfiprintf_r+0x3d0>
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	9a08      	ldr	r2, [sp, #32]
 800a7ec:	801a      	strh	r2, [r3, #0]
 800a7ee:	e7f1      	b.n	800a7d4 <_vfiprintf_r+0x3b4>
 800a7f0:	05a4      	lsls	r4, r4, #22
 800a7f2:	d5f3      	bpl.n	800a7dc <_vfiprintf_r+0x3bc>
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	9a08      	ldr	r2, [sp, #32]
 800a7f8:	701a      	strb	r2, [r3, #0]
 800a7fa:	e7eb      	b.n	800a7d4 <_vfiprintf_r+0x3b4>
 800a7fc:	2310      	movs	r3, #16
 800a7fe:	431c      	orrs	r4, r3
 800a800:	2320      	movs	r3, #32
 800a802:	0020      	movs	r0, r4
 800a804:	4018      	ands	r0, r3
 800a806:	421c      	tst	r4, r3
 800a808:	d00d      	beq.n	800a826 <_vfiprintf_r+0x406>
 800a80a:	3b19      	subs	r3, #25
 800a80c:	3707      	adds	r7, #7
 800a80e:	439f      	bics	r7, r3
 800a810:	0039      	movs	r1, r7
 800a812:	c90c      	ldmia	r1!, {r2, r3}
 800a814:	9200      	str	r2, [sp, #0]
 800a816:	9301      	str	r3, [sp, #4]
 800a818:	9104      	str	r1, [sp, #16]
 800a81a:	4bcc      	ldr	r3, [pc, #816]	; (800ab4c <_vfiprintf_r+0x72c>)
 800a81c:	401c      	ands	r4, r3
 800a81e:	2300      	movs	r3, #0
 800a820:	2100      	movs	r1, #0
 800a822:	aa12      	add	r2, sp, #72	; 0x48
 800a824:	e7a6      	b.n	800a774 <_vfiprintf_r+0x354>
 800a826:	003a      	movs	r2, r7
 800a828:	ca08      	ldmia	r2!, {r3}
 800a82a:	0021      	movs	r1, r4
 800a82c:	9204      	str	r2, [sp, #16]
 800a82e:	2210      	movs	r2, #16
 800a830:	4011      	ands	r1, r2
 800a832:	4214      	tst	r4, r2
 800a834:	d002      	beq.n	800a83c <_vfiprintf_r+0x41c>
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	9001      	str	r0, [sp, #4]
 800a83a:	e7ee      	b.n	800a81a <_vfiprintf_r+0x3fa>
 800a83c:	2240      	movs	r2, #64	; 0x40
 800a83e:	0020      	movs	r0, r4
 800a840:	4010      	ands	r0, r2
 800a842:	4214      	tst	r4, r2
 800a844:	d003      	beq.n	800a84e <_vfiprintf_r+0x42e>
 800a846:	b29b      	uxth	r3, r3
 800a848:	9300      	str	r3, [sp, #0]
 800a84a:	9101      	str	r1, [sp, #4]
 800a84c:	e7e5      	b.n	800a81a <_vfiprintf_r+0x3fa>
 800a84e:	2280      	movs	r2, #128	; 0x80
 800a850:	0021      	movs	r1, r4
 800a852:	0092      	lsls	r2, r2, #2
 800a854:	4011      	ands	r1, r2
 800a856:	4214      	tst	r4, r2
 800a858:	d0f6      	beq.n	800a848 <_vfiprintf_r+0x428>
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	e7eb      	b.n	800a836 <_vfiprintf_r+0x416>
 800a85e:	003b      	movs	r3, r7
 800a860:	cb04      	ldmia	r3!, {r2}
 800a862:	49bb      	ldr	r1, [pc, #748]	; (800ab50 <_vfiprintf_r+0x730>)
 800a864:	9304      	str	r3, [sp, #16]
 800a866:	2300      	movs	r3, #0
 800a868:	9200      	str	r2, [sp, #0]
 800a86a:	aa13      	add	r2, sp, #76	; 0x4c
 800a86c:	8011      	strh	r1, [r2, #0]
 800a86e:	4ab9      	ldr	r2, [pc, #740]	; (800ab54 <_vfiprintf_r+0x734>)
 800a870:	9301      	str	r3, [sp, #4]
 800a872:	3302      	adds	r3, #2
 800a874:	431c      	orrs	r4, r3
 800a876:	920c      	str	r2, [sp, #48]	; 0x30
 800a878:	e7d2      	b.n	800a820 <_vfiprintf_r+0x400>
 800a87a:	003b      	movs	r3, r7
 800a87c:	2700      	movs	r7, #0
 800a87e:	cb40      	ldmia	r3!, {r6}
 800a880:	9304      	str	r3, [sp, #16]
 800a882:	ab12      	add	r3, sp, #72	; 0x48
 800a884:	70df      	strb	r7, [r3, #3]
 800a886:	9b05      	ldr	r3, [sp, #20]
 800a888:	3301      	adds	r3, #1
 800a88a:	d100      	bne.n	800a88e <_vfiprintf_r+0x46e>
 800a88c:	e0ea      	b.n	800aa64 <_vfiprintf_r+0x644>
 800a88e:	0039      	movs	r1, r7
 800a890:	0030      	movs	r0, r6
 800a892:	9a05      	ldr	r2, [sp, #20]
 800a894:	f7fe fbe8 	bl	8009068 <memchr>
 800a898:	900b      	str	r0, [sp, #44]	; 0x2c
 800a89a:	42b8      	cmp	r0, r7
 800a89c:	d002      	beq.n	800a8a4 <_vfiprintf_r+0x484>
 800a89e:	1b83      	subs	r3, r0, r6
 800a8a0:	9305      	str	r3, [sp, #20]
 800a8a2:	970b      	str	r7, [sp, #44]	; 0x2c
 800a8a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8a6:	9a05      	ldr	r2, [sp, #20]
 800a8a8:	930a      	str	r3, [sp, #40]	; 0x28
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	da00      	bge.n	800a8b0 <_vfiprintf_r+0x490>
 800a8ae:	920a      	str	r2, [sp, #40]	; 0x28
 800a8b0:	ab12      	add	r3, sp, #72	; 0x48
 800a8b2:	3303      	adds	r3, #3
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	1e5a      	subs	r2, r3, #1
 800a8b8:	4193      	sbcs	r3, r2
 800a8ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8bc:	18d3      	adds	r3, r2, r3
 800a8be:	930a      	str	r3, [sp, #40]	; 0x28
 800a8c0:	0022      	movs	r2, r4
 800a8c2:	2302      	movs	r3, #2
 800a8c4:	401a      	ands	r2, r3
 800a8c6:	9210      	str	r2, [sp, #64]	; 0x40
 800a8c8:	421c      	tst	r4, r3
 800a8ca:	d002      	beq.n	800a8d2 <_vfiprintf_r+0x4b2>
 800a8cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ce:	3302      	adds	r3, #2
 800a8d0:	930a      	str	r3, [sp, #40]	; 0x28
 800a8d2:	2384      	movs	r3, #132	; 0x84
 800a8d4:	0022      	movs	r2, r4
 800a8d6:	401a      	ands	r2, r3
 800a8d8:	9211      	str	r2, [sp, #68]	; 0x44
 800a8da:	421c      	tst	r4, r3
 800a8dc:	d11e      	bne.n	800a91c <_vfiprintf_r+0x4fc>
 800a8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8e2:	1a9f      	subs	r7, r3, r2
 800a8e4:	2f00      	cmp	r7, #0
 800a8e6:	dd19      	ble.n	800a91c <_vfiprintf_r+0x4fc>
 800a8e8:	0029      	movs	r1, r5
 800a8ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8ec:	489a      	ldr	r0, [pc, #616]	; (800ab58 <_vfiprintf_r+0x738>)
 800a8ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	3108      	adds	r1, #8
 800a8f4:	6028      	str	r0, [r5, #0]
 800a8f6:	2f10      	cmp	r7, #16
 800a8f8:	dd00      	ble.n	800a8fc <_vfiprintf_r+0x4dc>
 800a8fa:	e1a7      	b.n	800ac4c <_vfiprintf_r+0x82c>
 800a8fc:	606f      	str	r7, [r5, #4]
 800a8fe:	18bf      	adds	r7, r7, r2
 800a900:	000d      	movs	r5, r1
 800a902:	9716      	str	r7, [sp, #88]	; 0x58
 800a904:	9315      	str	r3, [sp, #84]	; 0x54
 800a906:	2b07      	cmp	r3, #7
 800a908:	dd08      	ble.n	800a91c <_vfiprintf_r+0x4fc>
 800a90a:	9903      	ldr	r1, [sp, #12]
 800a90c:	9806      	ldr	r0, [sp, #24]
 800a90e:	aa14      	add	r2, sp, #80	; 0x50
 800a910:	f7ff fd52 	bl	800a3b8 <__sprint_r>
 800a914:	2800      	cmp	r0, #0
 800a916:	d000      	beq.n	800a91a <_vfiprintf_r+0x4fa>
 800a918:	e1eb      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800a91a:	ad17      	add	r5, sp, #92	; 0x5c
 800a91c:	a912      	add	r1, sp, #72	; 0x48
 800a91e:	78c8      	ldrb	r0, [r1, #3]
 800a920:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a922:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a924:	3103      	adds	r1, #3
 800a926:	2800      	cmp	r0, #0
 800a928:	d012      	beq.n	800a950 <_vfiprintf_r+0x530>
 800a92a:	6029      	str	r1, [r5, #0]
 800a92c:	2101      	movs	r1, #1
 800a92e:	3301      	adds	r3, #1
 800a930:	1852      	adds	r2, r2, r1
 800a932:	6069      	str	r1, [r5, #4]
 800a934:	9216      	str	r2, [sp, #88]	; 0x58
 800a936:	9315      	str	r3, [sp, #84]	; 0x54
 800a938:	3508      	adds	r5, #8
 800a93a:	2b07      	cmp	r3, #7
 800a93c:	dd08      	ble.n	800a950 <_vfiprintf_r+0x530>
 800a93e:	9903      	ldr	r1, [sp, #12]
 800a940:	9806      	ldr	r0, [sp, #24]
 800a942:	aa14      	add	r2, sp, #80	; 0x50
 800a944:	f7ff fd38 	bl	800a3b8 <__sprint_r>
 800a948:	2800      	cmp	r0, #0
 800a94a:	d000      	beq.n	800a94e <_vfiprintf_r+0x52e>
 800a94c:	e1d1      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800a94e:	ad17      	add	r5, sp, #92	; 0x5c
 800a950:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a952:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a954:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a956:	2900      	cmp	r1, #0
 800a958:	d013      	beq.n	800a982 <_vfiprintf_r+0x562>
 800a95a:	a913      	add	r1, sp, #76	; 0x4c
 800a95c:	6029      	str	r1, [r5, #0]
 800a95e:	2102      	movs	r1, #2
 800a960:	3301      	adds	r3, #1
 800a962:	1852      	adds	r2, r2, r1
 800a964:	6069      	str	r1, [r5, #4]
 800a966:	9216      	str	r2, [sp, #88]	; 0x58
 800a968:	9315      	str	r3, [sp, #84]	; 0x54
 800a96a:	3508      	adds	r5, #8
 800a96c:	2b07      	cmp	r3, #7
 800a96e:	dd08      	ble.n	800a982 <_vfiprintf_r+0x562>
 800a970:	9903      	ldr	r1, [sp, #12]
 800a972:	9806      	ldr	r0, [sp, #24]
 800a974:	aa14      	add	r2, sp, #80	; 0x50
 800a976:	f7ff fd1f 	bl	800a3b8 <__sprint_r>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	d000      	beq.n	800a980 <_vfiprintf_r+0x560>
 800a97e:	e1b8      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800a980:	ad17      	add	r5, sp, #92	; 0x5c
 800a982:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a984:	2b80      	cmp	r3, #128	; 0x80
 800a986:	d11e      	bne.n	800a9c6 <_vfiprintf_r+0x5a6>
 800a988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a98a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a98c:	1a9f      	subs	r7, r3, r2
 800a98e:	2f00      	cmp	r7, #0
 800a990:	dd19      	ble.n	800a9c6 <_vfiprintf_r+0x5a6>
 800a992:	0029      	movs	r1, r5
 800a994:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a996:	4871      	ldr	r0, [pc, #452]	; (800ab5c <_vfiprintf_r+0x73c>)
 800a998:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a99a:	3301      	adds	r3, #1
 800a99c:	3108      	adds	r1, #8
 800a99e:	6028      	str	r0, [r5, #0]
 800a9a0:	2f10      	cmp	r7, #16
 800a9a2:	dd00      	ble.n	800a9a6 <_vfiprintf_r+0x586>
 800a9a4:	e164      	b.n	800ac70 <_vfiprintf_r+0x850>
 800a9a6:	606f      	str	r7, [r5, #4]
 800a9a8:	18bf      	adds	r7, r7, r2
 800a9aa:	000d      	movs	r5, r1
 800a9ac:	9716      	str	r7, [sp, #88]	; 0x58
 800a9ae:	9315      	str	r3, [sp, #84]	; 0x54
 800a9b0:	2b07      	cmp	r3, #7
 800a9b2:	dd08      	ble.n	800a9c6 <_vfiprintf_r+0x5a6>
 800a9b4:	9903      	ldr	r1, [sp, #12]
 800a9b6:	9806      	ldr	r0, [sp, #24]
 800a9b8:	aa14      	add	r2, sp, #80	; 0x50
 800a9ba:	f7ff fcfd 	bl	800a3b8 <__sprint_r>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	d000      	beq.n	800a9c4 <_vfiprintf_r+0x5a4>
 800a9c2:	e196      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800a9c4:	ad17      	add	r5, sp, #92	; 0x5c
 800a9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9c8:	9a05      	ldr	r2, [sp, #20]
 800a9ca:	1a9f      	subs	r7, r3, r2
 800a9cc:	2f00      	cmp	r7, #0
 800a9ce:	dd19      	ble.n	800aa04 <_vfiprintf_r+0x5e4>
 800a9d0:	0029      	movs	r1, r5
 800a9d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9d4:	4861      	ldr	r0, [pc, #388]	; (800ab5c <_vfiprintf_r+0x73c>)
 800a9d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a9d8:	3301      	adds	r3, #1
 800a9da:	3108      	adds	r1, #8
 800a9dc:	6028      	str	r0, [r5, #0]
 800a9de:	2f10      	cmp	r7, #16
 800a9e0:	dd00      	ble.n	800a9e4 <_vfiprintf_r+0x5c4>
 800a9e2:	e157      	b.n	800ac94 <_vfiprintf_r+0x874>
 800a9e4:	606f      	str	r7, [r5, #4]
 800a9e6:	18bf      	adds	r7, r7, r2
 800a9e8:	000d      	movs	r5, r1
 800a9ea:	9716      	str	r7, [sp, #88]	; 0x58
 800a9ec:	9315      	str	r3, [sp, #84]	; 0x54
 800a9ee:	2b07      	cmp	r3, #7
 800a9f0:	dd08      	ble.n	800aa04 <_vfiprintf_r+0x5e4>
 800a9f2:	9903      	ldr	r1, [sp, #12]
 800a9f4:	9806      	ldr	r0, [sp, #24]
 800a9f6:	aa14      	add	r2, sp, #80	; 0x50
 800a9f8:	f7ff fcde 	bl	800a3b8 <__sprint_r>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	d000      	beq.n	800aa02 <_vfiprintf_r+0x5e2>
 800aa00:	e177      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800aa02:	ad17      	add	r5, sp, #92	; 0x5c
 800aa04:	9b05      	ldr	r3, [sp, #20]
 800aa06:	9a05      	ldr	r2, [sp, #20]
 800aa08:	606b      	str	r3, [r5, #4]
 800aa0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa0c:	602e      	str	r6, [r5, #0]
 800aa0e:	189b      	adds	r3, r3, r2
 800aa10:	9316      	str	r3, [sp, #88]	; 0x58
 800aa12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa14:	3508      	adds	r5, #8
 800aa16:	3301      	adds	r3, #1
 800aa18:	9315      	str	r3, [sp, #84]	; 0x54
 800aa1a:	2b07      	cmp	r3, #7
 800aa1c:	dd08      	ble.n	800aa30 <_vfiprintf_r+0x610>
 800aa1e:	9903      	ldr	r1, [sp, #12]
 800aa20:	9806      	ldr	r0, [sp, #24]
 800aa22:	aa14      	add	r2, sp, #80	; 0x50
 800aa24:	f7ff fcc8 	bl	800a3b8 <__sprint_r>
 800aa28:	2800      	cmp	r0, #0
 800aa2a:	d000      	beq.n	800aa2e <_vfiprintf_r+0x60e>
 800aa2c:	e161      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800aa2e:	ad17      	add	r5, sp, #92	; 0x5c
 800aa30:	0764      	lsls	r4, r4, #29
 800aa32:	d500      	bpl.n	800aa36 <_vfiprintf_r+0x616>
 800aa34:	e140      	b.n	800acb8 <_vfiprintf_r+0x898>
 800aa36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	da00      	bge.n	800aa40 <_vfiprintf_r+0x620>
 800aa3e:	0013      	movs	r3, r2
 800aa40:	9a08      	ldr	r2, [sp, #32]
 800aa42:	18d3      	adds	r3, r2, r3
 800aa44:	9308      	str	r3, [sp, #32]
 800aa46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d007      	beq.n	800aa5c <_vfiprintf_r+0x63c>
 800aa4c:	9903      	ldr	r1, [sp, #12]
 800aa4e:	9806      	ldr	r0, [sp, #24]
 800aa50:	aa14      	add	r2, sp, #80	; 0x50
 800aa52:	f7ff fcb1 	bl	800a3b8 <__sprint_r>
 800aa56:	2800      	cmp	r0, #0
 800aa58:	d000      	beq.n	800aa5c <_vfiprintf_r+0x63c>
 800aa5a:	e14a      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	ad17      	add	r5, sp, #92	; 0x5c
 800aa60:	9315      	str	r3, [sp, #84]	; 0x54
 800aa62:	e6b7      	b.n	800a7d4 <_vfiprintf_r+0x3b4>
 800aa64:	0030      	movs	r0, r6
 800aa66:	f7f5 fb4d 	bl	8000104 <strlen>
 800aa6a:	9005      	str	r0, [sp, #20]
 800aa6c:	e719      	b.n	800a8a2 <_vfiprintf_r+0x482>
 800aa6e:	2310      	movs	r3, #16
 800aa70:	431c      	orrs	r4, r3
 800aa72:	2320      	movs	r3, #32
 800aa74:	0020      	movs	r0, r4
 800aa76:	4018      	ands	r0, r3
 800aa78:	421c      	tst	r4, r3
 800aa7a:	d009      	beq.n	800aa90 <_vfiprintf_r+0x670>
 800aa7c:	3b19      	subs	r3, #25
 800aa7e:	3707      	adds	r7, #7
 800aa80:	439f      	bics	r7, r3
 800aa82:	0039      	movs	r1, r7
 800aa84:	c90c      	ldmia	r1!, {r2, r3}
 800aa86:	9200      	str	r2, [sp, #0]
 800aa88:	9301      	str	r3, [sp, #4]
 800aa8a:	9104      	str	r1, [sp, #16]
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e6c7      	b.n	800a820 <_vfiprintf_r+0x400>
 800aa90:	003b      	movs	r3, r7
 800aa92:	cb04      	ldmia	r3!, {r2}
 800aa94:	0021      	movs	r1, r4
 800aa96:	9304      	str	r3, [sp, #16]
 800aa98:	2310      	movs	r3, #16
 800aa9a:	4019      	ands	r1, r3
 800aa9c:	421c      	tst	r4, r3
 800aa9e:	d003      	beq.n	800aaa8 <_vfiprintf_r+0x688>
 800aaa0:	9200      	str	r2, [sp, #0]
 800aaa2:	9001      	str	r0, [sp, #4]
 800aaa4:	3b0f      	subs	r3, #15
 800aaa6:	e6bb      	b.n	800a820 <_vfiprintf_r+0x400>
 800aaa8:	2340      	movs	r3, #64	; 0x40
 800aaaa:	0020      	movs	r0, r4
 800aaac:	4018      	ands	r0, r3
 800aaae:	421c      	tst	r4, r3
 800aab0:	d003      	beq.n	800aaba <_vfiprintf_r+0x69a>
 800aab2:	b293      	uxth	r3, r2
 800aab4:	9300      	str	r3, [sp, #0]
 800aab6:	9101      	str	r1, [sp, #4]
 800aab8:	e7e8      	b.n	800aa8c <_vfiprintf_r+0x66c>
 800aaba:	2380      	movs	r3, #128	; 0x80
 800aabc:	0021      	movs	r1, r4
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	4019      	ands	r1, r3
 800aac2:	421c      	tst	r4, r3
 800aac4:	d003      	beq.n	800aace <_vfiprintf_r+0x6ae>
 800aac6:	b2d3      	uxtb	r3, r2
 800aac8:	9300      	str	r3, [sp, #0]
 800aaca:	9001      	str	r0, [sp, #4]
 800aacc:	e7de      	b.n	800aa8c <_vfiprintf_r+0x66c>
 800aace:	9200      	str	r2, [sp, #0]
 800aad0:	e7f1      	b.n	800aab6 <_vfiprintf_r+0x696>
 800aad2:	4a23      	ldr	r2, [pc, #140]	; (800ab60 <_vfiprintf_r+0x740>)
 800aad4:	0020      	movs	r0, r4
 800aad6:	920c      	str	r2, [sp, #48]	; 0x30
 800aad8:	2220      	movs	r2, #32
 800aada:	4010      	ands	r0, r2
 800aadc:	4214      	tst	r4, r2
 800aade:	d019      	beq.n	800ab14 <_vfiprintf_r+0x6f4>
 800aae0:	3a19      	subs	r2, #25
 800aae2:	3707      	adds	r7, #7
 800aae4:	4397      	bics	r7, r2
 800aae6:	0038      	movs	r0, r7
 800aae8:	c806      	ldmia	r0!, {r1, r2}
 800aaea:	9100      	str	r1, [sp, #0]
 800aaec:	9201      	str	r2, [sp, #4]
 800aaee:	9004      	str	r0, [sp, #16]
 800aaf0:	07e2      	lsls	r2, r4, #31
 800aaf2:	d509      	bpl.n	800ab08 <_vfiprintf_r+0x6e8>
 800aaf4:	9a00      	ldr	r2, [sp, #0]
 800aaf6:	9901      	ldr	r1, [sp, #4]
 800aaf8:	430a      	orrs	r2, r1
 800aafa:	d005      	beq.n	800ab08 <_vfiprintf_r+0x6e8>
 800aafc:	aa13      	add	r2, sp, #76	; 0x4c
 800aafe:	2130      	movs	r1, #48	; 0x30
 800ab00:	7053      	strb	r3, [r2, #1]
 800ab02:	2302      	movs	r3, #2
 800ab04:	7011      	strb	r1, [r2, #0]
 800ab06:	431c      	orrs	r4, r3
 800ab08:	4b10      	ldr	r3, [pc, #64]	; (800ab4c <_vfiprintf_r+0x72c>)
 800ab0a:	401c      	ands	r4, r3
 800ab0c:	2302      	movs	r3, #2
 800ab0e:	e687      	b.n	800a820 <_vfiprintf_r+0x400>
 800ab10:	4a10      	ldr	r2, [pc, #64]	; (800ab54 <_vfiprintf_r+0x734>)
 800ab12:	e7df      	b.n	800aad4 <_vfiprintf_r+0x6b4>
 800ab14:	0039      	movs	r1, r7
 800ab16:	c904      	ldmia	r1!, {r2}
 800ab18:	0026      	movs	r6, r4
 800ab1a:	9104      	str	r1, [sp, #16]
 800ab1c:	2110      	movs	r1, #16
 800ab1e:	400e      	ands	r6, r1
 800ab20:	420c      	tst	r4, r1
 800ab22:	d002      	beq.n	800ab2a <_vfiprintf_r+0x70a>
 800ab24:	9200      	str	r2, [sp, #0]
 800ab26:	9001      	str	r0, [sp, #4]
 800ab28:	e7e2      	b.n	800aaf0 <_vfiprintf_r+0x6d0>
 800ab2a:	2140      	movs	r1, #64	; 0x40
 800ab2c:	0020      	movs	r0, r4
 800ab2e:	4008      	ands	r0, r1
 800ab30:	420c      	tst	r4, r1
 800ab32:	d003      	beq.n	800ab3c <_vfiprintf_r+0x71c>
 800ab34:	b292      	uxth	r2, r2
 800ab36:	9200      	str	r2, [sp, #0]
 800ab38:	9601      	str	r6, [sp, #4]
 800ab3a:	e7d9      	b.n	800aaf0 <_vfiprintf_r+0x6d0>
 800ab3c:	2180      	movs	r1, #128	; 0x80
 800ab3e:	0026      	movs	r6, r4
 800ab40:	0089      	lsls	r1, r1, #2
 800ab42:	400e      	ands	r6, r1
 800ab44:	420c      	tst	r4, r1
 800ab46:	d0f6      	beq.n	800ab36 <_vfiprintf_r+0x716>
 800ab48:	b2d2      	uxtb	r2, r2
 800ab4a:	e7eb      	b.n	800ab24 <_vfiprintf_r+0x704>
 800ab4c:	fffffbff 	.word	0xfffffbff
 800ab50:	00007830 	.word	0x00007830
 800ab54:	0800b984 	.word	0x0800b984
 800ab58:	0800ba69 	.word	0x0800ba69
 800ab5c:	0800ba79 	.word	0x0800ba79
 800ab60:	0800b995 	.word	0x0800b995
 800ab64:	9b01      	ldr	r3, [sp, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d109      	bne.n	800ab7e <_vfiprintf_r+0x75e>
 800ab6a:	9b00      	ldr	r3, [sp, #0]
 800ab6c:	2b09      	cmp	r3, #9
 800ab6e:	d806      	bhi.n	800ab7e <_vfiprintf_r+0x75e>
 800ab70:	26b7      	movs	r6, #183	; 0xb7
 800ab72:	ab12      	add	r3, sp, #72	; 0x48
 800ab74:	18f6      	adds	r6, r6, r3
 800ab76:	9b00      	ldr	r3, [sp, #0]
 800ab78:	3330      	adds	r3, #48	; 0x30
 800ab7a:	7033      	strb	r3, [r6, #0]
 800ab7c:	e115      	b.n	800adaa <_vfiprintf_r+0x98a>
 800ab7e:	2380      	movs	r3, #128	; 0x80
 800ab80:	2400      	movs	r4, #0
 800ab82:	00db      	lsls	r3, r3, #3
 800ab84:	403b      	ands	r3, r7
 800ab86:	ae40      	add	r6, sp, #256	; 0x100
 800ab88:	930a      	str	r3, [sp, #40]	; 0x28
 800ab8a:	220a      	movs	r2, #10
 800ab8c:	9800      	ldr	r0, [sp, #0]
 800ab8e:	9901      	ldr	r1, [sp, #4]
 800ab90:	2300      	movs	r3, #0
 800ab92:	f7f5 fc87 	bl	80004a4 <__aeabi_uldivmod>
 800ab96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab98:	3e01      	subs	r6, #1
 800ab9a:	3230      	adds	r2, #48	; 0x30
 800ab9c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ab9e:	9110      	str	r1, [sp, #64]	; 0x40
 800aba0:	7032      	strb	r2, [r6, #0]
 800aba2:	3401      	adds	r4, #1
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d01a      	beq.n	800abde <_vfiprintf_r+0x7be>
 800aba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	42a3      	cmp	r3, r4
 800abae:	d116      	bne.n	800abde <_vfiprintf_r+0x7be>
 800abb0:	2cff      	cmp	r4, #255	; 0xff
 800abb2:	d014      	beq.n	800abde <_vfiprintf_r+0x7be>
 800abb4:	9b01      	ldr	r3, [sp, #4]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d102      	bne.n	800abc0 <_vfiprintf_r+0x7a0>
 800abba:	9b00      	ldr	r3, [sp, #0]
 800abbc:	2b09      	cmp	r3, #9
 800abbe:	d90e      	bls.n	800abde <_vfiprintf_r+0x7be>
 800abc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abc2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800abc4:	1af6      	subs	r6, r6, r3
 800abc6:	001a      	movs	r2, r3
 800abc8:	0030      	movs	r0, r6
 800abca:	f7fc f995 	bl	8006ef8 <strncpy>
 800abce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abd0:	2400      	movs	r4, #0
 800abd2:	785b      	ldrb	r3, [r3, #1]
 800abd4:	1e5a      	subs	r2, r3, #1
 800abd6:	4193      	sbcs	r3, r2
 800abd8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abda:	18d3      	adds	r3, r2, r3
 800abdc:	930d      	str	r3, [sp, #52]	; 0x34
 800abde:	9b01      	ldr	r3, [sp, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d103      	bne.n	800abec <_vfiprintf_r+0x7cc>
 800abe4:	9b00      	ldr	r3, [sp, #0]
 800abe6:	2b09      	cmp	r3, #9
 800abe8:	d800      	bhi.n	800abec <_vfiprintf_r+0x7cc>
 800abea:	e0de      	b.n	800adaa <_vfiprintf_r+0x98a>
 800abec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abee:	9300      	str	r3, [sp, #0]
 800abf0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abf2:	9301      	str	r3, [sp, #4]
 800abf4:	e7c9      	b.n	800ab8a <_vfiprintf_r+0x76a>
 800abf6:	200f      	movs	r0, #15
 800abf8:	9b00      	ldr	r3, [sp, #0]
 800abfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abfc:	4003      	ands	r3, r0
 800abfe:	5cd3      	ldrb	r3, [r2, r3]
 800ac00:	3e01      	subs	r6, #1
 800ac02:	7033      	strb	r3, [r6, #0]
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	0719      	lsls	r1, r3, #28
 800ac08:	9b00      	ldr	r3, [sp, #0]
 800ac0a:	091a      	lsrs	r2, r3, #4
 800ac0c:	9b01      	ldr	r3, [sp, #4]
 800ac0e:	4311      	orrs	r1, r2
 800ac10:	091b      	lsrs	r3, r3, #4
 800ac12:	9301      	str	r3, [sp, #4]
 800ac14:	000b      	movs	r3, r1
 800ac16:	9a01      	ldr	r2, [sp, #4]
 800ac18:	9100      	str	r1, [sp, #0]
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	d1ec      	bne.n	800abf8 <_vfiprintf_r+0x7d8>
 800ac1e:	e0c4      	b.n	800adaa <_vfiprintf_r+0x98a>
 800ac20:	ae40      	add	r6, sp, #256	; 0x100
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d000      	beq.n	800ac28 <_vfiprintf_r+0x808>
 800ac26:	e0c0      	b.n	800adaa <_vfiprintf_r+0x98a>
 800ac28:	07e4      	lsls	r4, r4, #31
 800ac2a:	d400      	bmi.n	800ac2e <_vfiprintf_r+0x80e>
 800ac2c:	e0bd      	b.n	800adaa <_vfiprintf_r+0x98a>
 800ac2e:	26b7      	movs	r6, #183	; 0xb7
 800ac30:	ab12      	add	r3, sp, #72	; 0x48
 800ac32:	18f6      	adds	r6, r6, r3
 800ac34:	2330      	movs	r3, #48	; 0x30
 800ac36:	e7a0      	b.n	800ab7a <_vfiprintf_r+0x75a>
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d100      	bne.n	800ac3e <_vfiprintf_r+0x81e>
 800ac3c:	e07e      	b.n	800ad3c <_vfiprintf_r+0x91c>
 800ac3e:	ae27      	add	r6, sp, #156	; 0x9c
 800ac40:	7033      	strb	r3, [r6, #0]
 800ac42:	2300      	movs	r3, #0
 800ac44:	aa12      	add	r2, sp, #72	; 0x48
 800ac46:	70d3      	strb	r3, [r2, #3]
 800ac48:	9704      	str	r7, [sp, #16]
 800ac4a:	e576      	b.n	800a73a <_vfiprintf_r+0x31a>
 800ac4c:	2010      	movs	r0, #16
 800ac4e:	1812      	adds	r2, r2, r0
 800ac50:	6068      	str	r0, [r5, #4]
 800ac52:	9216      	str	r2, [sp, #88]	; 0x58
 800ac54:	9315      	str	r3, [sp, #84]	; 0x54
 800ac56:	2b07      	cmp	r3, #7
 800ac58:	dd07      	ble.n	800ac6a <_vfiprintf_r+0x84a>
 800ac5a:	9903      	ldr	r1, [sp, #12]
 800ac5c:	9806      	ldr	r0, [sp, #24]
 800ac5e:	aa14      	add	r2, sp, #80	; 0x50
 800ac60:	f7ff fbaa 	bl	800a3b8 <__sprint_r>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	d144      	bne.n	800acf2 <_vfiprintf_r+0x8d2>
 800ac68:	a917      	add	r1, sp, #92	; 0x5c
 800ac6a:	000d      	movs	r5, r1
 800ac6c:	3f10      	subs	r7, #16
 800ac6e:	e63b      	b.n	800a8e8 <_vfiprintf_r+0x4c8>
 800ac70:	2010      	movs	r0, #16
 800ac72:	1812      	adds	r2, r2, r0
 800ac74:	6068      	str	r0, [r5, #4]
 800ac76:	9216      	str	r2, [sp, #88]	; 0x58
 800ac78:	9315      	str	r3, [sp, #84]	; 0x54
 800ac7a:	2b07      	cmp	r3, #7
 800ac7c:	dd07      	ble.n	800ac8e <_vfiprintf_r+0x86e>
 800ac7e:	9903      	ldr	r1, [sp, #12]
 800ac80:	9806      	ldr	r0, [sp, #24]
 800ac82:	aa14      	add	r2, sp, #80	; 0x50
 800ac84:	f7ff fb98 	bl	800a3b8 <__sprint_r>
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	d132      	bne.n	800acf2 <_vfiprintf_r+0x8d2>
 800ac8c:	a917      	add	r1, sp, #92	; 0x5c
 800ac8e:	000d      	movs	r5, r1
 800ac90:	3f10      	subs	r7, #16
 800ac92:	e67e      	b.n	800a992 <_vfiprintf_r+0x572>
 800ac94:	2010      	movs	r0, #16
 800ac96:	1812      	adds	r2, r2, r0
 800ac98:	6068      	str	r0, [r5, #4]
 800ac9a:	9216      	str	r2, [sp, #88]	; 0x58
 800ac9c:	9315      	str	r3, [sp, #84]	; 0x54
 800ac9e:	2b07      	cmp	r3, #7
 800aca0:	dd07      	ble.n	800acb2 <_vfiprintf_r+0x892>
 800aca2:	9903      	ldr	r1, [sp, #12]
 800aca4:	9806      	ldr	r0, [sp, #24]
 800aca6:	aa14      	add	r2, sp, #80	; 0x50
 800aca8:	f7ff fb86 	bl	800a3b8 <__sprint_r>
 800acac:	2800      	cmp	r0, #0
 800acae:	d120      	bne.n	800acf2 <_vfiprintf_r+0x8d2>
 800acb0:	a917      	add	r1, sp, #92	; 0x5c
 800acb2:	000d      	movs	r5, r1
 800acb4:	3f10      	subs	r7, #16
 800acb6:	e68b      	b.n	800a9d0 <_vfiprintf_r+0x5b0>
 800acb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acbc:	2610      	movs	r6, #16
 800acbe:	1a9c      	subs	r4, r3, r2
 800acc0:	2c00      	cmp	r4, #0
 800acc2:	dc00      	bgt.n	800acc6 <_vfiprintf_r+0x8a6>
 800acc4:	e6b7      	b.n	800aa36 <_vfiprintf_r+0x616>
 800acc6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800acc8:	4a3b      	ldr	r2, [pc, #236]	; (800adb8 <_vfiprintf_r+0x998>)
 800acca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800accc:	3101      	adds	r1, #1
 800acce:	602a      	str	r2, [r5, #0]
 800acd0:	2c10      	cmp	r4, #16
 800acd2:	dc22      	bgt.n	800ad1a <_vfiprintf_r+0x8fa>
 800acd4:	606c      	str	r4, [r5, #4]
 800acd6:	18e4      	adds	r4, r4, r3
 800acd8:	9416      	str	r4, [sp, #88]	; 0x58
 800acda:	9115      	str	r1, [sp, #84]	; 0x54
 800acdc:	2907      	cmp	r1, #7
 800acde:	dc00      	bgt.n	800ace2 <_vfiprintf_r+0x8c2>
 800ace0:	e6a9      	b.n	800aa36 <_vfiprintf_r+0x616>
 800ace2:	9903      	ldr	r1, [sp, #12]
 800ace4:	9806      	ldr	r0, [sp, #24]
 800ace6:	aa14      	add	r2, sp, #80	; 0x50
 800ace8:	f7ff fb66 	bl	800a3b8 <__sprint_r>
 800acec:	2800      	cmp	r0, #0
 800acee:	d100      	bne.n	800acf2 <_vfiprintf_r+0x8d2>
 800acf0:	e6a1      	b.n	800aa36 <_vfiprintf_r+0x616>
 800acf2:	9b03      	ldr	r3, [sp, #12]
 800acf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acf6:	07db      	lsls	r3, r3, #31
 800acf8:	d407      	bmi.n	800ad0a <_vfiprintf_r+0x8ea>
 800acfa:	9b03      	ldr	r3, [sp, #12]
 800acfc:	899b      	ldrh	r3, [r3, #12]
 800acfe:	059b      	lsls	r3, r3, #22
 800ad00:	d403      	bmi.n	800ad0a <_vfiprintf_r+0x8ea>
 800ad02:	9b03      	ldr	r3, [sp, #12]
 800ad04:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ad06:	f7fc f9a0 	bl	800704a <__retarget_lock_release_recursive>
 800ad0a:	9b03      	ldr	r3, [sp, #12]
 800ad0c:	899b      	ldrh	r3, [r3, #12]
 800ad0e:	065b      	lsls	r3, r3, #25
 800ad10:	d401      	bmi.n	800ad16 <_vfiprintf_r+0x8f6>
 800ad12:	f7ff fbc3 	bl	800a49c <_vfiprintf_r+0x7c>
 800ad16:	f7ff fbbe 	bl	800a496 <_vfiprintf_r+0x76>
 800ad1a:	3310      	adds	r3, #16
 800ad1c:	606e      	str	r6, [r5, #4]
 800ad1e:	9316      	str	r3, [sp, #88]	; 0x58
 800ad20:	9115      	str	r1, [sp, #84]	; 0x54
 800ad22:	3508      	adds	r5, #8
 800ad24:	2907      	cmp	r1, #7
 800ad26:	dd07      	ble.n	800ad38 <_vfiprintf_r+0x918>
 800ad28:	9903      	ldr	r1, [sp, #12]
 800ad2a:	9806      	ldr	r0, [sp, #24]
 800ad2c:	aa14      	add	r2, sp, #80	; 0x50
 800ad2e:	f7ff fb43 	bl	800a3b8 <__sprint_r>
 800ad32:	2800      	cmp	r0, #0
 800ad34:	d1dd      	bne.n	800acf2 <_vfiprintf_r+0x8d2>
 800ad36:	ad17      	add	r5, sp, #92	; 0x5c
 800ad38:	3c10      	subs	r4, #16
 800ad3a:	e7c4      	b.n	800acc6 <_vfiprintf_r+0x8a6>
 800ad3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d102      	bne.n	800ad48 <_vfiprintf_r+0x928>
 800ad42:	2300      	movs	r3, #0
 800ad44:	9315      	str	r3, [sp, #84]	; 0x54
 800ad46:	e7d4      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800ad48:	9903      	ldr	r1, [sp, #12]
 800ad4a:	9806      	ldr	r0, [sp, #24]
 800ad4c:	aa14      	add	r2, sp, #80	; 0x50
 800ad4e:	f7ff fb33 	bl	800a3b8 <__sprint_r>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d0f5      	beq.n	800ad42 <_vfiprintf_r+0x922>
 800ad56:	e7cc      	b.n	800acf2 <_vfiprintf_r+0x8d2>
 800ad58:	0027      	movs	r7, r4
 800ad5a:	2a00      	cmp	r2, #0
 800ad5c:	d100      	bne.n	800ad60 <_vfiprintf_r+0x940>
 800ad5e:	e51b      	b.n	800a798 <_vfiprintf_r+0x378>
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d100      	bne.n	800ad66 <_vfiprintf_r+0x946>
 800ad64:	e6fe      	b.n	800ab64 <_vfiprintf_r+0x744>
 800ad66:	ae40      	add	r6, sp, #256	; 0x100
 800ad68:	2b02      	cmp	r3, #2
 800ad6a:	d100      	bne.n	800ad6e <_vfiprintf_r+0x94e>
 800ad6c:	e743      	b.n	800abf6 <_vfiprintf_r+0x7d6>
 800ad6e:	2307      	movs	r3, #7
 800ad70:	469c      	mov	ip, r3
 800ad72:	4663      	mov	r3, ip
 800ad74:	9900      	ldr	r1, [sp, #0]
 800ad76:	0032      	movs	r2, r6
 800ad78:	400b      	ands	r3, r1
 800ad7a:	9901      	ldr	r1, [sp, #4]
 800ad7c:	3e01      	subs	r6, #1
 800ad7e:	074c      	lsls	r4, r1, #29
 800ad80:	9900      	ldr	r1, [sp, #0]
 800ad82:	3330      	adds	r3, #48	; 0x30
 800ad84:	08c8      	lsrs	r0, r1, #3
 800ad86:	9901      	ldr	r1, [sp, #4]
 800ad88:	4304      	orrs	r4, r0
 800ad8a:	08c9      	lsrs	r1, r1, #3
 800ad8c:	9101      	str	r1, [sp, #4]
 800ad8e:	0021      	movs	r1, r4
 800ad90:	9801      	ldr	r0, [sp, #4]
 800ad92:	7033      	strb	r3, [r6, #0]
 800ad94:	9400      	str	r4, [sp, #0]
 800ad96:	4301      	orrs	r1, r0
 800ad98:	d1eb      	bne.n	800ad72 <_vfiprintf_r+0x952>
 800ad9a:	07f9      	lsls	r1, r7, #31
 800ad9c:	d505      	bpl.n	800adaa <_vfiprintf_r+0x98a>
 800ad9e:	2b30      	cmp	r3, #48	; 0x30
 800ada0:	d003      	beq.n	800adaa <_vfiprintf_r+0x98a>
 800ada2:	2330      	movs	r3, #48	; 0x30
 800ada4:	3e01      	subs	r6, #1
 800ada6:	7033      	strb	r3, [r6, #0]
 800ada8:	1e96      	subs	r6, r2, #2
 800adaa:	9b05      	ldr	r3, [sp, #20]
 800adac:	003c      	movs	r4, r7
 800adae:	930b      	str	r3, [sp, #44]	; 0x2c
 800adb0:	ab40      	add	r3, sp, #256	; 0x100
 800adb2:	1b9b      	subs	r3, r3, r6
 800adb4:	9305      	str	r3, [sp, #20]
 800adb6:	e575      	b.n	800a8a4 <_vfiprintf_r+0x484>
 800adb8:	0800ba69 	.word	0x0800ba69

0800adbc <__sbprintf>:
 800adbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adbe:	0015      	movs	r5, r2
 800adc0:	2202      	movs	r2, #2
 800adc2:	4c1e      	ldr	r4, [pc, #120]	; (800ae3c <__sbprintf+0x80>)
 800adc4:	001f      	movs	r7, r3
 800adc6:	898b      	ldrh	r3, [r1, #12]
 800adc8:	44a5      	add	sp, r4
 800adca:	4393      	bics	r3, r2
 800adcc:	466a      	mov	r2, sp
 800adce:	8193      	strh	r3, [r2, #12]
 800add0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800add2:	0006      	movs	r6, r0
 800add4:	9319      	str	r3, [sp, #100]	; 0x64
 800add6:	89cb      	ldrh	r3, [r1, #14]
 800add8:	a816      	add	r0, sp, #88	; 0x58
 800adda:	81d3      	strh	r3, [r2, #14]
 800addc:	69cb      	ldr	r3, [r1, #28]
 800adde:	000c      	movs	r4, r1
 800ade0:	9307      	str	r3, [sp, #28]
 800ade2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ade4:	9309      	str	r3, [sp, #36]	; 0x24
 800ade6:	ab1a      	add	r3, sp, #104	; 0x68
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	9304      	str	r3, [sp, #16]
 800adec:	2380      	movs	r3, #128	; 0x80
 800adee:	00db      	lsls	r3, r3, #3
 800adf0:	9302      	str	r3, [sp, #8]
 800adf2:	9305      	str	r3, [sp, #20]
 800adf4:	2300      	movs	r3, #0
 800adf6:	9306      	str	r3, [sp, #24]
 800adf8:	f7fc f924 	bl	8007044 <__retarget_lock_init_recursive>
 800adfc:	002a      	movs	r2, r5
 800adfe:	003b      	movs	r3, r7
 800ae00:	4669      	mov	r1, sp
 800ae02:	0030      	movs	r0, r6
 800ae04:	f7ff fb0c 	bl	800a420 <_vfiprintf_r>
 800ae08:	1e05      	subs	r5, r0, #0
 800ae0a:	db07      	blt.n	800ae1c <__sbprintf+0x60>
 800ae0c:	4669      	mov	r1, sp
 800ae0e:	0030      	movs	r0, r6
 800ae10:	f7fe f8ec 	bl	8008fec <_fflush_r>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d001      	beq.n	800ae1c <__sbprintf+0x60>
 800ae18:	2501      	movs	r5, #1
 800ae1a:	426d      	negs	r5, r5
 800ae1c:	466b      	mov	r3, sp
 800ae1e:	899a      	ldrh	r2, [r3, #12]
 800ae20:	2340      	movs	r3, #64	; 0x40
 800ae22:	421a      	tst	r2, r3
 800ae24:	d002      	beq.n	800ae2c <__sbprintf+0x70>
 800ae26:	89a2      	ldrh	r2, [r4, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	81a3      	strh	r3, [r4, #12]
 800ae2c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ae2e:	f7fc f90a 	bl	8007046 <__retarget_lock_close_recursive>
 800ae32:	0028      	movs	r0, r5
 800ae34:	4b02      	ldr	r3, [pc, #8]	; (800ae40 <__sbprintf+0x84>)
 800ae36:	449d      	add	sp, r3
 800ae38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae3a:	46c0      	nop			; (mov r8, r8)
 800ae3c:	fffffb94 	.word	0xfffffb94
 800ae40:	0000046c 	.word	0x0000046c

0800ae44 <__sfvwrite_r>:
 800ae44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae46:	6893      	ldr	r3, [r2, #8]
 800ae48:	b087      	sub	sp, #28
 800ae4a:	000c      	movs	r4, r1
 800ae4c:	9002      	str	r0, [sp, #8]
 800ae4e:	9204      	str	r2, [sp, #16]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d102      	bne.n	800ae5a <__sfvwrite_r+0x16>
 800ae54:	2000      	movs	r0, #0
 800ae56:	b007      	add	sp, #28
 800ae58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae5a:	898b      	ldrh	r3, [r1, #12]
 800ae5c:	071b      	lsls	r3, r3, #28
 800ae5e:	d557      	bpl.n	800af10 <__sfvwrite_r+0xcc>
 800ae60:	690b      	ldr	r3, [r1, #16]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d054      	beq.n	800af10 <__sfvwrite_r+0xcc>
 800ae66:	9b04      	ldr	r3, [sp, #16]
 800ae68:	2202      	movs	r2, #2
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	9301      	str	r3, [sp, #4]
 800ae6e:	89a3      	ldrh	r3, [r4, #12]
 800ae70:	001f      	movs	r7, r3
 800ae72:	4017      	ands	r7, r2
 800ae74:	4213      	tst	r3, r2
 800ae76:	d171      	bne.n	800af5c <__sfvwrite_r+0x118>
 800ae78:	2201      	movs	r2, #1
 800ae7a:	2101      	movs	r1, #1
 800ae7c:	401a      	ands	r2, r3
 800ae7e:	420b      	tst	r3, r1
 800ae80:	d100      	bne.n	800ae84 <__sfvwrite_r+0x40>
 800ae82:	e0a5      	b.n	800afd0 <__sfvwrite_r+0x18c>
 800ae84:	0038      	movs	r0, r7
 800ae86:	003e      	movs	r6, r7
 800ae88:	9703      	str	r7, [sp, #12]
 800ae8a:	9b03      	ldr	r3, [sp, #12]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d100      	bne.n	800ae92 <__sfvwrite_r+0x4e>
 800ae90:	e10b      	b.n	800b0aa <__sfvwrite_r+0x266>
 800ae92:	2800      	cmp	r0, #0
 800ae94:	d10a      	bne.n	800aeac <__sfvwrite_r+0x68>
 800ae96:	001a      	movs	r2, r3
 800ae98:	210a      	movs	r1, #10
 800ae9a:	0030      	movs	r0, r6
 800ae9c:	f7fe f8e4 	bl	8009068 <memchr>
 800aea0:	9b03      	ldr	r3, [sp, #12]
 800aea2:	1c5f      	adds	r7, r3, #1
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d001      	beq.n	800aeac <__sfvwrite_r+0x68>
 800aea8:	3001      	adds	r0, #1
 800aeaa:	1b87      	subs	r7, r0, r6
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	9705      	str	r7, [sp, #20]
 800aeb0:	429f      	cmp	r7, r3
 800aeb2:	d900      	bls.n	800aeb6 <__sfvwrite_r+0x72>
 800aeb4:	9305      	str	r3, [sp, #20]
 800aeb6:	6820      	ldr	r0, [r4, #0]
 800aeb8:	6922      	ldr	r2, [r4, #16]
 800aeba:	68a5      	ldr	r5, [r4, #8]
 800aebc:	6963      	ldr	r3, [r4, #20]
 800aebe:	4290      	cmp	r0, r2
 800aec0:	d800      	bhi.n	800aec4 <__sfvwrite_r+0x80>
 800aec2:	e0fb      	b.n	800b0bc <__sfvwrite_r+0x278>
 800aec4:	9a05      	ldr	r2, [sp, #20]
 800aec6:	18ed      	adds	r5, r5, r3
 800aec8:	42aa      	cmp	r2, r5
 800aeca:	dc00      	bgt.n	800aece <__sfvwrite_r+0x8a>
 800aecc:	e0f6      	b.n	800b0bc <__sfvwrite_r+0x278>
 800aece:	0031      	movs	r1, r6
 800aed0:	002a      	movs	r2, r5
 800aed2:	f000 f9e0 	bl	800b296 <memmove>
 800aed6:	6823      	ldr	r3, [r4, #0]
 800aed8:	0021      	movs	r1, r4
 800aeda:	195b      	adds	r3, r3, r5
 800aedc:	9802      	ldr	r0, [sp, #8]
 800aede:	6023      	str	r3, [r4, #0]
 800aee0:	f7fe f884 	bl	8008fec <_fflush_r>
 800aee4:	2800      	cmp	r0, #0
 800aee6:	d16e      	bne.n	800afc6 <__sfvwrite_r+0x182>
 800aee8:	2001      	movs	r0, #1
 800aeea:	1b7f      	subs	r7, r7, r5
 800aeec:	d105      	bne.n	800aefa <__sfvwrite_r+0xb6>
 800aeee:	0021      	movs	r1, r4
 800aef0:	9802      	ldr	r0, [sp, #8]
 800aef2:	f7fe f87b 	bl	8008fec <_fflush_r>
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d165      	bne.n	800afc6 <__sfvwrite_r+0x182>
 800aefa:	9b03      	ldr	r3, [sp, #12]
 800aefc:	9a04      	ldr	r2, [sp, #16]
 800aefe:	1b5b      	subs	r3, r3, r5
 800af00:	9303      	str	r3, [sp, #12]
 800af02:	9b04      	ldr	r3, [sp, #16]
 800af04:	1976      	adds	r6, r6, r5
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	1b5b      	subs	r3, r3, r5
 800af0a:	6093      	str	r3, [r2, #8]
 800af0c:	d1bd      	bne.n	800ae8a <__sfvwrite_r+0x46>
 800af0e:	e7a1      	b.n	800ae54 <__sfvwrite_r+0x10>
 800af10:	0021      	movs	r1, r4
 800af12:	9802      	ldr	r0, [sp, #8]
 800af14:	f000 f8f4 	bl	800b100 <__swsetup_r>
 800af18:	2800      	cmp	r0, #0
 800af1a:	d0a4      	beq.n	800ae66 <__sfvwrite_r+0x22>
 800af1c:	2001      	movs	r0, #1
 800af1e:	4240      	negs	r0, r0
 800af20:	e799      	b.n	800ae56 <__sfvwrite_r+0x12>
 800af22:	9b01      	ldr	r3, [sp, #4]
 800af24:	681e      	ldr	r6, [r3, #0]
 800af26:	685d      	ldr	r5, [r3, #4]
 800af28:	3308      	adds	r3, #8
 800af2a:	9301      	str	r3, [sp, #4]
 800af2c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800af2e:	69e1      	ldr	r1, [r4, #28]
 800af30:	2d00      	cmp	r5, #0
 800af32:	d0f6      	beq.n	800af22 <__sfvwrite_r+0xde>
 800af34:	4a6e      	ldr	r2, [pc, #440]	; (800b0f0 <__sfvwrite_r+0x2ac>)
 800af36:	002b      	movs	r3, r5
 800af38:	4295      	cmp	r5, r2
 800af3a:	d900      	bls.n	800af3e <__sfvwrite_r+0xfa>
 800af3c:	0013      	movs	r3, r2
 800af3e:	0032      	movs	r2, r6
 800af40:	9802      	ldr	r0, [sp, #8]
 800af42:	47b8      	blx	r7
 800af44:	2800      	cmp	r0, #0
 800af46:	dd3e      	ble.n	800afc6 <__sfvwrite_r+0x182>
 800af48:	9b04      	ldr	r3, [sp, #16]
 800af4a:	9a04      	ldr	r2, [sp, #16]
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	1836      	adds	r6, r6, r0
 800af50:	1a1b      	subs	r3, r3, r0
 800af52:	1a2d      	subs	r5, r5, r0
 800af54:	6093      	str	r3, [r2, #8]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e8      	bne.n	800af2c <__sfvwrite_r+0xe8>
 800af5a:	e77b      	b.n	800ae54 <__sfvwrite_r+0x10>
 800af5c:	2600      	movs	r6, #0
 800af5e:	0035      	movs	r5, r6
 800af60:	e7e4      	b.n	800af2c <__sfvwrite_r+0xe8>
 800af62:	9b01      	ldr	r3, [sp, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	9303      	str	r3, [sp, #12]
 800af68:	9b01      	ldr	r3, [sp, #4]
 800af6a:	685d      	ldr	r5, [r3, #4]
 800af6c:	3308      	adds	r3, #8
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	220c      	movs	r2, #12
 800af72:	5ea3      	ldrsh	r3, [r4, r2]
 800af74:	6820      	ldr	r0, [r4, #0]
 800af76:	68a6      	ldr	r6, [r4, #8]
 800af78:	2d00      	cmp	r5, #0
 800af7a:	d0f2      	beq.n	800af62 <__sfvwrite_r+0x11e>
 800af7c:	2180      	movs	r1, #128	; 0x80
 800af7e:	0089      	lsls	r1, r1, #2
 800af80:	b29a      	uxth	r2, r3
 800af82:	420b      	tst	r3, r1
 800af84:	d062      	beq.n	800b04c <__sfvwrite_r+0x208>
 800af86:	42ae      	cmp	r6, r5
 800af88:	d837      	bhi.n	800affa <__sfvwrite_r+0x1b6>
 800af8a:	2390      	movs	r3, #144	; 0x90
 800af8c:	00db      	lsls	r3, r3, #3
 800af8e:	421a      	tst	r2, r3
 800af90:	d033      	beq.n	800affa <__sfvwrite_r+0x1b6>
 800af92:	6921      	ldr	r1, [r4, #16]
 800af94:	1a43      	subs	r3, r0, r1
 800af96:	2003      	movs	r0, #3
 800af98:	9305      	str	r3, [sp, #20]
 800af9a:	6963      	ldr	r3, [r4, #20]
 800af9c:	4343      	muls	r3, r0
 800af9e:	0fdf      	lsrs	r7, r3, #31
 800afa0:	18ff      	adds	r7, r7, r3
 800afa2:	9b05      	ldr	r3, [sp, #20]
 800afa4:	107f      	asrs	r7, r7, #1
 800afa6:	3301      	adds	r3, #1
 800afa8:	195b      	adds	r3, r3, r5
 800afaa:	42bb      	cmp	r3, r7
 800afac:	d900      	bls.n	800afb0 <__sfvwrite_r+0x16c>
 800afae:	001f      	movs	r7, r3
 800afb0:	0552      	lsls	r2, r2, #21
 800afb2:	d53c      	bpl.n	800b02e <__sfvwrite_r+0x1ea>
 800afb4:	0039      	movs	r1, r7
 800afb6:	9802      	ldr	r0, [sp, #8]
 800afb8:	f7fb fc42 	bl	8006840 <_malloc_r>
 800afbc:	1e06      	subs	r6, r0, #0
 800afbe:	d10a      	bne.n	800afd6 <__sfvwrite_r+0x192>
 800afc0:	230c      	movs	r3, #12
 800afc2:	9a02      	ldr	r2, [sp, #8]
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	2340      	movs	r3, #64	; 0x40
 800afc8:	89a2      	ldrh	r2, [r4, #12]
 800afca:	4313      	orrs	r3, r2
 800afcc:	81a3      	strh	r3, [r4, #12]
 800afce:	e7a5      	b.n	800af1c <__sfvwrite_r+0xd8>
 800afd0:	0015      	movs	r5, r2
 800afd2:	9203      	str	r2, [sp, #12]
 800afd4:	e7cc      	b.n	800af70 <__sfvwrite_r+0x12c>
 800afd6:	9a05      	ldr	r2, [sp, #20]
 800afd8:	6921      	ldr	r1, [r4, #16]
 800afda:	f7fc f842 	bl	8007062 <memcpy>
 800afde:	89a2      	ldrh	r2, [r4, #12]
 800afe0:	4b44      	ldr	r3, [pc, #272]	; (800b0f4 <__sfvwrite_r+0x2b0>)
 800afe2:	401a      	ands	r2, r3
 800afe4:	2380      	movs	r3, #128	; 0x80
 800afe6:	4313      	orrs	r3, r2
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	9b05      	ldr	r3, [sp, #20]
 800afec:	6126      	str	r6, [r4, #16]
 800afee:	18f6      	adds	r6, r6, r3
 800aff0:	6026      	str	r6, [r4, #0]
 800aff2:	002e      	movs	r6, r5
 800aff4:	6167      	str	r7, [r4, #20]
 800aff6:	1aff      	subs	r7, r7, r3
 800aff8:	60a7      	str	r7, [r4, #8]
 800affa:	002f      	movs	r7, r5
 800affc:	42ae      	cmp	r6, r5
 800affe:	d900      	bls.n	800b002 <__sfvwrite_r+0x1be>
 800b000:	002e      	movs	r6, r5
 800b002:	0032      	movs	r2, r6
 800b004:	9903      	ldr	r1, [sp, #12]
 800b006:	6820      	ldr	r0, [r4, #0]
 800b008:	f000 f945 	bl	800b296 <memmove>
 800b00c:	68a3      	ldr	r3, [r4, #8]
 800b00e:	1b9b      	subs	r3, r3, r6
 800b010:	60a3      	str	r3, [r4, #8]
 800b012:	6823      	ldr	r3, [r4, #0]
 800b014:	199b      	adds	r3, r3, r6
 800b016:	6023      	str	r3, [r4, #0]
 800b018:	9b03      	ldr	r3, [sp, #12]
 800b01a:	9a04      	ldr	r2, [sp, #16]
 800b01c:	19db      	adds	r3, r3, r7
 800b01e:	9303      	str	r3, [sp, #12]
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	1bed      	subs	r5, r5, r7
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	1bdb      	subs	r3, r3, r7
 800b028:	6093      	str	r3, [r2, #8]
 800b02a:	d1a1      	bne.n	800af70 <__sfvwrite_r+0x12c>
 800b02c:	e712      	b.n	800ae54 <__sfvwrite_r+0x10>
 800b02e:	003a      	movs	r2, r7
 800b030:	9802      	ldr	r0, [sp, #8]
 800b032:	f7fe ff87 	bl	8009f44 <_realloc_r>
 800b036:	1e06      	subs	r6, r0, #0
 800b038:	d1d7      	bne.n	800afea <__sfvwrite_r+0x1a6>
 800b03a:	6921      	ldr	r1, [r4, #16]
 800b03c:	9802      	ldr	r0, [sp, #8]
 800b03e:	f7fc f881 	bl	8007144 <_free_r>
 800b042:	2280      	movs	r2, #128	; 0x80
 800b044:	89a3      	ldrh	r3, [r4, #12]
 800b046:	4393      	bics	r3, r2
 800b048:	81a3      	strh	r3, [r4, #12]
 800b04a:	e7b9      	b.n	800afc0 <__sfvwrite_r+0x17c>
 800b04c:	6923      	ldr	r3, [r4, #16]
 800b04e:	4283      	cmp	r3, r0
 800b050:	d302      	bcc.n	800b058 <__sfvwrite_r+0x214>
 800b052:	6967      	ldr	r7, [r4, #20]
 800b054:	42af      	cmp	r7, r5
 800b056:	d916      	bls.n	800b086 <__sfvwrite_r+0x242>
 800b058:	42ae      	cmp	r6, r5
 800b05a:	d900      	bls.n	800b05e <__sfvwrite_r+0x21a>
 800b05c:	002e      	movs	r6, r5
 800b05e:	0032      	movs	r2, r6
 800b060:	9903      	ldr	r1, [sp, #12]
 800b062:	f000 f918 	bl	800b296 <memmove>
 800b066:	68a3      	ldr	r3, [r4, #8]
 800b068:	6822      	ldr	r2, [r4, #0]
 800b06a:	1b9b      	subs	r3, r3, r6
 800b06c:	1992      	adds	r2, r2, r6
 800b06e:	0037      	movs	r7, r6
 800b070:	60a3      	str	r3, [r4, #8]
 800b072:	6022      	str	r2, [r4, #0]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1cf      	bne.n	800b018 <__sfvwrite_r+0x1d4>
 800b078:	0021      	movs	r1, r4
 800b07a:	9802      	ldr	r0, [sp, #8]
 800b07c:	f7fd ffb6 	bl	8008fec <_fflush_r>
 800b080:	2800      	cmp	r0, #0
 800b082:	d0c9      	beq.n	800b018 <__sfvwrite_r+0x1d4>
 800b084:	e79f      	b.n	800afc6 <__sfvwrite_r+0x182>
 800b086:	4b1c      	ldr	r3, [pc, #112]	; (800b0f8 <__sfvwrite_r+0x2b4>)
 800b088:	0028      	movs	r0, r5
 800b08a:	429d      	cmp	r5, r3
 800b08c:	d900      	bls.n	800b090 <__sfvwrite_r+0x24c>
 800b08e:	481b      	ldr	r0, [pc, #108]	; (800b0fc <__sfvwrite_r+0x2b8>)
 800b090:	0039      	movs	r1, r7
 800b092:	f7f5 f8dd 	bl	8000250 <__divsi3>
 800b096:	003b      	movs	r3, r7
 800b098:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b09a:	4343      	muls	r3, r0
 800b09c:	9a03      	ldr	r2, [sp, #12]
 800b09e:	69e1      	ldr	r1, [r4, #28]
 800b0a0:	9802      	ldr	r0, [sp, #8]
 800b0a2:	47b0      	blx	r6
 800b0a4:	1e07      	subs	r7, r0, #0
 800b0a6:	dcb7      	bgt.n	800b018 <__sfvwrite_r+0x1d4>
 800b0a8:	e78d      	b.n	800afc6 <__sfvwrite_r+0x182>
 800b0aa:	9b01      	ldr	r3, [sp, #4]
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	681e      	ldr	r6, [r3, #0]
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	9303      	str	r3, [sp, #12]
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	3308      	adds	r3, #8
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	e6e6      	b.n	800ae8a <__sfvwrite_r+0x46>
 800b0bc:	9a05      	ldr	r2, [sp, #20]
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	dc08      	bgt.n	800b0d4 <__sfvwrite_r+0x290>
 800b0c2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b0c4:	0032      	movs	r2, r6
 800b0c6:	69e1      	ldr	r1, [r4, #28]
 800b0c8:	9802      	ldr	r0, [sp, #8]
 800b0ca:	47a8      	blx	r5
 800b0cc:	1e05      	subs	r5, r0, #0
 800b0ce:	dd00      	ble.n	800b0d2 <__sfvwrite_r+0x28e>
 800b0d0:	e70a      	b.n	800aee8 <__sfvwrite_r+0xa4>
 800b0d2:	e778      	b.n	800afc6 <__sfvwrite_r+0x182>
 800b0d4:	9a05      	ldr	r2, [sp, #20]
 800b0d6:	0031      	movs	r1, r6
 800b0d8:	f000 f8dd 	bl	800b296 <memmove>
 800b0dc:	9a05      	ldr	r2, [sp, #20]
 800b0de:	68a3      	ldr	r3, [r4, #8]
 800b0e0:	0015      	movs	r5, r2
 800b0e2:	1a9b      	subs	r3, r3, r2
 800b0e4:	60a3      	str	r3, [r4, #8]
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	189b      	adds	r3, r3, r2
 800b0ea:	6023      	str	r3, [r4, #0]
 800b0ec:	e6fc      	b.n	800aee8 <__sfvwrite_r+0xa4>
 800b0ee:	46c0      	nop			; (mov r8, r8)
 800b0f0:	7ffffc00 	.word	0x7ffffc00
 800b0f4:	fffffb7f 	.word	0xfffffb7f
 800b0f8:	7ffffffe 	.word	0x7ffffffe
 800b0fc:	7fffffff 	.word	0x7fffffff

0800b100 <__swsetup_r>:
 800b100:	4b30      	ldr	r3, [pc, #192]	; (800b1c4 <__swsetup_r+0xc4>)
 800b102:	b570      	push	{r4, r5, r6, lr}
 800b104:	0005      	movs	r5, r0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	000c      	movs	r4, r1
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d004      	beq.n	800b118 <__swsetup_r+0x18>
 800b10e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b110:	2b00      	cmp	r3, #0
 800b112:	d101      	bne.n	800b118 <__swsetup_r+0x18>
 800b114:	f7fb fe48 	bl	8006da8 <__sinit>
 800b118:	230c      	movs	r3, #12
 800b11a:	5ee2      	ldrsh	r2, [r4, r3]
 800b11c:	b293      	uxth	r3, r2
 800b11e:	0711      	lsls	r1, r2, #28
 800b120:	d423      	bmi.n	800b16a <__swsetup_r+0x6a>
 800b122:	06d9      	lsls	r1, r3, #27
 800b124:	d407      	bmi.n	800b136 <__swsetup_r+0x36>
 800b126:	2309      	movs	r3, #9
 800b128:	2001      	movs	r0, #1
 800b12a:	602b      	str	r3, [r5, #0]
 800b12c:	3337      	adds	r3, #55	; 0x37
 800b12e:	4313      	orrs	r3, r2
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	4240      	negs	r0, r0
 800b134:	bd70      	pop	{r4, r5, r6, pc}
 800b136:	075b      	lsls	r3, r3, #29
 800b138:	d513      	bpl.n	800b162 <__swsetup_r+0x62>
 800b13a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b13c:	2900      	cmp	r1, #0
 800b13e:	d008      	beq.n	800b152 <__swsetup_r+0x52>
 800b140:	0023      	movs	r3, r4
 800b142:	3340      	adds	r3, #64	; 0x40
 800b144:	4299      	cmp	r1, r3
 800b146:	d002      	beq.n	800b14e <__swsetup_r+0x4e>
 800b148:	0028      	movs	r0, r5
 800b14a:	f7fb fffb 	bl	8007144 <_free_r>
 800b14e:	2300      	movs	r3, #0
 800b150:	6323      	str	r3, [r4, #48]	; 0x30
 800b152:	2224      	movs	r2, #36	; 0x24
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	4393      	bics	r3, r2
 800b158:	81a3      	strh	r3, [r4, #12]
 800b15a:	2300      	movs	r3, #0
 800b15c:	6063      	str	r3, [r4, #4]
 800b15e:	6923      	ldr	r3, [r4, #16]
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	2308      	movs	r3, #8
 800b164:	89a2      	ldrh	r2, [r4, #12]
 800b166:	4313      	orrs	r3, r2
 800b168:	81a3      	strh	r3, [r4, #12]
 800b16a:	6923      	ldr	r3, [r4, #16]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d10b      	bne.n	800b188 <__swsetup_r+0x88>
 800b170:	21a0      	movs	r1, #160	; 0xa0
 800b172:	2280      	movs	r2, #128	; 0x80
 800b174:	89a3      	ldrh	r3, [r4, #12]
 800b176:	0089      	lsls	r1, r1, #2
 800b178:	0092      	lsls	r2, r2, #2
 800b17a:	400b      	ands	r3, r1
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d003      	beq.n	800b188 <__swsetup_r+0x88>
 800b180:	0021      	movs	r1, r4
 800b182:	0028      	movs	r0, r5
 800b184:	f000 f8e8 	bl	800b358 <__smakebuf_r>
 800b188:	220c      	movs	r2, #12
 800b18a:	5ea3      	ldrsh	r3, [r4, r2]
 800b18c:	2001      	movs	r0, #1
 800b18e:	001a      	movs	r2, r3
 800b190:	b299      	uxth	r1, r3
 800b192:	4002      	ands	r2, r0
 800b194:	4203      	tst	r3, r0
 800b196:	d00f      	beq.n	800b1b8 <__swsetup_r+0xb8>
 800b198:	2200      	movs	r2, #0
 800b19a:	60a2      	str	r2, [r4, #8]
 800b19c:	6962      	ldr	r2, [r4, #20]
 800b19e:	4252      	negs	r2, r2
 800b1a0:	61a2      	str	r2, [r4, #24]
 800b1a2:	2000      	movs	r0, #0
 800b1a4:	6922      	ldr	r2, [r4, #16]
 800b1a6:	4282      	cmp	r2, r0
 800b1a8:	d1c4      	bne.n	800b134 <__swsetup_r+0x34>
 800b1aa:	0609      	lsls	r1, r1, #24
 800b1ac:	d5c2      	bpl.n	800b134 <__swsetup_r+0x34>
 800b1ae:	2240      	movs	r2, #64	; 0x40
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	81a3      	strh	r3, [r4, #12]
 800b1b4:	3801      	subs	r0, #1
 800b1b6:	e7bd      	b.n	800b134 <__swsetup_r+0x34>
 800b1b8:	0788      	lsls	r0, r1, #30
 800b1ba:	d400      	bmi.n	800b1be <__swsetup_r+0xbe>
 800b1bc:	6962      	ldr	r2, [r4, #20]
 800b1be:	60a2      	str	r2, [r4, #8]
 800b1c0:	e7ef      	b.n	800b1a2 <__swsetup_r+0xa2>
 800b1c2:	46c0      	nop			; (mov r8, r8)
 800b1c4:	200006b8 	.word	0x200006b8

0800b1c8 <__fputwc>:
 800b1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ca:	b085      	sub	sp, #20
 800b1cc:	000e      	movs	r6, r1
 800b1ce:	0015      	movs	r5, r2
 800b1d0:	9001      	str	r0, [sp, #4]
 800b1d2:	f7fb fea5 	bl	8006f20 <__locale_mb_cur_max>
 800b1d6:	0004      	movs	r4, r0
 800b1d8:	2801      	cmp	r0, #1
 800b1da:	d119      	bne.n	800b210 <__fputwc+0x48>
 800b1dc:	1e73      	subs	r3, r6, #1
 800b1de:	2bfe      	cmp	r3, #254	; 0xfe
 800b1e0:	d816      	bhi.n	800b210 <__fputwc+0x48>
 800b1e2:	ab02      	add	r3, sp, #8
 800b1e4:	711e      	strb	r6, [r3, #4]
 800b1e6:	2700      	movs	r7, #0
 800b1e8:	42a7      	cmp	r7, r4
 800b1ea:	d020      	beq.n	800b22e <__fputwc+0x66>
 800b1ec:	ab03      	add	r3, sp, #12
 800b1ee:	5dd9      	ldrb	r1, [r3, r7]
 800b1f0:	68ab      	ldr	r3, [r5, #8]
 800b1f2:	3b01      	subs	r3, #1
 800b1f4:	60ab      	str	r3, [r5, #8]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	da04      	bge.n	800b204 <__fputwc+0x3c>
 800b1fa:	69aa      	ldr	r2, [r5, #24]
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	db19      	blt.n	800b234 <__fputwc+0x6c>
 800b200:	290a      	cmp	r1, #10
 800b202:	d017      	beq.n	800b234 <__fputwc+0x6c>
 800b204:	682b      	ldr	r3, [r5, #0]
 800b206:	1c5a      	adds	r2, r3, #1
 800b208:	602a      	str	r2, [r5, #0]
 800b20a:	7019      	strb	r1, [r3, #0]
 800b20c:	3701      	adds	r7, #1
 800b20e:	e7eb      	b.n	800b1e8 <__fputwc+0x20>
 800b210:	002b      	movs	r3, r5
 800b212:	0032      	movs	r2, r6
 800b214:	9801      	ldr	r0, [sp, #4]
 800b216:	335c      	adds	r3, #92	; 0x5c
 800b218:	a903      	add	r1, sp, #12
 800b21a:	f000 f857 	bl	800b2cc <_wcrtomb_r>
 800b21e:	0004      	movs	r4, r0
 800b220:	1c43      	adds	r3, r0, #1
 800b222:	d1e0      	bne.n	800b1e6 <__fputwc+0x1e>
 800b224:	2340      	movs	r3, #64	; 0x40
 800b226:	0006      	movs	r6, r0
 800b228:	89aa      	ldrh	r2, [r5, #12]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	81ab      	strh	r3, [r5, #12]
 800b22e:	0030      	movs	r0, r6
 800b230:	b005      	add	sp, #20
 800b232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b234:	002a      	movs	r2, r5
 800b236:	9801      	ldr	r0, [sp, #4]
 800b238:	f000 f8cc 	bl	800b3d4 <__swbuf_r>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d1e5      	bne.n	800b20c <__fputwc+0x44>
 800b240:	0006      	movs	r6, r0
 800b242:	e7f4      	b.n	800b22e <__fputwc+0x66>

0800b244 <_fputwc_r>:
 800b244:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b246:	b570      	push	{r4, r5, r6, lr}
 800b248:	0005      	movs	r5, r0
 800b24a:	000e      	movs	r6, r1
 800b24c:	0014      	movs	r4, r2
 800b24e:	07db      	lsls	r3, r3, #31
 800b250:	d405      	bmi.n	800b25e <_fputwc_r+0x1a>
 800b252:	8993      	ldrh	r3, [r2, #12]
 800b254:	059b      	lsls	r3, r3, #22
 800b256:	d402      	bmi.n	800b25e <_fputwc_r+0x1a>
 800b258:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b25a:	f7fb fef5 	bl	8007048 <__retarget_lock_acquire_recursive>
 800b25e:	230c      	movs	r3, #12
 800b260:	5ee2      	ldrsh	r2, [r4, r3]
 800b262:	2380      	movs	r3, #128	; 0x80
 800b264:	019b      	lsls	r3, r3, #6
 800b266:	421a      	tst	r2, r3
 800b268:	d104      	bne.n	800b274 <_fputwc_r+0x30>
 800b26a:	431a      	orrs	r2, r3
 800b26c:	81a2      	strh	r2, [r4, #12]
 800b26e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b270:	4313      	orrs	r3, r2
 800b272:	6663      	str	r3, [r4, #100]	; 0x64
 800b274:	0028      	movs	r0, r5
 800b276:	0022      	movs	r2, r4
 800b278:	0031      	movs	r1, r6
 800b27a:	f7ff ffa5 	bl	800b1c8 <__fputwc>
 800b27e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b280:	0005      	movs	r5, r0
 800b282:	07db      	lsls	r3, r3, #31
 800b284:	d405      	bmi.n	800b292 <_fputwc_r+0x4e>
 800b286:	89a3      	ldrh	r3, [r4, #12]
 800b288:	059b      	lsls	r3, r3, #22
 800b28a:	d402      	bmi.n	800b292 <_fputwc_r+0x4e>
 800b28c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b28e:	f7fb fedc 	bl	800704a <__retarget_lock_release_recursive>
 800b292:	0028      	movs	r0, r5
 800b294:	bd70      	pop	{r4, r5, r6, pc}

0800b296 <memmove>:
 800b296:	b510      	push	{r4, lr}
 800b298:	4288      	cmp	r0, r1
 800b29a:	d902      	bls.n	800b2a2 <memmove+0xc>
 800b29c:	188b      	adds	r3, r1, r2
 800b29e:	4298      	cmp	r0, r3
 800b2a0:	d303      	bcc.n	800b2aa <memmove+0x14>
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	e007      	b.n	800b2b6 <memmove+0x20>
 800b2a6:	5c8b      	ldrb	r3, [r1, r2]
 800b2a8:	5483      	strb	r3, [r0, r2]
 800b2aa:	3a01      	subs	r2, #1
 800b2ac:	d2fb      	bcs.n	800b2a6 <memmove+0x10>
 800b2ae:	bd10      	pop	{r4, pc}
 800b2b0:	5ccc      	ldrb	r4, [r1, r3]
 800b2b2:	54c4      	strb	r4, [r0, r3]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d1fa      	bne.n	800b2b0 <memmove+0x1a>
 800b2ba:	e7f8      	b.n	800b2ae <memmove+0x18>

0800b2bc <abort>:
 800b2bc:	2006      	movs	r0, #6
 800b2be:	b510      	push	{r4, lr}
 800b2c0:	f000 f906 	bl	800b4d0 <raise>
 800b2c4:	2001      	movs	r0, #1
 800b2c6:	f7f7 fef3 	bl	80030b0 <_exit>
	...

0800b2cc <_wcrtomb_r>:
 800b2cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b2ce:	001d      	movs	r5, r3
 800b2d0:	4b09      	ldr	r3, [pc, #36]	; (800b2f8 <_wcrtomb_r+0x2c>)
 800b2d2:	0004      	movs	r4, r0
 800b2d4:	33e0      	adds	r3, #224	; 0xe0
 800b2d6:	681e      	ldr	r6, [r3, #0]
 800b2d8:	002b      	movs	r3, r5
 800b2da:	2900      	cmp	r1, #0
 800b2dc:	d101      	bne.n	800b2e2 <_wcrtomb_r+0x16>
 800b2de:	000a      	movs	r2, r1
 800b2e0:	a901      	add	r1, sp, #4
 800b2e2:	0020      	movs	r0, r4
 800b2e4:	47b0      	blx	r6
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	d103      	bne.n	800b2f2 <_wcrtomb_r+0x26>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	602b      	str	r3, [r5, #0]
 800b2ee:	338a      	adds	r3, #138	; 0x8a
 800b2f0:	6023      	str	r3, [r4, #0]
 800b2f2:	b004      	add	sp, #16
 800b2f4:	bd70      	pop	{r4, r5, r6, pc}
 800b2f6:	46c0      	nop			; (mov r8, r8)
 800b2f8:	2000042c 	.word	0x2000042c

0800b2fc <__swhatbuf_r>:
 800b2fc:	b570      	push	{r4, r5, r6, lr}
 800b2fe:	000e      	movs	r6, r1
 800b300:	001d      	movs	r5, r3
 800b302:	230e      	movs	r3, #14
 800b304:	5ec9      	ldrsh	r1, [r1, r3]
 800b306:	0014      	movs	r4, r2
 800b308:	b096      	sub	sp, #88	; 0x58
 800b30a:	2900      	cmp	r1, #0
 800b30c:	da09      	bge.n	800b322 <__swhatbuf_r+0x26>
 800b30e:	89b2      	ldrh	r2, [r6, #12]
 800b310:	2380      	movs	r3, #128	; 0x80
 800b312:	0011      	movs	r1, r2
 800b314:	4019      	ands	r1, r3
 800b316:	421a      	tst	r2, r3
 800b318:	d018      	beq.n	800b34c <__swhatbuf_r+0x50>
 800b31a:	2100      	movs	r1, #0
 800b31c:	3b40      	subs	r3, #64	; 0x40
 800b31e:	0008      	movs	r0, r1
 800b320:	e010      	b.n	800b344 <__swhatbuf_r+0x48>
 800b322:	466a      	mov	r2, sp
 800b324:	f000 f8de 	bl	800b4e4 <_fstat_r>
 800b328:	2800      	cmp	r0, #0
 800b32a:	dbf0      	blt.n	800b30e <__swhatbuf_r+0x12>
 800b32c:	23f0      	movs	r3, #240	; 0xf0
 800b32e:	9901      	ldr	r1, [sp, #4]
 800b330:	021b      	lsls	r3, r3, #8
 800b332:	4019      	ands	r1, r3
 800b334:	4b07      	ldr	r3, [pc, #28]	; (800b354 <__swhatbuf_r+0x58>)
 800b336:	2080      	movs	r0, #128	; 0x80
 800b338:	18c9      	adds	r1, r1, r3
 800b33a:	424b      	negs	r3, r1
 800b33c:	4159      	adcs	r1, r3
 800b33e:	2380      	movs	r3, #128	; 0x80
 800b340:	0100      	lsls	r0, r0, #4
 800b342:	00db      	lsls	r3, r3, #3
 800b344:	6029      	str	r1, [r5, #0]
 800b346:	6023      	str	r3, [r4, #0]
 800b348:	b016      	add	sp, #88	; 0x58
 800b34a:	bd70      	pop	{r4, r5, r6, pc}
 800b34c:	2380      	movs	r3, #128	; 0x80
 800b34e:	00db      	lsls	r3, r3, #3
 800b350:	e7e5      	b.n	800b31e <__swhatbuf_r+0x22>
 800b352:	46c0      	nop			; (mov r8, r8)
 800b354:	ffffe000 	.word	0xffffe000

0800b358 <__smakebuf_r>:
 800b358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b35a:	2602      	movs	r6, #2
 800b35c:	898b      	ldrh	r3, [r1, #12]
 800b35e:	0005      	movs	r5, r0
 800b360:	000c      	movs	r4, r1
 800b362:	4233      	tst	r3, r6
 800b364:	d006      	beq.n	800b374 <__smakebuf_r+0x1c>
 800b366:	0023      	movs	r3, r4
 800b368:	3343      	adds	r3, #67	; 0x43
 800b36a:	6023      	str	r3, [r4, #0]
 800b36c:	6123      	str	r3, [r4, #16]
 800b36e:	2301      	movs	r3, #1
 800b370:	6163      	str	r3, [r4, #20]
 800b372:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b374:	466a      	mov	r2, sp
 800b376:	ab01      	add	r3, sp, #4
 800b378:	f7ff ffc0 	bl	800b2fc <__swhatbuf_r>
 800b37c:	9900      	ldr	r1, [sp, #0]
 800b37e:	0007      	movs	r7, r0
 800b380:	0028      	movs	r0, r5
 800b382:	f7fb fa5d 	bl	8006840 <_malloc_r>
 800b386:	2800      	cmp	r0, #0
 800b388:	d108      	bne.n	800b39c <__smakebuf_r+0x44>
 800b38a:	220c      	movs	r2, #12
 800b38c:	5ea3      	ldrsh	r3, [r4, r2]
 800b38e:	059a      	lsls	r2, r3, #22
 800b390:	d4ef      	bmi.n	800b372 <__smakebuf_r+0x1a>
 800b392:	2203      	movs	r2, #3
 800b394:	4393      	bics	r3, r2
 800b396:	431e      	orrs	r6, r3
 800b398:	81a6      	strh	r6, [r4, #12]
 800b39a:	e7e4      	b.n	800b366 <__smakebuf_r+0xe>
 800b39c:	2380      	movs	r3, #128	; 0x80
 800b39e:	89a2      	ldrh	r2, [r4, #12]
 800b3a0:	6020      	str	r0, [r4, #0]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	81a3      	strh	r3, [r4, #12]
 800b3a6:	9b00      	ldr	r3, [sp, #0]
 800b3a8:	6120      	str	r0, [r4, #16]
 800b3aa:	6163      	str	r3, [r4, #20]
 800b3ac:	9b01      	ldr	r3, [sp, #4]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00c      	beq.n	800b3cc <__smakebuf_r+0x74>
 800b3b2:	0028      	movs	r0, r5
 800b3b4:	230e      	movs	r3, #14
 800b3b6:	5ee1      	ldrsh	r1, [r4, r3]
 800b3b8:	f000 f8a6 	bl	800b508 <_isatty_r>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	d005      	beq.n	800b3cc <__smakebuf_r+0x74>
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	89a2      	ldrh	r2, [r4, #12]
 800b3c4:	439a      	bics	r2, r3
 800b3c6:	3b02      	subs	r3, #2
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	81a3      	strh	r3, [r4, #12]
 800b3cc:	89a3      	ldrh	r3, [r4, #12]
 800b3ce:	433b      	orrs	r3, r7
 800b3d0:	81a3      	strh	r3, [r4, #12]
 800b3d2:	e7ce      	b.n	800b372 <__smakebuf_r+0x1a>

0800b3d4 <__swbuf_r>:
 800b3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d6:	0006      	movs	r6, r0
 800b3d8:	000d      	movs	r5, r1
 800b3da:	0014      	movs	r4, r2
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d004      	beq.n	800b3ea <__swbuf_r+0x16>
 800b3e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d101      	bne.n	800b3ea <__swbuf_r+0x16>
 800b3e6:	f7fb fcdf 	bl	8006da8 <__sinit>
 800b3ea:	69a3      	ldr	r3, [r4, #24]
 800b3ec:	60a3      	str	r3, [r4, #8]
 800b3ee:	89a3      	ldrh	r3, [r4, #12]
 800b3f0:	071b      	lsls	r3, r3, #28
 800b3f2:	d52e      	bpl.n	800b452 <__swbuf_r+0x7e>
 800b3f4:	6923      	ldr	r3, [r4, #16]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d02b      	beq.n	800b452 <__swbuf_r+0x7e>
 800b3fa:	230c      	movs	r3, #12
 800b3fc:	5ee2      	ldrsh	r2, [r4, r3]
 800b3fe:	2380      	movs	r3, #128	; 0x80
 800b400:	019b      	lsls	r3, r3, #6
 800b402:	b2ef      	uxtb	r7, r5
 800b404:	b2ed      	uxtb	r5, r5
 800b406:	421a      	tst	r2, r3
 800b408:	d02c      	beq.n	800b464 <__swbuf_r+0x90>
 800b40a:	6923      	ldr	r3, [r4, #16]
 800b40c:	6820      	ldr	r0, [r4, #0]
 800b40e:	1ac0      	subs	r0, r0, r3
 800b410:	6963      	ldr	r3, [r4, #20]
 800b412:	4283      	cmp	r3, r0
 800b414:	dc05      	bgt.n	800b422 <__swbuf_r+0x4e>
 800b416:	0021      	movs	r1, r4
 800b418:	0030      	movs	r0, r6
 800b41a:	f7fd fde7 	bl	8008fec <_fflush_r>
 800b41e:	2800      	cmp	r0, #0
 800b420:	d11d      	bne.n	800b45e <__swbuf_r+0x8a>
 800b422:	68a3      	ldr	r3, [r4, #8]
 800b424:	3001      	adds	r0, #1
 800b426:	3b01      	subs	r3, #1
 800b428:	60a3      	str	r3, [r4, #8]
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	1c5a      	adds	r2, r3, #1
 800b42e:	6022      	str	r2, [r4, #0]
 800b430:	701f      	strb	r7, [r3, #0]
 800b432:	6963      	ldr	r3, [r4, #20]
 800b434:	4283      	cmp	r3, r0
 800b436:	d004      	beq.n	800b442 <__swbuf_r+0x6e>
 800b438:	89a3      	ldrh	r3, [r4, #12]
 800b43a:	07db      	lsls	r3, r3, #31
 800b43c:	d507      	bpl.n	800b44e <__swbuf_r+0x7a>
 800b43e:	2d0a      	cmp	r5, #10
 800b440:	d105      	bne.n	800b44e <__swbuf_r+0x7a>
 800b442:	0021      	movs	r1, r4
 800b444:	0030      	movs	r0, r6
 800b446:	f7fd fdd1 	bl	8008fec <_fflush_r>
 800b44a:	2800      	cmp	r0, #0
 800b44c:	d107      	bne.n	800b45e <__swbuf_r+0x8a>
 800b44e:	0028      	movs	r0, r5
 800b450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b452:	0021      	movs	r1, r4
 800b454:	0030      	movs	r0, r6
 800b456:	f7ff fe53 	bl	800b100 <__swsetup_r>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	d0cd      	beq.n	800b3fa <__swbuf_r+0x26>
 800b45e:	2501      	movs	r5, #1
 800b460:	426d      	negs	r5, r5
 800b462:	e7f4      	b.n	800b44e <__swbuf_r+0x7a>
 800b464:	4313      	orrs	r3, r2
 800b466:	81a3      	strh	r3, [r4, #12]
 800b468:	4a02      	ldr	r2, [pc, #8]	; (800b474 <__swbuf_r+0xa0>)
 800b46a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b46c:	4013      	ands	r3, r2
 800b46e:	6663      	str	r3, [r4, #100]	; 0x64
 800b470:	e7cb      	b.n	800b40a <__swbuf_r+0x36>
 800b472:	46c0      	nop			; (mov r8, r8)
 800b474:	ffffdfff 	.word	0xffffdfff

0800b478 <_raise_r>:
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	0004      	movs	r4, r0
 800b47c:	000d      	movs	r5, r1
 800b47e:	291f      	cmp	r1, #31
 800b480:	d904      	bls.n	800b48c <_raise_r+0x14>
 800b482:	2316      	movs	r3, #22
 800b484:	6003      	str	r3, [r0, #0]
 800b486:	2001      	movs	r0, #1
 800b488:	4240      	negs	r0, r0
 800b48a:	bd70      	pop	{r4, r5, r6, pc}
 800b48c:	0003      	movs	r3, r0
 800b48e:	33fc      	adds	r3, #252	; 0xfc
 800b490:	69db      	ldr	r3, [r3, #28]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d004      	beq.n	800b4a0 <_raise_r+0x28>
 800b496:	008a      	lsls	r2, r1, #2
 800b498:	189b      	adds	r3, r3, r2
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	2a00      	cmp	r2, #0
 800b49e:	d108      	bne.n	800b4b2 <_raise_r+0x3a>
 800b4a0:	0020      	movs	r0, r4
 800b4a2:	f000 f855 	bl	800b550 <_getpid_r>
 800b4a6:	002a      	movs	r2, r5
 800b4a8:	0001      	movs	r1, r0
 800b4aa:	0020      	movs	r0, r4
 800b4ac:	f000 f83e 	bl	800b52c <_kill_r>
 800b4b0:	e7eb      	b.n	800b48a <_raise_r+0x12>
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	2a01      	cmp	r2, #1
 800b4b6:	d0e8      	beq.n	800b48a <_raise_r+0x12>
 800b4b8:	1c51      	adds	r1, r2, #1
 800b4ba:	d103      	bne.n	800b4c4 <_raise_r+0x4c>
 800b4bc:	2316      	movs	r3, #22
 800b4be:	3001      	adds	r0, #1
 800b4c0:	6023      	str	r3, [r4, #0]
 800b4c2:	e7e2      	b.n	800b48a <_raise_r+0x12>
 800b4c4:	2400      	movs	r4, #0
 800b4c6:	0028      	movs	r0, r5
 800b4c8:	601c      	str	r4, [r3, #0]
 800b4ca:	4790      	blx	r2
 800b4cc:	0020      	movs	r0, r4
 800b4ce:	e7dc      	b.n	800b48a <_raise_r+0x12>

0800b4d0 <raise>:
 800b4d0:	b510      	push	{r4, lr}
 800b4d2:	4b03      	ldr	r3, [pc, #12]	; (800b4e0 <raise+0x10>)
 800b4d4:	0001      	movs	r1, r0
 800b4d6:	6818      	ldr	r0, [r3, #0]
 800b4d8:	f7ff ffce 	bl	800b478 <_raise_r>
 800b4dc:	bd10      	pop	{r4, pc}
 800b4de:	46c0      	nop			; (mov r8, r8)
 800b4e0:	200006b8 	.word	0x200006b8

0800b4e4 <_fstat_r>:
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	b570      	push	{r4, r5, r6, lr}
 800b4e8:	4d06      	ldr	r5, [pc, #24]	; (800b504 <_fstat_r+0x20>)
 800b4ea:	0004      	movs	r4, r0
 800b4ec:	0008      	movs	r0, r1
 800b4ee:	0011      	movs	r1, r2
 800b4f0:	602b      	str	r3, [r5, #0]
 800b4f2:	f7f7 fe2c 	bl	800314e <_fstat>
 800b4f6:	1c43      	adds	r3, r0, #1
 800b4f8:	d103      	bne.n	800b502 <_fstat_r+0x1e>
 800b4fa:	682b      	ldr	r3, [r5, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d000      	beq.n	800b502 <_fstat_r+0x1e>
 800b500:	6023      	str	r3, [r4, #0]
 800b502:	bd70      	pop	{r4, r5, r6, pc}
 800b504:	20000b94 	.word	0x20000b94

0800b508 <_isatty_r>:
 800b508:	2300      	movs	r3, #0
 800b50a:	b570      	push	{r4, r5, r6, lr}
 800b50c:	4d06      	ldr	r5, [pc, #24]	; (800b528 <_isatty_r+0x20>)
 800b50e:	0004      	movs	r4, r0
 800b510:	0008      	movs	r0, r1
 800b512:	602b      	str	r3, [r5, #0]
 800b514:	f7f7 fe29 	bl	800316a <_isatty>
 800b518:	1c43      	adds	r3, r0, #1
 800b51a:	d103      	bne.n	800b524 <_isatty_r+0x1c>
 800b51c:	682b      	ldr	r3, [r5, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d000      	beq.n	800b524 <_isatty_r+0x1c>
 800b522:	6023      	str	r3, [r4, #0]
 800b524:	bd70      	pop	{r4, r5, r6, pc}
 800b526:	46c0      	nop			; (mov r8, r8)
 800b528:	20000b94 	.word	0x20000b94

0800b52c <_kill_r>:
 800b52c:	2300      	movs	r3, #0
 800b52e:	b570      	push	{r4, r5, r6, lr}
 800b530:	4d06      	ldr	r5, [pc, #24]	; (800b54c <_kill_r+0x20>)
 800b532:	0004      	movs	r4, r0
 800b534:	0008      	movs	r0, r1
 800b536:	0011      	movs	r1, r2
 800b538:	602b      	str	r3, [r5, #0]
 800b53a:	f7f7 fda9 	bl	8003090 <_kill>
 800b53e:	1c43      	adds	r3, r0, #1
 800b540:	d103      	bne.n	800b54a <_kill_r+0x1e>
 800b542:	682b      	ldr	r3, [r5, #0]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d000      	beq.n	800b54a <_kill_r+0x1e>
 800b548:	6023      	str	r3, [r4, #0]
 800b54a:	bd70      	pop	{r4, r5, r6, pc}
 800b54c:	20000b94 	.word	0x20000b94

0800b550 <_getpid_r>:
 800b550:	b510      	push	{r4, lr}
 800b552:	f7f7 fd97 	bl	8003084 <_getpid>
 800b556:	bd10      	pop	{r4, pc}

0800b558 <_init>:
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	46c0      	nop			; (mov r8, r8)
 800b55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b55e:	bc08      	pop	{r3}
 800b560:	469e      	mov	lr, r3
 800b562:	4770      	bx	lr

0800b564 <_fini>:
 800b564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b566:	46c0      	nop			; (mov r8, r8)
 800b568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b56a:	bc08      	pop	{r3}
 800b56c:	469e      	mov	lr, r3
 800b56e:	4770      	bx	lr
