\hypertarget{stm32f0xx__ll__tim_8h_source}{}\doxysection{stm32f0xx\+\_\+ll\+\_\+tim.\+h}
\label{stm32f0xx__ll__tim_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_ll\_tim.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32f0xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F0xx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F0xx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx_8h}{stm32f0xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM14)\ ||\ defined\ (TIM15)\ ||\ defined\ (TIM16)\ ||\ defined\ (TIM17)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00045}00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00046}00046\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00047}00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00048}00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00049}00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00050}00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00051}00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00052}00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00053}00053\ \ \ 0x04U\ \ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00054}00054\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00056}00056\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00057}00057\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00058}00058\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00059}00059\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00060}00060\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00061}00061\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00062}00062\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00063}00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00064}00064\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00065}00065\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00067}00067\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00068}00068\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00069}00069\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00070}00070\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00071}00071\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00072}00072\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00073}00073\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00074}00074\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00075}00075\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00076}00076\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00078}00078\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00079}00079\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00080}00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00081}00081\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00082}00082\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00083}00083\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00084}00084\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00085}00085\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00086}00086\ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00087}00087\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00089}00089\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00090}00090\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00091}00091\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00092}00092\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00093}00093\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00094}00094\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00095}00095\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00096}00096\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00097}00097\ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00098}00098\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00103}00103\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_SHIFT\ \ 16U}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_MASK\ \ \ 0x0000FFFFU}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_RMP\_MASK\ \ (TIM14\_OR\_TI1\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00113}00113\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00114}00114\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00115}00115\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00116}00116\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00119}00119\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00130}00130\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\ 6U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00162}00162\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00170}00170\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00171}00171\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00179}00179\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00180}00180\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00181}00181\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00187}00187\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00193}00193\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00202}00202\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00208}00208\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00221}00221\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00226}00226\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00227}00227\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00228}00228\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00234}00234\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00240}00240\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00246}00246\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00252}00252\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00258}00258\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00265}00265\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00271}00271\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00276}00276\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00277}00277\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00282}00282\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00283}00283\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00285}00285\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00291}00291\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00297}00297\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00303}00303\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00308}00308\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00309}00309\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00314}00314\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00315}00315\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00316}00316\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00322}00322\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00328}00328\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00334}00334\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00340}00340\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00346}00346\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00352}00352\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00358}00358\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00364}00364\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00370}00370\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00375}00375\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00376}00376\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00378}00378\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00384}00384\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00392}00392\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00399}00399\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00406}00406\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00411}00411\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00412}00412\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00413}00413\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00422}00422\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00431}00431\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00437}00437\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00447}00447\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00456}00456\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00465}00465\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00473}00473\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00478}00478\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00480}00480\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00489}00489\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00490}00490\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00491}00491\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00492}00492\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00493}00493\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00494}00494\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00495}00495\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00496}00496\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00497}00497\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00498}00498\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00499}00499\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00500}00500\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00505}00505\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00509}00509\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00518}00518\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00519}00519\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00523}00523\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00524}00524\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00529}00529\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00530}00530\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00531}00531\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00532}00532\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00533}00533\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00534}00534\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00536}00536\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00544}00544\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00545}00545\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00554}00554\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00562}00562\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00563}00563\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00564}00564\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00565}00565\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00566}00566\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00575}00575\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00602}00602\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00611}00611\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00614}00614\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00623}00623\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00626}00626\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00627}00627\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00628}00628\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00633}00633\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00637}00637\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00642}00642\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00643}00643\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00647}00647\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00648}00648\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00652}00652\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00654}00654\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00663}00663\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00672}00672\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00681}00681\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00682}00682\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00683}00683\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00691}00691\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00692}00692\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00693}00693\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00694}00694\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00702}00702\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00710}00710\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00711}00711\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00712}00712\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00713}00713\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00714}00714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00715}00715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00716}00716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00717}00717\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00725}00725\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00726}00726\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00727}00727\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00735}00735\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00736}00736\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00737}00737\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00745}00745\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00746}00746\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00755}00755\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00756}00756\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00757}00757\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00758}00758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00771}00771\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00772}00772\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00773}00773\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00782}00782\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00783}00783\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00788}00788\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00797}00797\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00798}00798\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00830}00830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00831}00831\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00841}00841\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00842}00842\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00853}00853\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00854}00854\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00862}00862\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00863}00863\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00872}00872\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00873}00873\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00874}00874\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00875}00875\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00876}00876\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00877}00877\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00886}00886\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_GPIO\ \ \ \ \ TIM14\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_RTC\_CLK\ \ (TIM14\_OR\_TI1\_RMP\_0\ \ |\ TIM14\_OR\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_HSE\ \ \ \ \ \ (TIM14\_OR\_TI1\_RMP\_1\ \ |\ TIM14\_OR\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00923}00923\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_MCO\ \ \ \ \ \ (TIM14\_OR\_TI1\_RMP\_0\ \ |\ TIM14\_OR\_TI1\_RMP\_1\ \ |\ TIM14\_OR\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_OCREF\_CLR\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_ETR\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00940}00940\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00955}00955\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00956}00956\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00979}00979\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00980}00980\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00981}00981\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00982}00982\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00983}00983\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00984}00984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00985}00985\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00986}00986\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00987}00987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00988}00988\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00989}00989\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00991}00991\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l00992}00992\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01001}01001\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01002}01002\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01012}01012\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01013}01013\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01024}01024\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01025}01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01026}01026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01038}01038\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01039}01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01040}01040\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01051}01051\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01052}01052\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01053}01053\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01054}01054\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01059}01059\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01073}01073\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01074}01074\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01075}01075\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01076}01076\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01077}01077\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01084}01084\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01085}01085\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01086}01086\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01087}01087\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01088}01088\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01095}01095\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01096}01096\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01097}01097\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01098}01098\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01099}01099\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01106}01106\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01107}01107\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01108}01108\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01109}01109\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01110}01110\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01117}01117\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01118}01118\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01119}01119\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01120}01120\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01121}01121\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01128}01128\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01129}01129\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01130}01130\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}})\ ==\ (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01131}01131\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01132}01132\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01149}01149\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01150}01150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01151}01151\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}},\ UpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01152}01152\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01153}01153\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01162}01162\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetUpdateSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01163}01163\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01164}01164\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01165}01165\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01166}01166\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01176}01176\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01177}01177\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01178}01178\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}},\ OnePulseMode);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01179}01179\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01180}01180\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01189}01189\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01190}01190\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01191}01191\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01192}01192\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01213}01213\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01214}01214\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01215}01215\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ CounterMode);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01216}01216\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01217}01217\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01233}01233\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounterMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01234}01234\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01235}01235\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01236}01236\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01237}01237\ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01238}01238\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01239}01239\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01240}01240\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01241}01241\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01242}01242\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01243}01243\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01244}01244\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01245}01245\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01253}01253\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01254}01254\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01255}01255\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01256}01256\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01257}01257\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01264}01264\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01265}01265\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01266}01266\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01267}01267\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01268}01268\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01275}01275\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01276}01276\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01277}01277\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01278}01278\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01279}01279\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01294}01294\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01295}01295\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01296}01296\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ ClockDivision);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01297}01297\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01298}01298\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01312}01312\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetClockDivision(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01313}01313\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01314}01314\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01315}01315\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01316}01316\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01326}01326\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01327}01327\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01328}01328\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}},\ Counter);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01329}01329\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01330}01330\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01339}01339\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01340}01340\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01341}01341\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01342}01342\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01343}01343\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01352}01352\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01353}01353\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01354}01354\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01355}01355\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01356}01356\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01368}01368\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01369}01369\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01370}01370\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01371}01371\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01372}01372\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01379}01379\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01380}01380\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01381}01381\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01382}01382\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01383}01383\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01395}01395\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01396}01396\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01397}01397\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}},\ AutoReload);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01398}01398\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01399}01399\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01408}01408\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetAutoReload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01409}01409\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01410}01410\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01411}01411\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01412}01412\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01422}01422\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01423}01423\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01424}01424\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}},\ RepetitionCounter);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01425}01425\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01435}01435\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01436}01436\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01437}01437\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01438}01438\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01439}01439\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01458}01458\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01459}01459\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01460}01460\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01461}01461\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01462}01462\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01471}01471\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01472}01472\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01473}01473\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01474}01474\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01475}01475\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01487}01487\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01488}01488\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01489}01489\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}},\ CCUpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01490}01490\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01491}01491\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01501}01501\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01502}01502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01503}01503\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}},\ DMAReqTrigger);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01504}01504\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01505}01505\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01514}01514\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01515}01515\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01516}01516\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01517}01517\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01533}01533\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01534}01534\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01535}01535\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ LockLevel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01536}01536\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01537}01537\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01558}01558\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01559}01559\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01560}01560\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01561}01561\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01562}01562\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01583}01583\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01584}01584\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01585}01585\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01586}01586\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01587}01587\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01608}01608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01609}01609\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01610}01610\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01611}01611\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01612}01612\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01645}01645\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01646}01646\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01647}01647\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01648}01648\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01649}01649\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01650}01650\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01651}01651\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01652}01652\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01653}01653\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}})\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01654}01654\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01655}01655\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01680}01680\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01681}01681\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01682}01682\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01683}01683\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01684}01684\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01685}01685\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01686}01686\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01709}01709\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01710}01710\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01711}01711\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01712}01712\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01713}01713\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01714}01714\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01715}01715\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01739}01739\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01740}01740\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01741}01741\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01742}01742\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01743}01743\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01744}01744\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01767}01767\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01768}01768\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01769}01769\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01770}01770\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01771}01771\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01772}01772\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01800}01800\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01801}01801\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01802}01802\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01803}01803\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01804}01804\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01805}01805\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01828}01828\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01829}01829\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01830}01830\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01831}01831\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01832}01832\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01833}01833\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01849}01849\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01850}01850\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01851}01851\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01852}01852\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01853}01853\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01854}01854\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01855}01855\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01856}01856\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01871}01871\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01872}01872\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01873}01873\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01874}01874\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01875}01875\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01876}01876\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01877}01877\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01878}01878\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01893}01893\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01894}01894\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01895}01895\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01896}01896\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01897}01897\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01898}01898\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01899}01899\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01900}01900\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01915}01915\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01916}01916\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01917}01917\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01918}01918\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01919}01919\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01920}01920\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01921}01921\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01936}01936\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01937}01937\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01938}01938\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01939}01939\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01940}01940\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01941}01941\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01942}01942\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01957}01957\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01958}01958\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01959}01959\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01960}01960\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01961}01961\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01962}01962\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01963}01963\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01964}01964\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01982}01982\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01983}01983\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01984}01984\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01985}01985\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01986}01986\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01987}01987\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l01988}01988\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02005}02005\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02006}02006\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02007}02007\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02008}02008\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02009}02009\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02010}02010\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02011}02011\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02030}02030\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02031}02031\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02032}02032\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02033}02033\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02034}02034\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02035}02035\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02036}02036\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02037}02037\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02049}02049\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02050}02050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02051}02051\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ DeadTime);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02052}02052\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02053}02053\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02066}02066\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02067}02067\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02068}02068\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02069}02069\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02070}02070\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02083}02083\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02084}02084\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02085}02085\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02086}02086\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02087}02087\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02100}02100\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02101}02101\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02102}02102\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02103}02103\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02104}02104\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02117}02117\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02118}02118\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02119}02119\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02120}02120\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02121}02121\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02133}02133\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02134}02134\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02135}02135\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02136}02136\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02137}02137\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02149}02149\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02150}02150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02151}02151\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02152}02152\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02153}02153\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02165}02165\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02166}02166\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02167}02167\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02168}02168\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02169}02169\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02181}02181\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02182}02182\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02183}02183\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02184}02184\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02185}02185\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02228}02228\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02229}02229\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02230}02230\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02231}02231\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02232}02232\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02233}02233\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02234}02234\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02235}02235\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02236}02236\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02237}02237\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02238}02238\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02257}02257\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02258}02258\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02259}02259\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02260}02260\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02261}02261\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02262}02262\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02263}02263\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02281}02281\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02282}02282\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02283}02283\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02284}02284\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02285}02285\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02286}02286\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02287}02287\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02307}02307\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02308}02308\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02309}02309\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02310}02310\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02311}02311\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02312}02312\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02313}02313\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02332}02332\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02333}02333\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02334}02334\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02335}02335\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02336}02336\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02337}02337\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02338}02338\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02370}02370\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02371}02371\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02372}02372\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02373}02373\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02374}02374\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02375}02375\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02376}02376\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02407}02407\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02408}02408\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02409}02409\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02410}02410\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02411}02411\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02412}02412\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02413}02413\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02436}02436\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02437}02437\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02438}02438\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02439}02439\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02440}02440\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02441}02441\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02442}02442\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02464}02464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02465}02465\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02466}02466\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02467}02467\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02468}02468\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02469}02469\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02470}02470\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02479}02479\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02480}02480\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02481}02481\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02482}02482\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02483}02483\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02492}02492\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02493}02493\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02494}02494\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02495}02495\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02496}02496\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02505}02505\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02506}02506\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02507}02507\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02508}02508\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02509}02509\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02521}02521\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02522}02522\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02523}02523\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02524}02524\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02525}02525\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02537}02537\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02538}02538\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02539}02539\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02540}02540\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02541}02541\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02553}02553\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02554}02554\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02555}02555\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02556}02556\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02557}02557\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02569}02569\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02570}02570\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02571}02571\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02572}02572\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02573}02573\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02590}02590\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02591}02591\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02592}02592\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02593}02593\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02594}02594\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02603}02603\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02604}02604\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02605}02605\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02606}02606\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02607}02607\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02616}02616\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02617}02617\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02618}02618\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02619}02619\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02620}02620\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02640}02640\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02641}02641\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02642}02642\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}},\ ClockSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02643}02643\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02644}02644\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02657}02657\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02658}02658\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02659}02659\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ EncoderMode);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02660}02660\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02661}02661\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02686}02686\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02687}02687\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02688}02688\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}},\ TimerSynchronization);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02689}02689\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02690}02690\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02704}02704\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02705}02705\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02706}02706\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ SlaveMode);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02707}02707\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02708}02708\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02726}02726\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02727}02727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02728}02728\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}},\ TriggerInput);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02729}02729\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02730}02730\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02739}02739\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02740}02740\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02741}02741\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02742}02742\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02743}02743\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02752}02752\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02753}02753\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02754}02754\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02755}02755\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02756}02756\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02765}02765\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02766}02766\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02767}02767\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02768}02768\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02769}02769\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02805}02805\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02806}02806\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02807}02807\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02808}02808\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}},\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02809}02809\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02810}02810\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02826}02826\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02827}02827\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02828}02828\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02829}02829\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02830}02830\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02831}02831\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02832}02832\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02833}02833\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02834}02834\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02843}02843\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02844}02844\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02845}02845\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02846}02846\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02847}02847\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02848}02848\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02849}02849\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02850}02850\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02851}02851\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02863}02863\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02864}02864\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02865}02865\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02866}02866\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}},\ BreakPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02867}02867\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ BKP\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02868}02868\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02869}02869\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02870}02870\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02871}02871\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02887}02887\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02888}02888\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02889}02889\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02890}02890\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02891}02891\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02900}02900\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02901}02901\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02902}02902\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02903}02903\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02904}02904\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02913}02913\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02914}02914\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02915}02915\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02916}02916\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02917}02917\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02926}02926\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02927}02927\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02928}02928\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02929}02929\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02930}02930\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02941}02941\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02942}02942\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02943}02943\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02944}02944\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02945}02945\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02956}02956\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02957}02957\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02958}02958\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02959}02959\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02960}02960\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02969}02969\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02970}02970\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02971}02971\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02972}02972\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l02973}02973\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03028}03028\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03029}03029\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03030}03030\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03031}03031\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03032}03032\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03054}03054\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03055}03055\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03056}03056\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ (Remap\ >>\ TIMx\_OR\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR\_RMP\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03057}03057\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03058}03058\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03077}03077\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOCRefClearInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OCRefClearInputSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03078}03078\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03079}03079\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\_SMCR\_OCCS}},\ OCRefClearInputSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03080}03080\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03094}03094\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03095}03095\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03096}03096\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03097}03097\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03098}03098\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03105}03105\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03106}03106\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03107}03107\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03108}03108\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03109}03109\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03116}03116\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03117}03117\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03118}03118\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03119}03119\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03120}03120\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03127}03127\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03128}03128\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03129}03129\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03130}03130\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03131}03131\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03138}03138\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03139}03139\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03140}03140\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03141}03141\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03142}03142\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03149}03149\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03150}03150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03151}03151\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03152}03152\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03153}03153\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03160}03160\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03161}03161\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03162}03162\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03163}03163\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03164}03164\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03171}03171\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03172}03172\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03173}03173\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03174}03174\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03175}03175\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03182}03182\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03183}03183\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03184}03184\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03185}03185\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03186}03186\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03193}03193\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03194}03194\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03195}03195\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03196}03196\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03197}03197\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03204}03204\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03205}03205\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03206}03206\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03207}03207\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03208}03208\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03215}03215\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03216}03216\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03217}03217\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03218}03218\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03219}03219\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03226}03226\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03227}03227\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03228}03228\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03229}03229\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03230}03230\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03237}03237\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03238}03238\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03239}03239\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03240}03240\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03241}03241\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03248}03248\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03249}03249\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03250}03250\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03251}03251\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03252}03252\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03259}03259\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03260}03260\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03261}03261\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03262}03262\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03263}03263\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03270}03270\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03271}03271\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03272}03272\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03273}03273\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03274}03274\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03282}03282\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03283}03283\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03284}03284\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03285}03285\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03286}03286\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03293}03293\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03294}03294\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03295}03295\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03296}03296\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03297}03297\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03305}03305\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03306}03306\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03307}03307\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03308}03308\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03309}03309\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03316}03316\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03317}03317\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03318}03318\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03319}03319\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03320}03320\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03328}03328\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03329}03329\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03330}03330\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03331}03331\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03332}03332\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03339}03339\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03340}03340\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03341}03341\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03342}03342\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03343}03343\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03351}03351\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03352}03352\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03353}03353\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03354}03354\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03355}03355\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03369}03369\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03370}03370\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03371}03371\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03372}03372\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03373}03373\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03380}03380\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03381}03381\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03382}03382\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03383}03383\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03384}03384\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03391}03391\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03392}03392\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03393}03393\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03394}03394\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03395}03395\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03402}03402\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03403}03403\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03404}03404\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03405}03405\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03406}03406\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03413}03413\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03414}03414\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03415}03415\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03416}03416\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03417}03417\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03424}03424\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03425}03425\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03426}03426\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03427}03427\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03428}03428\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03435}03435\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03436}03436\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03437}03437\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03438}03438\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03439}03439\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03446}03446\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03447}03447\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03448}03448\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03449}03449\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03450}03450\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03457}03457\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03458}03458\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03459}03459\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03460}03460\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03461}03461\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03468}03468\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03469}03469\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03470}03470\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03471}03471\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03472}03472\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03479}03479\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03480}03480\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03481}03481\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03482}03482\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03483}03483\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03490}03490\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03491}03491\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03492}03492\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03493}03493\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03494}03494\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03501}03501\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03502}03502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03503}03503\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03504}03504\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03505}03505\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03512}03512\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03513}03513\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03514}03514\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03515}03515\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03516}03516\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03523}03523\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03524}03524\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03525}03525\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03526}03526\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03527}03527\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03534}03534\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03535}03535\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03536}03536\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03537}03537\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03538}03538\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03545}03545\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03546}03546\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03547}03547\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03548}03548\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03549}03549\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03556}03556\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03557}03557\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03558}03558\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03559}03559\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03560}03560\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03567}03567\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03568}03568\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03569}03569\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03570}03570\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03571}03571\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03578}03578\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03579}03579\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03580}03580\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03581}03581\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03582}03582\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03589}03589\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03590}03590\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03591}03591\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03592}03592\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03593}03593\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03600}03600\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03601}03601\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03602}03602\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03603}03603\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03604}03604\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03611}03611\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03612}03612\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03613}03613\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03614}03614\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03615}03615\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03622}03622\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03623}03623\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03624}03624\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03625}03625\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03626}03626\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03640}03640\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03641}03641\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03642}03642\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03643}03643\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03644}03644\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03651}03651\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03652}03652\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03653}03653\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03654}03654\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03655}03655\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03662}03662\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03663}03663\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03664}03664\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03665}03665\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03666}03666\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03673}03673\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03674}03674\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03675}03675\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03676}03676\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03677}03677\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03684}03684\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03685}03685\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03686}03686\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03687}03687\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03688}03688\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03695}03695\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03696}03696\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03697}03697\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03698}03698\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03699}03699\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03706}03706\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03707}03707\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03708}03708\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03709}03709\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03710}03710\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03717}03717\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03718}03718\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03719}03719\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03720}03720\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03721}03721\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03728}03728\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03729}03729\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03730}03730\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03731}03731\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03732}03732\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03739}03739\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03740}03740\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03741}03741\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03742}03742\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03743}03743\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03750}03750\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03751}03751\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03752}03752\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03753}03753\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03754}03754\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03761}03761\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03762}03762\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03763}03763\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03764}03764\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03765}03765\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03772}03772\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03773}03773\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03774}03774\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03775}03775\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03776}03776\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03783}03783\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03784}03784\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03785}03785\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03786}03786\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03787}03787\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03794}03794\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03795}03795\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03796}03796\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03797}03797\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03798}03798\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03805}03805\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03806}03806\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03807}03807\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03808}03808\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03809}03809\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03816}03816\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03817}03817\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03818}03818\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03819}03819\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03820}03820\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03827}03827\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03828}03828\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03829}03829\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03830}03830\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03831}03831\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03838}03838\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03839}03839\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03840}03840\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03841}03841\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03842}03842\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03849}03849\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03850}03850\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03851}03851\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03852}03852\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03853}03853\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03860}03860\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03861}03861\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03862}03862\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03863}03863\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03864}03864\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03878}03878\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03879}03879\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03880}03880\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03881}03881\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03882}03882\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03889}03889\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03890}03890\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03891}03891\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03892}03892\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03893}03893\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03900}03900\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03901}03901\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03902}03902\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03903}03903\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03904}03904\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03911}03911\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03912}03912\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03913}03913\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03914}03914\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03915}03915\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03922}03922\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03923}03923\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03924}03924\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03925}03925\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03926}03926\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03933}03933\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03934}03934\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03935}03935\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03936}03936\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03937}03937\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03944}03944\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03945}03945\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03946}03946\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03947}03947\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03948}03948\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03955}03955\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03956}03956\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03957}03957\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03958}03958\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03959}03959\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03964}03964\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03969}03969\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03970}03970\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03971}03971\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03972}03972\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03973}03973\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03974}03974\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03975}03975\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03976}03976\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03977}03977\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03978}03978\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03979}03979\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03980}03980\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03981}03981\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03985}03985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03986}03986\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03995}03995\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ \ ||\ TIM14\ ||\ TIM15\ ||\ TIM16\ ||\ TIM17\ ||\ TIM6\ ||\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l03996}03996\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l04001}04001\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l04002}04002\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l04003}04003\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l04004}04004\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__tim_8h_source_l04005}04005\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F0xx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
