# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001914439,C0,Backend_Bound,32.95,% Slots,,,,5.75,
1.001914439,C0,Backend_Bound.Memory_Bound,30.03,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.75,
1.001914439,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,55.08,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001914439,C1,Frontend_Bound,24.48,% Slots,,,,5.75,
1.001914439,C1,Bad_Speculation,3.51,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.75,
1.001914439,C1,Backend_Bound,49.47,% Slots,,,,5.75,
1.001914439,C1,Frontend_Bound.Frontend_Latency,31.36,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.001914439,C1,Backend_Bound.Memory_Bound,55.35,% Slots,,,,5.75,<==
1.001914439,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.61,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.001914439,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.001914439,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.65,% Clocks,,,,6.0,
1.001914439,C2,Frontend_Bound,24.52,% Slots,,,,5.75,
1.001914439,C2,Backend_Bound,39.51,% Slots,,,,5.75,
1.001914439,C2,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,,5.99,
1.001914439,C2,Backend_Bound.Memory_Bound,51.59,% Slots,,,,5.75,
1.001914439,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,,6.0,
1.001914439,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,58.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001914439,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,,6.0,
1.001914439,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.40,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
1.001914439,C3,Backend_Bound,53.25,% Slots,,,,5.75,
1.001914439,C3,Backend_Bound.Memory_Bound,12.82,% Slots,,,,5.75,
1.001914439,C3,Backend_Bound.Core_Bound,40.43,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.75,<==
1.001914439,C3-T1,Backend_Bound.Core_Bound.Divider,56.56,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,5.99,<==
1.001914439,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,47.95,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
2.019826123,C0,Frontend_Bound,25.52,% Slots,,,,5.9,
2.019826123,C0,Bad_Speculation,5.07,% Slots,,,,5.9,
2.019826123,C0,Backend_Bound,39.58,% Slots,,,,5.9,
2.019826123,C0,Frontend_Bound.Frontend_Latency,30.64,% Slots,,rs_events.empty_end,,5.89,
2.019826123,C0,Backend_Bound.Memory_Bound,37.44,% Slots,,,,5.89,
2.019826123,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,,5.9,
2.019826123,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.88,
2.019826123,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,69.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.019826123,C1,Backend_Bound,38.56,% Slots,,,,5.9,
2.019826123,C1,Backend_Bound.Memory_Bound,49.98,% Slots,,,,5.89,
2.019826123,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,84.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.019826123,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,22.40,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.89,<==
2.019826123,C2,Frontend_Bound,22.43,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.9,
2.019826123,C2,Backend_Bound,42.03,% Slots,,,,5.9,
2.019826123,C2,Backend_Bound.Memory_Bound,35.39,% Slots,,,,5.89,
2.019826123,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,77.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.019826123,C3,Backend_Bound,52.09,% Slots,,,,5.89,
2.019826123,C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,,5.89,
2.019826123,C3,Backend_Bound.Core_Bound,41.10,% Slots,,,,5.89,<==
2.019826123,C3-T1,Backend_Bound.Core_Bound.Divider,60.34,% Clocks,,arith.divider_uops,,5.9,<==
2.019826123,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.72,% Clocks,,,,5.89,
3.072812192,C0,Frontend_Bound,23.06,% Slots,,,,6.08,
3.072812192,C0,Bad_Speculation,3.03,% Slots,,,,6.08,
3.072812192,C0,Backend_Bound,43.22,% Slots,,,,6.08,
3.072812192,C0,Retiring,28.71,% Slots,,,,6.08,
3.072812192,C0,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,,6.08,
3.072812192,C0,Backend_Bound.Memory_Bound,35.58,% Slots,,,,5.69,
3.072812192,C0,Retiring.Microcode_Sequencer,2.33,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.07,
3.072812192,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,22.18,% Clocks,,,,5.7,
3.072812192,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.50,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
3.072812192,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.7,
3.072812192,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,101.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
3.072812192,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,,5.7,
3.072812192,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.33,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
3.072812192,C1,Frontend_Bound,24.15,% Slots,,,,6.08,
3.072812192,C1,Bad_Speculation,4.26,% Slots,,,,6.08,
3.072812192,C1,Backend_Bound,40.67,% Slots,,,,6.08,
3.072812192,C1,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,,6.07,
3.072812192,C1,Backend_Bound.Memory_Bound,51.88,% Slots,,,,5.69,
3.072812192,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,,5.7,
3.072812192,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_Calculated,,br_misp_retired.all_branches,,6.07,
3.072812192,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,87.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
3.072812192,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,,5.7,
3.072812192,C2,Frontend_Bound,28.76,% Slots,,,,6.08,
3.072812192,C2,Bad_Speculation,5.65,% Slots,,,,6.08,
3.072812192,C2,Backend_Bound,37.36,% Slots,,,,6.08,
3.072812192,C2,Frontend_Bound.Frontend_Latency,28.92,% Slots,,rs_events.empty_end,,6.07,
3.072812192,C2,Backend_Bound.Memory_Bound,37.05,% Slots,,,,5.69,
3.072812192,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,,5.7,
3.072812192,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_Calculated,,br_misp_retired.all_branches,,6.07,
3.072812192,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,60.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
3.072812192,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.58,% Clocks,,,,5.7,
3.072812192,C3,Backend_Bound,49.23,% Slots,,,,6.08,
3.072812192,C3,Backend_Bound.Memory_Bound,33.89,% Slots,,,,5.7,
3.072812192,C3,Backend_Bound.Core_Bound,15.34,% Slots,,,,5.7,
3.072812192,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.20,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
3.072812192,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,46.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
3.072812192,C3-T1,Backend_Bound.Core_Bound.Divider,25.91,% Clocks,,arith.divider_uops,,5.7,
4.125946309,C0,Frontend_Bound,22.00,% Slots,,,,5.7,
4.125946309,C0,Backend_Bound,33.28,% Slots,,,,5.7,
4.125946309,C0,Frontend_Bound.Frontend_Latency,28.16,% Slots,,rs_events.empty_end,,5.69,
4.125946309,C0,Backend_Bound.Memory_Bound,55.50,% Slots,,,,5.7,<==
4.125946309,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,,6.08,
4.125946309,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.44,% Clocks,,,,6.08,
4.125946309,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.53,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
4.125946309,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,24.90,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
4.125946309,C1,Frontend_Bound,29.55,% Slots,,,,5.7,
4.125946309,C1,Bad_Speculation,4.86,% Slots,,,,5.7,
4.125946309,C1,Backend_Bound,40.58,% Slots,,,,5.7,
4.125946309,C1,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,,5.69,
4.125946309,C1,Backend_Bound.Memory_Bound,43.06,% Slots,,,,5.7,<==
4.125946309,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,,6.08,
4.125946309,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
4.125946309,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,,6.08,
4.125946309,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.00,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
4.125946309,C2,Frontend_Bound,27.70,% Slots,,,,5.7,
4.125946309,C2,Backend_Bound,52.64,% Slots,,,,5.7,
4.125946309,C2,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,,5.69,
4.125946309,C2,Backend_Bound.Memory_Bound,34.06,% Slots,,,,5.7,<==
4.125946309,C2,Backend_Bound.Core_Bound,18.59,% Slots,,,,5.7,
4.125946309,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,,6.08,
4.125946309,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.56,% Clocks,,,,5.69,
4.125946309,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.31,% Clocks,,,,6.08,
4.125946309,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.74,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
4.125946309,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,61.23,% Clocks,,,,5.69,
4.125946309,C3,Backend_Bound,54.77,% Slots,,,,5.7,
4.125946309,C3,Backend_Bound.Memory_Bound,42.19,% Slots,,,,5.7,<==
4.125946309,C3,Backend_Bound.Core_Bound,12.58,% Slots,,,,5.7,
4.125946309,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.51,% Clocks,,,,5.7,
4.125946309,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,38.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
5.179937716,C0,Frontend_Bound,29.47,% Slots,,,,6.07,
5.179937716,C0,Bad_Speculation,5.50,% Slots,,,,6.07,
5.179937716,C0,Backend_Bound,38.84,% Slots,,,,6.07,
5.179937716,C0,Frontend_Bound.Frontend_Latency,25.96,% Slots,,rs_events.empty_end,,6.07,
5.179937716,C0,Backend_Bound.Memory_Bound,44.94,% Slots,,,,5.69,<==
5.179937716,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_Calculated,,br_misp_retired.all_branches,,6.07,
5.179937716,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,,5.69,
5.179937716,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_Calculated,,br_misp_retired.all_branches,,6.07,
5.179937716,C1,Backend_Bound,45.62,% Slots,,,,6.07,
5.179937716,C1,Backend_Bound.Memory_Bound,38.05,% Slots,,,,5.69,<==
5.179937716,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,21.05,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
5.179937716,C2,Frontend_Bound,20.95,% Slots,,,,6.07,
5.179937716,C2,Backend_Bound,34.38,% Slots,,,,6.07,
5.179937716,C2,Backend_Bound.Memory_Bound,54.62,% Slots,,,,5.69,
5.179937716,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,47.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
5.179937716,C3,Backend_Bound,53.41,% Slots,,,,6.07,
5.179937716,C3,Backend_Bound.Memory_Bound,35.75,% Slots,,,,5.69,<==
5.179937716,C3,Backend_Bound.Core_Bound,17.66,% Slots,,,,5.69,
5.179937716,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.24,% Clocks,,,,6.07,
5.179937716,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,35.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
6.236319957,C0,Frontend_Bound,26.45,% Slots,,,,5.68,
6.236319957,C0,Bad_Speculation,4.28,% Slots,,,,5.68,
6.236319957,C0,Backend_Bound,35.48,% Slots,,,,5.68,
6.236319957,C0,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,,5.68,
6.236319957,C0,Backend_Bound.Memory_Bound,28.16,% Slots,,,,5.68,
6.236319957,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,,6.06,
6.236319957,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
6.236319957,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,67.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
6.236319957,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.18,% Clocks,,,,6.06,
6.236319957,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.78,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
6.236319957,C1,Frontend_Bound,22.81,% Slots,,,,5.68,
6.236319957,C1,Bad_Speculation,4.61,% Slots,,,,5.68,
6.236319957,C1,Backend_Bound,37.33,% Slots,,,,5.68,
6.236319957,C1,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,,5.68,
6.236319957,C1,Backend_Bound.Memory_Bound,35.16,% Slots,,,,5.68,<==
6.236319957,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,,6.06,
6.236319957,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
6.236319957,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,,6.06,
6.236319957,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
6.236319957,C2,Frontend_Bound,22.82,% Slots,,,,5.68,
6.236319957,C2,Backend_Bound,34.14,% Slots,,,,5.68,
6.236319957,C2,Backend_Bound.Memory_Bound,25.37,% Slots,,,,5.68,
6.236319957,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,71.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
6.236319957,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,28.01,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
6.236319957,C3,Backend_Bound,53.93,% Slots,,,,5.68,
6.236319957,C3,Backend_Bound.Memory_Bound,39.75,% Slots,,,,5.68,<==
6.236319957,C3,Backend_Bound.Core_Bound,14.18,% Slots,,,,5.68,
6.236319957,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.33,% Clocks,,,,5.68,
6.236319957,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,34.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
7.30994546,C0,Frontend_Bound,26.25,% Slots,,,,5.96,
7.30994546,C0,Bad_Speculation,3.73,% Slots,,,,5.96,
7.30994546,C0,Backend_Bound,42.45,% Slots,,,,5.96,
7.30994546,C0,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,,5.96,
7.30994546,C0,Backend_Bound.Memory_Bound,41.05,% Slots,,,,5.96,
7.30994546,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,,5.96,
7.30994546,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
7.30994546,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,87.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.59,<==
7.30994546,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,,5.96,
7.30994546,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.74,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
7.30994546,C1,Frontend_Bound,20.02,% Slots,,,,5.96,
7.30994546,C1,Backend_Bound,31.95,% Slots,,,,5.96,
7.30994546,C1,Backend_Bound.Memory_Bound,25.89,% Slots,,,,5.96,
7.30994546,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,68.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.59,<==
7.30994546,C2,Frontend_Bound,26.55,% Slots,,,,5.96,
7.30994546,C2,Backend_Bound,33.58,% Slots,,,,5.96,
7.30994546,C2,Backend_Bound.Memory_Bound,24.34,% Slots,,,,5.96,<==
7.30994546,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,32.49,% Stalls,,mem_uops_retired.all_stores:pp,,5.96,<==
7.30994546,C3,Backend_Bound,55.73,% Slots,,,,5.96,
7.30994546,C3,Backend_Bound.Memory_Bound,38.60,% Slots,,,,5.96,<==
7.30994546,C3,Backend_Bound.Core_Bound,17.13,% Slots,,,,5.96,
7.30994546,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.38,% Clocks,,,,5.96,
7.30994546,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,35.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.59,<==
8.385444631,C0,Frontend_Bound,32.64,% Slots,,,,5.95,
8.385444631,C0,Backend_Bound,32.04,% Slots,,,,5.95,
8.385444631,C0,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,,5.95,
8.385444631,C0,Backend_Bound.Memory_Bound,33.52,% Slots,,,,5.87,
8.385444631,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,,5.58,<==
8.385444631,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,,5.58,
8.385444631,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.47,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
8.385444631,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,82.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,
8.385444631,C1,Frontend_Bound,31.92,% Slots,,,,5.96,
8.385444631,C1,Bad_Speculation,6.23,% Slots,,,,5.96,
8.385444631,C1,Backend_Bound,33.74,% Slots,,,,5.96,
8.385444631,C1,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,,5.95,
8.385444631,C1,Backend_Bound.Memory_Bound,34.25,% Slots,,,,5.87,
8.385444631,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,,5.58,
8.385444631,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
8.385444631,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,75.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,<==
8.385444631,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,,5.58,
8.385444631,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
8.385444631,C2,Frontend_Bound,25.23,% Slots,,,,5.95,
8.385444631,C2,Backend_Bound,35.79,% Slots,,,,5.95,
8.385444631,C2,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,,5.95,
8.385444631,C2,Backend_Bound.Memory_Bound,27.80,% Slots,,,,5.87,<==
8.385444631,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.62,% Clocks,,,,5.58,
8.385444631,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,,5.58,
8.385444631,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.43,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
8.385444631,C3,Backend_Bound,50.43,% Slots,,,,5.95,
8.385444631,C3,Backend_Bound.Memory_Bound,36.55,% Slots,,,,5.87,
8.385444631,C3,Backend_Bound.Core_Bound,13.88,% Slots,,,,5.87,
8.385444631,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.70,% Stalls,,mem_uops_retired.all_stores:pp,,5.58,<==
8.385444631,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.93,% Clocks,,,,5.95,
8.385444631,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,34.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,<==
9.451670308,C0,Frontend_Bound,21.79,% Slots,,,,5.74,
9.451670308,C0,Bad_Speculation,5.46,% Slots,,,,5.74,
9.451670308,C0,Backend_Bound,30.66,% Slots,,,,5.74,
9.451670308,C0,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,,5.62,
9.451670308,C0,Backend_Bound.Memory_Bound,25.77,% Slots,,,,5.62,
9.451670308,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,,6.0,
9.451670308,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
9.451670308,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,73.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
9.451670308,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,,6.0,
9.451670308,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
9.451670308,C1,Frontend_Bound,21.95,% Slots,,,,5.74,
9.451670308,C1,Backend_Bound,39.53,% Slots,,,,5.74,
9.451670308,C1,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,,5.63,
9.451670308,C1,Backend_Bound.Memory_Bound,52.77,% Slots,,,,5.62,<==
9.451670308,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,,6.0,
9.451670308,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,,6.0,
9.451670308,C2,Frontend_Bound,22.44,% Slots,,,,5.74,
9.451670308,C2,Backend_Bound,39.71,% Slots,,,,5.74,
9.451670308,C2,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,,5.62,
9.451670308,C2,Backend_Bound.Memory_Bound,41.70,% Slots,,,,5.62,
9.451670308,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,,6.0,
9.451670308,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,77.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
9.451670308,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.08,% Stalls,,mem_uops_retired.all_stores:pp,,6.0,
9.451670308,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,,6.0,
9.451670308,C3,Backend_Bound,52.82,% Slots,,,,5.75,
9.451670308,C3,Backend_Bound.Memory_Bound,34.06,% Slots,,,,5.63,
9.451670308,C3,Backend_Bound.Core_Bound,18.76,% Slots,,,,5.63,
9.451670308,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.64,% Stalls,,mem_uops_retired.all_stores:pp,,6.0,<==
9.451670308,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.62,% Clocks,,,,5.63,
9.451670308,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,33.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
10.526021762,C0,Frontend_Bound,26.80,% Slots,,,,5.83,
10.526021762,C0,Bad_Speculation,6.24,% Slots,,,,5.83,
10.526021762,C0,Backend_Bound,32.10,% Slots,,,,5.83,
10.526021762,C0,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,,5.96,
10.526021762,C0,Backend_Bound.Memory_Bound,33.09,% Slots,,,,5.83,
10.526021762,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,,5.96,
10.526021762,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
10.526021762,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,78.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.96,<==
10.526021762,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.85,% Clocks,,,,5.96,
10.526021762,C1,Frontend_Bound,23.32,% Slots,,,,5.83,
10.526021762,C1,Backend_Bound,36.29,% Slots,,,,5.83,
10.526021762,C1,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,,5.95,
10.526021762,C1,Backend_Bound.Memory_Bound,31.98,% Slots,,,,5.83,
10.526021762,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,,5.96,
10.526021762,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,99.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,<==
10.526021762,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.24,% Clocks,,,,5.96,
10.526021762,C2,Backend_Bound,38.00,% Slots,,,,5.83,
10.526021762,C2,Backend_Bound.Memory_Bound,31.57,% Slots,,,,5.83,<==
10.526021762,C3,Backend_Bound,52.96,% Slots,,,,5.83,
10.526021762,C3,Backend_Bound.Memory_Bound,37.37,% Slots,,,,5.83,<==
10.526021762,C3,Backend_Bound.Core_Bound,15.59,% Slots,,,,5.83,
10.526021762,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.00,% Clocks,,,,5.59,
10.526021762,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,33.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.96,<==
11.58221331,C0,Frontend_Bound,29.06,% Slots,,,,6.06,
11.58221331,C0,Bad_Speculation,3.76,% Slots,,,,6.06,
11.58221331,C0,Backend_Bound,41.97,% Slots,,,,6.06,
11.58221331,C0,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,,6.07,
11.58221331,C0,Backend_Bound.Memory_Bound,33.02,% Slots,,,,6.06,
11.58221331,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,21.23,% Clocks,,,,5.68,
11.58221331,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
11.58221331,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,90.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
11.58221331,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,,5.68,
11.58221331,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
11.58221331,C1,Frontend_Bound,27.85,% Slots,,,,6.06,
11.58221331,C1,Backend_Bound,32.78,% Slots,,,,6.06,
11.58221331,C1,Backend_Bound.Memory_Bound,37.18,% Slots,,,,6.06,<==
11.58221331,C2,Frontend_Bound,20.40,% Slots,,,,6.06,
11.58221331,C2,Backend_Bound,32.28,% Slots,,,,6.06,
11.58221331,C2,Backend_Bound.Memory_Bound,22.61,% Slots,,,,6.06,
11.58221331,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,104.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
11.58221331,C3,Backend_Bound,56.41,% Slots,,,,6.06,
11.58221331,C3,Backend_Bound.Memory_Bound,39.82,% Slots,,,,6.06,<==
11.58221331,C3,Backend_Bound.Core_Bound,16.59,% Slots,,,,6.06,
11.58221331,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.84,% Clocks,,,,6.06,
11.58221331,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,35.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
12.647406528,C0,Frontend_Bound,32.67,% Slots,,,,5.74,
12.647406528,C0,Bad_Speculation,5.28,% Slots,,,,5.74,
12.647406528,C0,Backend_Bound,37.03,% Slots,,,,5.74,
12.647406528,C0,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,,5.63,
12.647406528,C0,Backend_Bound.Memory_Bound,53.07,% Slots,,,,5.63,<==
12.647406528,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,,5.99,
12.647406528,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
12.647406528,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,,5.99,
12.647406528,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
12.647406528,C1,Frontend_Bound,24.13,% Slots,,,,5.74,
12.647406528,C1,Bad_Speculation,3.22,% Slots,,,,5.74,
12.647406528,C1,Backend_Bound,49.34,% Slots,,,,5.74,
12.647406528,C1,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,,5.63,
12.647406528,C1,Backend_Bound.Memory_Bound,39.97,% Slots,,,,5.63,<==
12.647406528,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,,5.99,
12.647406528,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
12.647406528,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,,5.99,
12.647406528,C2,Frontend_Bound,21.54,% Slots,,,,5.74,
12.647406528,C2,Backend_Bound,31.21,% Slots,,,,5.74,
12.647406528,C2,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,,5.63,
12.647406528,C2,Backend_Bound.Memory_Bound,22.65,% Slots,,,,5.63,
12.647406528,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,,5.99,
12.647406528,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,83.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
12.647406528,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,,5.99,
12.647406528,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,29.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
12.647406528,C3,Backend_Bound,53.42,% Slots,,,,5.73,
12.647406528,C3,Backend_Bound.Memory_Bound,40.70,% Slots,,,,5.63,<==
12.647406528,C3,Backend_Bound.Core_Bound,12.72,% Slots,,,,5.63,
12.647406528,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.95,% Clocks,,,,5.63,
12.647406528,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,36.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
13.71174375,C0,Frontend_Bound,22.21,% Slots,,,,5.91,
13.71174375,C0,Backend_Bound,41.76,% Slots,This category represents slots fraction where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,,5.9,
13.71174375,C0,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,,6.01,
13.71174375,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.20,% Clocks,,,,6.02,
13.71174375,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,,6.02,
13.71174375,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
13.71174375,C1,Frontend_Bound,21.59,% Slots,,,,5.9,
13.71174375,C1,Bad_Speculation,3.62,% Slots,,,,5.9,
13.71174375,C1,Backend_Bound,37.74,% Slots,,,,5.9,
13.71174375,C1,Frontend_Bound.Frontend_Latency,30.93,% Slots,,rs_events.empty_end,,6.01,
13.71174375,C1,Backend_Bound.Memory_Bound,38.67,% Slots,,,,5.9,
13.71174375,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,,6.01,
13.71174375,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
13.71174375,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,96.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.81,<==
13.71174375,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.92,% Clocks,,,,6.01,
13.71174375,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
13.71174375,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,,6.01,
13.71174375,C2,Frontend_Bound,30.14,% Slots,,,,5.9,
13.71174375,C2,Backend_Bound,45.12,% Slots,,,,5.9,
13.71174375,C2,Frontend_Bound.Frontend_Latency,29.12,% Slots,,rs_events.empty_end,,6.01,
13.71174375,C2,Backend_Bound.Memory_Bound,40.37,% Slots,,,,5.9,<==
13.71174375,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.45,% Clocks,,,,6.02,
13.71174375,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.45,% Clocks,,,,6.02,
13.71174375,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
13.71174375,C3,Backend_Bound,53.28,% Slots,,,,5.89,
13.71174375,C3,Backend_Bound.Memory_Bound,39.08,% Slots,,,,5.89,<==
13.71174375,C3,Backend_Bound.Core_Bound,14.19,% Slots,,,,5.89,
13.71174375,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.90,% Clocks,,,,5.64,
13.71174375,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,35.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.81,<==
14.775713811,C0,Frontend_Bound,30.48,% Slots,,,,6.01,
14.775713811,C0,Bad_Speculation,3.61,% Slots,,,,6.01,
14.775713811,C0,Backend_Bound,42.85,% Slots,,,,6.01,
14.775713811,C0,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,,6.02,
14.775713811,C0,Backend_Bound.Memory_Bound,38.87,% Slots,,,,5.79,
14.775713811,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,,5.64,
14.775713811,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
14.775713811,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,73.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
14.775713811,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,,5.64,
14.775713811,C1,Frontend_Bound,25.72,% Slots,,,,6.01,
14.775713811,C1,Backend_Bound,30.81,% Slots,,,,6.01,
14.775713811,C1,Backend_Bound.Memory_Bound,25.30,% Slots,,,,5.79,
14.775713811,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,87.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
14.775713811,C2,Backend_Bound,44.28,% Slots,,,,6.01,
14.775713811,C2,Backend_Bound.Memory_Bound,37.63,% Slots,,,,5.79,<==
14.775713811,C3,Backend_Bound,57.53,% Slots,,,,6.02,
14.775713811,C3,Backend_Bound.Memory_Bound,42.91,% Slots,,,,5.79,<==
14.775713811,C3,Backend_Bound.Core_Bound,14.61,% Slots,,,,5.79,
14.775713811,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.23,% Clocks,,,,6.01,
14.775713811,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,34.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
15.828691821,C0,Frontend_Bound,28.80,% Slots,,,,5.7,
15.828691821,C0,Bad_Speculation,4.15,% Slots,,,,5.7,
15.828691821,C0,Backend_Bound,35.77,% Slots,,,,5.7,
15.828691821,C0,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,,5.7,
15.828691821,C0,Backend_Bound.Memory_Bound,31.89,% Slots,,,,5.7,
15.828691821,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,,6.08,
15.828691821,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
15.828691821,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
15.828691821,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.94,% Clocks,,,,6.08,
15.828691821,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
15.828691821,C1,Frontend_Bound,21.57,% Slots,,,,5.7,
15.828691821,C1,Backend_Bound,39.40,% Slots,,,,5.7,
15.828691821,C1,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,,5.69,
15.828691821,C1,Backend_Bound.Memory_Bound,38.34,% Slots,,,,5.7,<==
15.828691821,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,,6.08,
15.828691821,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.46,% Clocks,,,,6.08,
15.828691821,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
15.828691821,C2,Frontend_Bound,30.68,% Slots,,,,5.7,
15.828691821,C2,Backend_Bound,42.42,% Slots,,,,5.7,
15.828691821,C2,Frontend_Bound.Frontend_Latency,22.96,% Slots,,rs_events.empty_end,,5.69,
15.828691821,C2,Backend_Bound.Memory_Bound,41.65,% Slots,,,,5.7,<==
15.828691821,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,,6.08,
15.828691821,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,,6.08,
15.828691821,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
15.828691821,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,,6.08,
15.828691821,C3,Backend_Bound,55.01,% Slots,,,,5.7,
15.828691821,C3,Backend_Bound.Memory_Bound,41.82,% Slots,,,,5.7,<==
15.828691821,C3,Backend_Bound.Core_Bound,13.19,% Slots,,,,5.7,
15.828691821,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.03,% Clocks,,,,5.7,
15.828691821,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,39.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
16.88078056,C0,Frontend_Bound,29.42,% Slots,,,,6.09,
16.88078056,C0,Backend_Bound,37.31,% Slots,,,,6.09,
16.88078056,C0,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,,6.08,
16.88078056,C0,Backend_Bound.Memory_Bound,34.38,% Slots,,,,5.7,
16.88078056,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.31,% Clocks,,,,5.7,
16.88078056,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,42.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
16.88078056,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,,5.7,
16.88078056,C1,Frontend_Bound,24.40,% Slots,,,,6.08,
16.88078056,C1,Bad_Speculation,5.14,% Slots,,,,6.08,
16.88078056,C1,Backend_Bound,32.94,% Slots,,,,6.08,
16.88078056,C1,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,,6.08,
16.88078056,C1,Backend_Bound.Memory_Bound,45.00,% Slots,,,,5.7,<==
16.88078056,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,,5.71,
16.88078056,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.87,% Clocks_Calculated,,br_misp_retired.all_branches,,5.8,
16.88078056,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,,5.71,
16.88078056,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.12,% Clocks_Calculated,,br_misp_retired.all_branches,,5.8,
16.88078056,C2,Frontend_Bound,21.79,% Slots,,,,6.08,
16.88078056,C2,Bad_Speculation,4.84,% Slots,,,,6.08,
16.88078056,C2,Backend_Bound,39.33,% Slots,,,,6.08,
16.88078056,C2,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,,6.08,
16.88078056,C2,Backend_Bound.Memory_Bound,28.77,% Slots,,,,5.7,
16.88078056,C2,Backend_Bound.Core_Bound,10.56,% Slots,,,,5.7,
16.88078056,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,,5.7,
16.88078056,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.81,
16.88078056,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,102.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
16.88078056,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.02,% Clocks,,,,6.08,
16.88078056,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.58,% Clocks,,,,5.7,
16.88078056,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.81,
16.88078056,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,20.35,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
16.88078056,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,39.16,% Clocks,,,,6.08,
16.88078056,C3,Backend_Bound,54.71,% Slots,,,,6.08,
16.88078056,C3,Backend_Bound.Memory_Bound,39.16,% Slots,,,,5.7,<==
16.88078056,C3,Backend_Bound.Core_Bound,15.56,% Slots,,,,5.7,
16.88078056,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.67,% Clocks,,,,6.08,
16.88078056,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,35.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
17.934633975,C0,Frontend_Bound,34.41,% Slots,,,,5.69,
17.934633975,C0,Bad_Speculation,4.18,% Slots,,,,5.69,
17.934633975,C0,Backend_Bound,41.07,% Slots,,,,5.69,
17.934633975,C0,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,,5.7,
17.934633975,C0,Backend_Bound.Memory_Bound,48.27,% Slots,,,,5.69,
17.934633975,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.24,% Clocks,,,,6.07,
17.934633975,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
17.934633975,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,94.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
17.934633975,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.88,% Clocks,,,,6.07,
17.934633975,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
17.934633975,C1,Frontend_Bound,29.15,% Slots,,,,5.69,
17.934633975,C1,Backend_Bound,46.44,% Slots,,,,5.69,
17.934633975,C1,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,,5.7,
17.934633975,C1,Backend_Bound.Memory_Bound,57.65,% Slots,,,,5.69,<==
17.934633975,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,,6.08,
17.934633975,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,,6.08,
17.934633975,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
17.934633975,C2,Frontend_Bound,23.54,% Slots,,,,5.7,
17.934633975,C2,Backend_Bound,37.85,% Slots,,,,5.7,
17.934633975,C2,Backend_Bound.Memory_Bound,35.56,% Slots,,,,5.7,<==
17.934633975,C3,Backend_Bound,44.34,% Slots,,,,5.69,
17.934633975,C3,Backend_Bound.Memory_Bound,37.73,% Slots,,,,5.69,
17.934633975,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.69,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
17.934633975,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,46.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
18.992248775,C0,Frontend_Bound,30.03,% Slots,,,,6.06,
18.992248775,C0,Bad_Speculation,3.92,% Slots,,,,6.06,
18.992248775,C0,Backend_Bound,41.05,% Slots,,,,6.06,
18.992248775,C0,Frontend_Bound.Frontend_Latency,23.24,% Slots,,rs_events.empty_end,,6.05,
18.992248775,C0,Backend_Bound.Memory_Bound,32.40,% Slots,,,,5.85,
18.992248775,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,,5.68,
18.992248775,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_Calculated,,br_misp_retired.all_branches,,5.98,
18.992248775,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,57.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
18.992248775,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,,5.68,
18.992248775,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.98,
18.992248775,C1,Backend_Bound,43.20,% Slots,,,,6.06,
18.992248775,C1,Backend_Bound.Memory_Bound,51.02,% Slots,,,,5.85,
18.992248775,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
18.992248775,C2,Frontend_Bound,26.07,% Slots,,,,6.06,
18.992248775,C2,Backend_Bound,31.43,% Slots,,,,6.06,
18.992248775,C2,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,,6.05,
18.992248775,C2,Backend_Bound.Memory_Bound,31.46,% Slots,,,,5.86,
18.992248775,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,,5.67,
18.992248775,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,29.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
18.992248775,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,,5.67,
18.992248775,C3,Backend_Bound,35.34,% Slots,,,,6.06,
18.992248775,C3,Backend_Bound.Memory_Bound,22.42,% Slots,,,,5.86,
18.992248775,C3,Backend_Bound.Core_Bound,12.92,% Slots,,,,5.86,
18.992248775,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,72.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
18.992248775,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,64.43,% Clocks,,,,6.04,
20.055087182,C0,Frontend_Bound,30.45,% Slots,,,,5.65,
20.055087182,C0,Backend_Bound,39.01,% Slots,,,,5.65,
20.055087182,C0,Retiring,25.86,% Slots,,,,5.65,
20.055087182,C0,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,,5.64,
20.055087182,C0,Backend_Bound.Memory_Bound,35.12,% Slots,,,,5.65,<==
20.055087182,C0,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,,5.64,
20.055087182,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,,6.03,
20.055087182,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,,6.03,
20.055087182,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.12,% Clocks,,,,6.03,
20.055087182,C1,Frontend_Bound,21.03,% Slots,,,,5.65,
20.055087182,C1,Bad_Speculation,4.10,% Slots,,,,5.65,
20.055087182,C1,Backend_Bound,36.79,% Slots,,,,5.65,
20.055087182,C1,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,,5.64,
20.055087182,C1,Backend_Bound.Memory_Bound,30.53,% Slots,,,,5.65,
20.055087182,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,,6.02,
20.055087182,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.22,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
20.055087182,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
20.055087182,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,,6.02,
20.055087182,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
20.055087182,C2,Frontend_Bound,27.70,% Slots,,,,5.65,
20.055087182,C2,Backend_Bound,31.32,% Slots,,,,5.65,
20.055087182,C2,Backend_Bound.Memory_Bound,27.20,% Slots,,,,5.65,<==
20.055087182,C3,Frontend_Bound,22.86,% Slots,,,,5.65,
20.055087182,C3,Backend_Bound,31.15,% Slots,,,,5.65,
20.055087182,C3,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,,5.64,
20.055087182,C3,Backend_Bound.Memory_Bound,30.05,% Slots,,,,5.65,
20.055087182,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,,6.02,
20.055087182,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,73.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
20.055087182,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,,6.02,
20.055087182,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
20.055087182,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,,6.02,
21.124215118,C0,Frontend_Bound,24.70,% Slots,,,,5.99,
21.124215118,C0,Backend_Bound,38.60,% Slots,,,,5.99,
21.124215118,C0,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,,5.98,
21.124215118,C0,Backend_Bound.Memory_Bound,38.58,% Slots,,,,5.99,
21.124215118,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,,5.98,
21.124215118,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,46.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.8,<==
21.124215118,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.10,% Clocks,,,,5.98,
21.124215118,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_Calculated,,br_misp_retired.all_branches,,5.61,
21.124215118,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,25.68,% Stalls,,mem_uops_retired.all_stores:pp,,5.99,<==
21.124215118,C1,Frontend_Bound,23.77,% Slots,,,,5.98,
21.124215118,C1,Backend_Bound,34.58,% Slots,,,,5.98,
21.124215118,C1,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,,5.98,
21.124215118,C1,Backend_Bound.Memory_Bound,28.38,% Slots,,,,5.98,<==
21.124215118,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,,5.99,
21.124215118,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
21.124215118,C2,Backend_Bound,35.03,% Slots,,,,5.98,
21.124215118,C2,Backend_Bound.Memory_Bound,34.81,% Slots,,,,5.98,
21.124215118,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,36.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.8,<==
21.124215118,C3,Frontend_Bound,24.94,% Slots,,,,5.98,
21.124215118,C3,Backend_Bound,35.98,% Slots,,,,5.98,
21.124215118,C3,Backend_Bound.Memory_Bound,31.95,% Slots,,,,5.98,<==
22.191912102,C0,Frontend_Bound,29.75,% Slots,,,,5.99,
22.191912102,C0,Bad_Speculation,5.33,% Slots,,,,5.99,
22.191912102,C0,Backend_Bound,34.73,% Slots,,,,5.99,
22.191912102,C0,Frontend_Bound.Frontend_Latency,35.79,% Slots,,rs_events.empty_end,,6.0,
22.191912102,C0,Backend_Bound.Memory_Bound,62.30,% Slots,,,,5.98,<==
22.191912102,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,,5.76,
22.191912102,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.35,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
22.191912102,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,,5.76,
22.191912102,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
22.191912102,C1,Frontend_Bound,27.94,% Slots,,,,5.99,
22.191912102,C1,Backend_Bound,36.02,% Slots,,,,5.99,
22.191912102,C1,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,,5.99,
22.191912102,C1,Backend_Bound.Memory_Bound,49.68,% Slots,,,,5.98,
22.191912102,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,,5.77,
22.191912102,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,97.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
22.191912102,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,,5.77,
22.191912102,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
22.191912102,C2,Frontend_Bound,22.70,% Slots,,,,5.98,
22.191912102,C2,Backend_Bound,29.67,% Slots,,,,5.98,
22.191912102,C2,Backend_Bound.Memory_Bound,24.01,% Slots,,,,5.98,<==
22.191912102,C3,Frontend_Bound,24.69,% Slots,,,,5.98,
22.191912102,C3,Bad_Speculation,4.14,% Slots,,,,5.98,
22.191912102,C3,Backend_Bound,38.00,% Slots,,,,5.98,
22.191912102,C3,Retiring,17.99,% Slots,,,,5.98,
22.191912102,C3,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,,6.0,
22.191912102,C3,Backend_Bound.Memory_Bound,31.14,% Slots,,,,5.98,
22.191912102,C3,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,,6.0,
22.191912102,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.97,% Clocks,,,,5.77,
22.191912102,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
22.191912102,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,,5.78,
22.191912102,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,54.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.78,<==
22.191912102,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.31,% Clocks,,,,5.77,
22.191912102,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
22.191912102,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.40,% Clocks,,idq.ms_switches,,5.78,
23.247246689,C0,Backend_Bound,38.06,% Slots,,,,5.69,
23.247246689,C0,Backend_Bound.Memory_Bound,21.79,% Slots,,,,5.68,<==
23.247246689,C0,Backend_Bound.Core_Bound,16.27,% Slots,,,,5.68,
23.247246689,C1,Backend_Bound,38.37,% Slots,,,,5.69,
23.247246689,C1,Backend_Bound.Memory_Bound,24.75,% Slots,,,,5.69,
23.247246689,C1,Backend_Bound.Core_Bound,13.62,% Slots,,,,5.69,
23.247246689,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
23.247246689,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.76,% Clocks,,,,5.68,
23.247246689,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,21.94,% Clocks,,,,5.68,
23.247246689,C2,Frontend_Bound,32.02,% Slots,,,,5.69,
23.247246689,C2,Backend_Bound,27.31,% Slots,,,,5.69,
23.247246689,C2,Retiring,32.34,% Slots,,,,5.69,
23.247246689,C2,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,,5.68,
23.247246689,C2,Backend_Bound.Memory_Bound,25.26,% Slots,,,,5.69,
23.247246689,C2,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,,5.68,<==
23.247246689,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,,5.91,
23.247246689,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,,5.9,
23.247246689,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.68,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,
23.247246689,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.38,% Clocks,,,,5.9,
23.247246689,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
23.247246689,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,103.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,
23.247246689,C3,Frontend_Bound,26.38,% Slots,,,,5.69,
23.247246689,C3,Bad_Speculation,5.73,% Slots,,,,5.69,
23.247246689,C3,Backend_Bound,38.92,% Slots,,,,5.69,
23.247246689,C3,Frontend_Bound.Frontend_Latency,33.95,% Slots,,rs_events.empty_end,,5.68,
23.247246689,C3,Backend_Bound.Memory_Bound,70.72,% Slots,,,,5.68,
23.247246689,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,,5.91,
23.247246689,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
23.247246689,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,60.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
23.247246689,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.01,% Clocks,,,,5.91,
24.298506875,C0,Frontend_Bound,26.39,% Slots,,,,6.08,
24.298506875,C0,Bad_Speculation,4.60,% Slots,,,,6.08,
24.298506875,C0,Backend_Bound,41.73,% Slots,,,,6.08,
24.298506875,C0,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,,6.09,
24.298506875,C0,Backend_Bound.Memory_Bound,52.20,% Slots,,,,6.08,
24.298506875,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,,5.72,
24.298506875,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.08,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
24.298506875,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,48.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
24.298506875,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,,5.73,
24.298506875,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.04,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
24.298506875,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,26.23,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
24.298506875,C1,Backend_Bound,39.49,% Slots,,,,6.08,
24.298506875,C1,Backend_Bound.Memory_Bound,32.08,% Slots,,,,6.08,<==
24.298506875,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,91.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
24.298506875,C2,Frontend_Bound,24.10,% Slots,,,,6.08,
24.298506875,C2,Backend_Bound,27.90,% Slots,,,,6.08,
24.298506875,C2,Retiring,34.28,% Slots,,,,6.08,
24.298506875,C2,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,,6.09,
24.298506875,C2,Backend_Bound.Memory_Bound,28.55,% Slots,,,,6.08,
24.298506875,C2,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,,6.08,<==
24.298506875,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,,5.74,
24.298506875,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,,5.76,
24.298506875,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,,5.73,
24.298506875,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
24.298506875,C3,Frontend_Bound,24.69,% Slots,,,,6.09,
24.298506875,C3,Backend_Bound,33.78,% Slots,,,,6.09,
24.298506875,C3,Retiring,23.02,% Slots,,,,6.09,
24.298506875,C3,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,,6.1,
24.298506875,C3,Backend_Bound.Memory_Bound,27.71,% Slots,,,,6.09,
24.298506875,C3,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,,6.08,
24.298506875,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,,5.73,
24.298506875,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.73,% Clocks,,idq.ms_switches,,5.74,
24.298506875,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,83.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
24.298506875,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,,5.73,
24.298506875,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
24.298506875,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,,5.74,
25.359201963,C0,Frontend_Bound,21.53,% Slots,,,,5.65,
25.359201963,C0,Backend_Bound,38.80,% Slots,,,,5.65,
25.359201963,C0,Backend_Bound.Memory_Bound,31.23,% Slots,,,,5.65,
25.359201963,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,52.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
25.359201963,C1,Frontend_Bound,20.57,% Slots,,,,5.66,
25.359201963,C1,Backend_Bound,36.94,% Slots,,,,5.66,
25.359201963,C1,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,,5.65,
25.359201963,C1,Backend_Bound.Memory_Bound,28.98,% Slots,,,,5.65,
25.359201963,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,,6.0,
25.359201963,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,29.28,% Stalls,,mem_uops_retired.all_stores:pp,,6.04,<==
25.359201963,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,,6.0,
25.359201963,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
25.359201963,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,92.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
25.359201963,C2,Frontend_Bound,29.26,% Slots,,,,5.66,<==
25.359201963,C2,Backend_Bound,28.47,% Slots,,,,5.66,
25.359201963,C2,Backend_Bound.Memory_Bound,18.86,% Slots,,,,5.65,
25.359201963,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,86.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,
25.359201963,C3,Frontend_Bound,21.19,% Slots,,,,5.66,
25.359201963,C3,Bad_Speculation,3.31,% Slots,,,,5.66,
25.359201963,C3,Backend_Bound,46.13,% Slots,,,,5.66,
25.359201963,C3,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,,5.65,
25.359201963,C3,Backend_Bound.Memory_Bound,43.14,% Slots,,,,5.64,
25.359201963,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.45,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
25.359201963,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,36.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
25.359201963,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,,6.0,
25.359201963,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
26.408193828,C0,Frontend_Bound,32.73,% Slots,,,,6.1,
26.408193828,C0,Bad_Speculation,6.03,% Slots,,,,6.1,
26.408193828,C0,Backend_Bound,37.11,% Slots,,,,6.1,
26.408193828,C0,Retiring,35.21,% Slots,,,,6.1,
26.408193828,C0,Frontend_Bound.Frontend_Latency,25.75,% Slots,,rs_events.empty_end,,6.11,
26.408193828,C0,Backend_Bound.Memory_Bound,25.69,% Slots,,,,6.1,<==
26.408193828,C0,Backend_Bound.Core_Bound,11.43,% Slots,,,,6.1,
26.408193828,C0,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,,6.1,
26.408193828,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,,5.9,
26.408193828,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
26.408193828,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,,5.91,
26.408193828,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,,5.9,
26.408193828,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.15,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.72,
26.408193828,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
26.408193828,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,,5.91,
26.408193828,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,31.64,% Clocks,,,,5.71,
26.408193828,C1,Frontend_Bound,23.49,% Slots,,,,6.09,
26.408193828,C1,Backend_Bound,30.89,% Slots,,,,6.09,
26.408193828,C1,Backend_Bound.Memory_Bound,44.86,% Slots,,,,6.09,<==
26.408193828,C2,Frontend_Bound,33.89,% Slots,,,,6.1,
26.408193828,C2,Bad_Speculation,6.37,% Slots,,,,6.1,
26.408193828,C2,Backend_Bound,32.27,% Slots,,,,6.1,
26.408193828,C2,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,,6.1,
26.408193828,C2,Backend_Bound.Memory_Bound,32.14,% Slots,,,,6.1,
26.408193828,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,,5.9,
26.408193828,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,<==
26.408193828,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,78.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,
26.408193828,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,,5.9,<==
26.408193828,C3,Backend_Bound,40.12,% Slots,,,,6.1,
26.408193828,C3,Backend_Bound.Memory_Bound,48.00,% Slots,,,,6.1,
26.408193828,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,88.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
27.462334489,C0,Backend_Bound,39.03,% Slots,,,,5.68,
27.462334489,C0,Backend_Bound.Memory_Bound,32.19,% Slots,,,,5.68,<==
27.462334489,C1,Backend_Bound,37.37,% Slots,,,,5.69,
27.462334489,C1,Backend_Bound.Memory_Bound,39.19,% Slots,,,,5.68,
27.462334489,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,46.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
27.462334489,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,24.00,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
27.462334489,C2,Frontend_Bound,32.80,% Slots,,,,5.69,
27.462334489,C2,Backend_Bound,36.00,% Slots,,,,5.69,
27.462334489,C2,Backend_Bound.Memory_Bound,22.65,% Slots,,,,5.69,<==
27.462334489,C2,Backend_Bound.Core_Bound,13.35,% Slots,,,,5.69,
27.462334489,C3,Backend_Bound,39.51,% Slots,,,,5.68,
27.462334489,C3,Backend_Bound.Memory_Bound,38.29,% Slots,,,,5.68,
27.462334489,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,36.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
28.517954759,C0,Frontend_Bound,23.23,% Slots,,,,6.06,
28.517954759,C0,Backend_Bound,30.43,% Slots,,,,6.06,
28.517954759,C0,Retiring,48.76,% Slots,,,,6.06,
28.517954759,C0,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,,6.05,
28.517954759,C0,Backend_Bound.Memory_Bound,22.11,% Slots,,,,6.06,
28.517954759,C0,Retiring.Microcode_Sequencer,2.05,% Slots,,idq.ms_uops,,6.07,<==
28.517954759,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.93,% Clocks,,,,6.04,
28.517954759,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.65,% Clocks,,idq.ms_switches,,6.05,
28.517954759,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,,6.04,
28.517954759,C1,Frontend_Bound,26.79,% Slots,,,,6.06,
28.517954759,C1,Bad_Speculation,4.72,% Slots,,,,6.06,
28.517954759,C1,Backend_Bound,46.03,% Slots,,,,6.06,
28.517954759,C1,Retiring,24.27,% Slots,,,,6.06,
28.517954759,C1,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,,6.06,
28.517954759,C1,Backend_Bound.Memory_Bound,45.39,% Slots,,,,6.06,
28.517954759,C1,Retiring.Microcode_Sequencer,3.72,% Slots,,idq.ms_uops,,6.06,
28.517954759,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.02,% Clocks,,,,6.04,
28.517954759,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
28.517954759,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,,6.05,
28.517954759,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,104.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
28.517954759,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.80,% Clocks,,,,6.05,
28.517954759,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
28.517954759,C2,Frontend_Bound,24.33,% Slots,,,,6.06,
28.517954759,C2,Bad_Speculation,6.30,% Slots,,,,6.06,
28.517954759,C2,Backend_Bound,32.43,% Slots,,,,6.06,
28.517954759,C2,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,,6.06,
28.517954759,C2,Backend_Bound.Memory_Bound,25.91,% Slots,,,,6.06,<==
28.517954759,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
28.517954759,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,,6.04,
28.517954759,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.42,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
28.517954759,C3,Frontend_Bound,20.38,% Slots,,,,6.07,
28.517954759,C3,Backend_Bound,36.79,% Slots,,,,6.07,
28.517954759,C3,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,,6.06,
28.517954759,C3,Backend_Bound.Memory_Bound,27.41,% Slots,,,,6.06,<==
28.517954759,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,,6.05,
28.517954759,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,,6.05,
28.517954759,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
28.517954759,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,,6.06,
29.573517319,C0,Frontend_Bound,30.90,% Slots,,,,5.69,
29.573517319,C0,Backend_Bound,36.14,% Slots,,,,5.69,
29.573517319,C0,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,,5.68,
29.573517319,C0,Backend_Bound.Memory_Bound,33.70,% Slots,,,,5.67,
29.573517319,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,,5.69,
29.573517319,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,66.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
29.573517319,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,,5.69,
29.573517319,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
29.573517319,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,,5.69,
29.573517319,C1,Backend_Bound,44.52,% Slots,,,,5.68,
29.573517319,C1,Backend_Bound.Memory_Bound,49.26,% Slots,,,,5.67,
29.573517319,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.62,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
29.573517319,C2,Frontend_Bound,20.90,% Slots,,,,5.69,
29.573517319,C2,Backend_Bound,30.56,% Slots,,,,5.69,<==
29.573517319,C2,Backend_Bound.Memory_Bound,13.10,% Slots,,,,5.68,
29.573517319,C2,Backend_Bound.Core_Bound,17.46,% Slots,,,,5.68,
29.573517319,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,70.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,
29.573517319,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.62,% Clocks,,,,5.68,
29.573517319,C3,Frontend_Bound,23.53,% Slots,,,,5.69,
29.573517319,C3,Backend_Bound,30.10,% Slots,,,,5.69,
29.573517319,C3,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,,5.67,
29.573517319,C3,Backend_Bound.Memory_Bound,25.78,% Slots,,,,5.68,
29.573517319,C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.36,% Clocks,,itlb_misses.walk_completed,,6.07,
29.573517319,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,71.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
29.573517319,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.62,% Clocks,,,,5.68,
29.573517319,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,57.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
29.573517319,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,,5.68,
30.438789835,C0,Frontend_Bound,26.56,% Slots,,,,6.02,
30.438789835,C0,Backend_Bound,23.83,% Slots,,,,6.02,
30.438789835,C0,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,,6.0,
30.438789835,C0,Backend_Bound.Memory_Bound,18.83,% Slots,,,,6.01,
30.438789835,C0,Frontend_Bound.Frontend_Bandwidth.MITE,26.60,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,6.02,<==
30.438789835,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,33.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.65,
30.438789835,C1,Frontend_Bound,25.92,% Slots,,,,6.01,
30.438789835,C1,Bad_Speculation,4.73,% Slots,,,,6.01,
30.438789835,C1,Backend_Bound,42.96,% Slots,,,,6.01,
30.438789835,C1,Retiring,24.05,% Slots,,,,6.01,
30.438789835,C1,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,,6.0,
30.438789835,C1,Backend_Bound.Memory_Bound,43.12,% Slots,,,,6.01,<==
30.438789835,C1,Retiring.Microcode_Sequencer,3.28,% Slots,,idq.ms_uops,,6.01,
30.438789835,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.16,% Clocks,,,,5.99,
30.438789835,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.55,
30.438789835,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,,5.99,
30.438789835,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,,5.99,
30.438789835,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.55,
30.438789835,C2,Frontend_Bound,20.31,% Slots,,,,6.01,
30.438789835,C2,Bad_Speculation,3.97,% Slots,,,,6.01,
30.438789835,C2,Backend_Bound,50.56,% Slots,,,,6.01,
30.438789835,C2,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,,6.01,
30.438789835,C2,Backend_Bound.Memory_Bound,52.61,% Slots,,,,6.01,
30.438789835,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.38,% Clocks,,,,5.99,
30.438789835,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_Calculated,,br_misp_retired.all_branches,,5.55,
30.438789835,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,95.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.65,<==
30.438789835,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,,5.99,
30.438789835,C3,Frontend_Bound,25.53,% Slots,,,,6.01,
30.438789835,C3,Backend_Bound,33.49,% Slots,,,,6.01,
30.438789835,C3,Backend_Bound.Memory_Bound,29.29,% Slots,,,,6.01,<==
