// Seed: 2221867019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input  wand id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    output tri0 id_5,
    output tri1 id_6
);
  wire id_8;
  nand (id_5, id_1, id_8, id_0, id_3, id_2);
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
