0.6
2018.2
Jun 14 2018
20:07:38
/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sim_1/new/ca4_tb.vhd,1555301440,vhdl,,,,ca4_tb,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/ca4.vhd,1555302341,vhdl,,,,ca4,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd,1555293413,vhdl,,,,sr,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/test_sr.vhd,1555300156,vhdl,,,,test_sr,,,,,,,,
