#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e279c878ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e279c879030 .scope module, "test_ptw" "test_ptw" 3 6;
 .timescale 0 0;
v0x5e279c90cea0_0 .var "clk", 0 0;
v0x5e279c90cf60_0 .var "expected_pte", 31 0;
v0x5e279c90d020_0 .net "mem_addr_o", 31 0, v0x5e279c90b3e0_0;  1 drivers
v0x5e279c90d0c0_0 .var "mem_data_i", 31 0;
v0x5e279c90d190_0 .var "mem_req_ready_i", 0 0;
v0x5e279c90d280_0 .net "mem_req_valid_o", 0 0, v0x5e279c90b660_0;  1 drivers
v0x5e279c90d350_0 .net "mem_resp_ready_o", 0 0, v0x5e279c90b720_0;  1 drivers
v0x5e279c90d420_0 .var "mem_resp_valid_i", 0 0;
v0x5e279c90d4f0_0 .net "ptw_pte_o", 31 0, v0x5e279c90b980_0;  1 drivers
v0x5e279c90d5c0_0 .net "ptw_req_ready_o", 0 0, v0x5e279c90ba60_0;  1 drivers
v0x5e279c90d690_0 .var "ptw_req_valid_i", 0 0;
v0x5e279c90d760_0 .var "ptw_resp_ready_i", 0 0;
v0x5e279c90d830_0 .net "ptw_resp_valid_o", 0 0, v0x5e279c90bca0_0;  1 drivers
v0x5e279c90d900_0 .var "ptw_vaddr_i", 31 0;
v0x5e279c90d9d0_0 .var "received_pte", 31 0;
v0x5e279c90da70_0 .var "rst", 0 0;
v0x5e279c90db40 .array "sim_memory", 1023 0, 31 0;
v0x5e279c90dbe0_0 .var/i "test_failed", 31 0;
v0x5e279c90dc80_0 .var/i "test_passed", 31 0;
v0x5e279c90dd20_0 .var "test_vaddr", 31 0;
S_0x5e279c8c6400 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 64, 3 64 0, S_0x5e279c879030;
 .timescale 0 0;
v0x5e279c8a6360_0 .var/i "i", 31 0;
S_0x5e279c90a730 .scope module, "dut" "ptw" 3 38, 4 4 0, S_0x5e279c879030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5e279c87ac40 .param/l "ACCEPT_REQ" 0 4 34, C4<000>;
P_0x5e279c87ac80 .param/l "READ_LEVEL1" 0 4 35, C4<001>;
P_0x5e279c87acc0 .param/l "READ_LEVEL2" 0 4 37, C4<011>;
P_0x5e279c87ad00 .param/l "RESPOND" 0 4 39, C4<101>;
P_0x5e279c87ad40 .param/l "SATP_PPN" 0 4 31, C4<00000000000000000000010000000000>;
P_0x5e279c87ad80 .param/l "WAIT_LEVEL1" 0 4 36, C4<010>;
P_0x5e279c87adc0 .param/l "WAIT_LEVEL2" 0 4 38, C4<100>;
v0x5e279c8a7050_0 .net *"_ivl_13", 21 0, L_0x5e279c91e310;  1 drivers
L_0x75bcf83560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e279c8a7230_0 .net/2u *"_ivl_14", 1 0, L_0x75bcf83560a8;  1 drivers
v0x5e279c8a7550_0 .net *"_ivl_16", 33 0, L_0x5e279c91e3e0;  1 drivers
L_0x75bcf8356018 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5e279c8dff00_0 .net/2u *"_ivl_4", 31 0, L_0x75bcf8356018;  1 drivers
L_0x75bcf8356060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e279c8e9d70_0 .net/2u *"_ivl_6", 1 0, L_0x75bcf8356060;  1 drivers
v0x5e279c8e9e10_0 .net *"_ivl_8", 43 0, L_0x5e279c91e000;  1 drivers
v0x5e279c90afa0_0 .net "clk", 0 0, v0x5e279c90cea0_0;  1 drivers
v0x5e279c90b060_0 .var "level1_pte", 31 0;
v0x5e279c90b140_0 .net "level1_pte_addr", 31 0, L_0x5e279c91e1f0;  1 drivers
v0x5e279c90b220_0 .var "level2_pte", 31 0;
v0x5e279c90b300_0 .net "level2_pte_addr", 31 0, L_0x5e279c91e610;  1 drivers
v0x5e279c90b3e0_0 .var "mem_addr_o", 31 0;
v0x5e279c90b4c0_0 .net "mem_data_i", 31 0, v0x5e279c90d0c0_0;  1 drivers
v0x5e279c90b5a0_0 .net "mem_req_ready_i", 0 0, v0x5e279c90d190_0;  1 drivers
v0x5e279c90b660_0 .var "mem_req_valid_o", 0 0;
v0x5e279c90b720_0 .var "mem_resp_ready_o", 0 0;
v0x5e279c90b7e0_0 .net "mem_resp_valid_i", 0 0, v0x5e279c90d420_0;  1 drivers
v0x5e279c90b8a0_0 .var "next_state", 2 0;
v0x5e279c90b980_0 .var "ptw_pte_o", 31 0;
v0x5e279c90ba60_0 .var "ptw_req_ready_o", 0 0;
v0x5e279c90bb20_0 .net "ptw_req_valid_i", 0 0, v0x5e279c90d690_0;  1 drivers
v0x5e279c90bbe0_0 .net "ptw_resp_ready_i", 0 0, v0x5e279c90d760_0;  1 drivers
v0x5e279c90bca0_0 .var "ptw_resp_valid_o", 0 0;
v0x5e279c90bd60_0 .net "ptw_vaddr_i", 31 0, v0x5e279c90d900_0;  1 drivers
v0x5e279c90be40_0 .net "rst", 0 0, v0x5e279c90da70_0;  1 drivers
v0x5e279c90bf00_0 .var "state", 2 0;
v0x5e279c90bfe0_0 .var "vaddr_reg", 31 0;
v0x5e279c90c0c0_0 .net "vpn0", 9 0, L_0x5e279c90dec0;  1 drivers
v0x5e279c90c1a0_0 .net "vpn1", 9 0, L_0x5e279c90ddc0;  1 drivers
E_0x5e279c8ca1f0 .event posedge, v0x5e279c90afa0_0;
E_0x5e279c8ca6a0/0 .event edge, v0x5e279c90bf00_0, v0x5e279c90bb20_0, v0x5e279c90b7e0_0, v0x5e279c90b4c0_0;
E_0x5e279c8ca6a0/1 .event edge, v0x5e279c90bbe0_0;
E_0x5e279c8ca6a0 .event/or E_0x5e279c8ca6a0/0, E_0x5e279c8ca6a0/1;
L_0x5e279c90ddc0 .part v0x5e279c90bfe0_0, 22, 10;
L_0x5e279c90dec0 .part v0x5e279c90bfe0_0, 12, 10;
L_0x5e279c91e000 .concat [ 2 10 32 0], L_0x75bcf8356060, L_0x5e279c90ddc0, L_0x75bcf8356018;
L_0x5e279c91e1f0 .part L_0x5e279c91e000, 0, 32;
L_0x5e279c91e310 .part v0x5e279c90b060_0, 10, 22;
L_0x5e279c91e3e0 .concat [ 2 10 22 0], L_0x75bcf83560a8, L_0x5e279c90dec0, L_0x5e279c91e310;
L_0x5e279c91e610 .part L_0x5e279c91e3e0, 0, 32;
S_0x5e279c90c440 .scope task, "ptw_request" "ptw_request" 3 135, 3 135 0, S_0x5e279c879030;
 .timescale 0 0;
v0x5e279c90c610_0 .var "pte_result", 31 0;
v0x5e279c90c710_0 .var "vaddr", 31 0;
E_0x5e279c8cb8b0 .event edge, v0x5e279c90bca0_0;
E_0x5e279c8cb2b0 .event edge, v0x5e279c90ba60_0;
TD_test_ptw.ptw_request ;
T_0.0 ;
    %load/vec4 v0x5e279c90d5c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5e279c8cb2b0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5e279c8ca1f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e279c90d690_0, 0, 1;
    %load/vec4 v0x5e279c90c710_0;
    %store/vec4 v0x5e279c90d900_0, 0, 32;
    %wait E_0x5e279c8ca1f0;
    %wait E_0x5e279c8ca1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90d690_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x5e279c90d830_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x5e279c8cb8b0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x5e279c8ca1f0;
    %load/vec4 v0x5e279c90d4f0_0;
    %store/vec4 v0x5e279c90c610_0, 0, 32;
    %vpi_call/w 3 153 "$display", "Wait for response: addr=0x%08h", v0x5e279c90d4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e279c90d760_0, 0, 1;
    %wait E_0x5e279c8ca1f0;
    %wait E_0x5e279c8ca1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90d760_0, 0, 1;
    %wait E_0x5e279c8ca1f0;
    %end;
S_0x5e279c90c7f0 .scope task, "reset_dut" "reset_dut" 3 122, 3 122 0, S_0x5e279c879030;
 .timescale 0 0;
TD_test_ptw.reset_dut ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e279c90da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90d760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e279c90d900_0, 0, 32;
    %wait E_0x5e279c8ca1f0;
    %wait E_0x5e279c8ca1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90da70_0, 0, 1;
    %wait E_0x5e279c8ca1f0;
    %end;
S_0x5e279c90c9d0 .scope task, "verify_result" "verify_result" 3 162, 3 162 0, S_0x5e279c879030;
 .timescale 0 0;
v0x5e279c90cc00_0 .var "exp_pte", 31 0;
v0x5e279c90cd00_0 .var "got_pte", 31 0;
v0x5e279c90cde0_0 .var "test_name", 255 0;
TD_test_ptw.verify_result ;
    %load/vec4 v0x5e279c90cd00_0;
    %load/vec4 v0x5e279c90cc00_0;
    %cmp/ne;
    %jmp/0xz  T_2.4, 6;
    %vpi_call/w 3 169 "$display", "ERROR [%s]: PTE mismatch", v0x5e279c90cde0_0 {0 0 0};
    %vpi_call/w 3 170 "$display", "  Expected: 0x%08h", v0x5e279c90cc00_0 {0 0 0};
    %vpi_call/w 3 171 "$display", "  Got:      0x%08h", v0x5e279c90cd00_0 {0 0 0};
    %vpi_call/w 3 172 "$display", "  VAddr was: 0x%08h", v0x5e279c90dd20_0 {0 0 0};
    %load/vec4 v0x5e279c90dbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e279c90dbe0_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 175 "$display", "PASS [%s]: PTE=0x%08h", v0x5e279c90cde0_0, v0x5e279c90cd00_0 {0 0 0};
    %load/vec4 v0x5e279c90dc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e279c90dc80_0, 0, 32;
T_2.5 ;
    %end;
    .scope S_0x5e279c90a730;
T_3 ;
    %wait E_0x5e279c8ca6a0;
    %load/vec4 v0x5e279c90bf00_0;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %load/vec4 v0x5e279c90bf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5e279c90bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
T_3.8 ;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5e279c90b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.14, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
T_3.15 ;
T_3.13 ;
T_3.10 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5e279c90b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
T_3.16 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5e279c90bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e279c90b8a0_0, 0, 3;
T_3.18 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5e279c90a730;
T_4 ;
    %wait E_0x5e279c8ca1f0;
    %load/vec4 v0x5e279c90be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e279c90bf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90bfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b220_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e279c90b8a0_0;
    %assign/vec4 v0x5e279c90bf00_0, 0;
    %load/vec4 v0x5e279c90bf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5e279c90bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x5e279c90bd60_0;
    %assign/vec4 v0x5e279c90bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90ba60_0, 0;
    %load/vec4 v0x5e279c90b140_0;
    %assign/vec4 v0x5e279c90b3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
T_4.11 ;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5e279c90b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x5e279c90b4c0_0;
    %assign/vec4 v0x5e279c90b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.16, 9;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x5e279c90c0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e279c90b980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x5e279c90b300_0;
    %assign/vec4 v0x5e279c90b3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
T_4.17 ;
T_4.15 ;
T_4.12 ;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5e279c90b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x5e279c90b4c0_0;
    %assign/vec4 v0x5e279c90b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90b720_0, 0;
    %load/vec4 v0x5e279c90b4c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90b980_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5e279c90b4c0_0;
    %assign/vec4 v0x5e279c90b980_0, 0;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
T_4.18 ;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5e279c90bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90bca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90ba60_0, 0;
T_4.22 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e279c90a730;
T_5 ;
    %wait E_0x5e279c8ca1f0;
    %load/vec4 v0x5e279c90b660_0;
    %load/vec4 v0x5e279c90b5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 4 249 "$display", "[MEM] Request: addr=0x%08h", v0x5e279c90b3e0_0 {0 0 0};
T_5.0 ;
    %load/vec4 v0x5e279c90b7e0_0;
    %load/vec4 v0x5e279c90b720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call/w 4 252 "$display", "[MEM] Response: data=0x%08h", v0x5e279c90b4c0_0 {0 0 0};
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e279c879030;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x5e279c90cea0_0;
    %inv;
    %store/vec4 v0x5e279c90cea0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e279c879030;
T_7 ;
    %fork t_1, S_0x5e279c8c6400;
    %jmp t_0;
    .scope S_0x5e279c8c6400;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e279c8a6360_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5e279c8a6360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e279c8a6360_0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %load/vec4 v0x5e279c8a6360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e279c8a6360_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 8193, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %pushi/vec4 12289, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %pushi/vec4 536870927, 0, 32;
    %ix/load 4, 768, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %pushi/vec4 553648143, 0, 32;
    %ix/load 4, 769, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e279c90db40, 4, 0;
    %end;
    .scope S_0x5e279c879030;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x5e279c879030;
T_8 ;
    %wait E_0x5e279c8ca1f0;
    %load/vec4 v0x5e279c90da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90d420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e279c90d0c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e279c90d280_0;
    %load/vec4 v0x5e279c90d190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %wait E_0x5e279c8ca1f0;
    %load/vec4 v0x5e279c90d020_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5e279c90db40, 4;
    %assign/vec4 v0x5e279c90d0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90d420_0, 0;
    %vpi_call/w 3 106 "$display", "DATA mem_addr_o: data=0x%08h", &PV<v0x5e279c90d020_0, 2, 10> {0 0 0};
    %load/vec4 v0x5e279c90d020_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5e279c90db40, 4;
    %vpi_call/w 3 107 "$display", "DATA sim_memory: data=0x%08h", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 108 "$display", "DATA mem_data_i: data=0x%08h", v0x5e279c90d0c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90d190_0, 0;
T_8.2 ;
    %load/vec4 v0x5e279c90d420_0;
    %load/vec4 v0x5e279c90d350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e279c90d420_0, 0;
    %wait E_0x5e279c8ca1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e279c90d190_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e279c879030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e279c90cea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e279c90dc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e279c90dbe0_0, 0, 32;
    %vpi_call/w 3 188 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 189 "$display", "PTW Unit Test Starting" {0 0 0};
    %vpi_call/w 3 190 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 193 "$display", "\012=== Test 1: Reset Functionality ===" {0 0 0};
    %fork TD_test_ptw.reset_dut, S_0x5e279c90c7f0;
    %join;
    %load/vec4 v0x5e279c90d5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call/w 3 196 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5e279c90dbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e279c90dbe0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 199 "$display", "PASS: PTW ready after reset" {0 0 0};
    %load/vec4 v0x5e279c90dc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e279c90dc80_0, 0, 32;
T_9.1 ;
    %vpi_call/w 3 204 "$display", "\012=== Test 2: Two-Level Page Walk ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e279c90dd20_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5e279c90cf60_0, 0, 32;
    %load/vec4 v0x5e279c90dd20_0;
    %store/vec4 v0x5e279c90c710_0, 0, 32;
    %fork TD_test_ptw.ptw_request, S_0x5e279c90c440;
    %join;
    %load/vec4 v0x5e279c90c610_0;
    %store/vec4 v0x5e279c90d9d0_0, 0, 32;
    %load/vec4 v0x5e279c90d9d0_0;
    %store/vec4 v0x5e279c90cd00_0, 0, 32;
    %load/vec4 v0x5e279c90cf60_0;
    %store/vec4 v0x5e279c90cc00_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5535599, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 762078582, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701585008, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634166048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2002873451, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e279c90cde0_0, 0, 256;
    %fork TD_test_ptw.verify_result, S_0x5e279c90c9d0;
    %join;
    %delay 100, 0;
    %vpi_call/w 3 277 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 278 "$display", "PTW Test Summary:" {0 0 0};
    %vpi_call/w 3 279 "$display", "  Tests Passed: %d", v0x5e279c90dc80_0 {0 0 0};
    %vpi_call/w 3 280 "$display", "  Tests Failed: %d", v0x5e279c90dbe0_0 {0 0 0};
    %load/vec4 v0x5e279c90dbe0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 283 "$display", "  ALL TESTS PASSED!" {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 285 "$display", "  SOME TESTS FAILED!" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 287 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 289 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5e279c879030;
T_10 ;
    %delay 50000, 0;
    %vpi_call/w 3 295 "$display", "ERROR: PTW test timeout!" {0 0 0};
    %vpi_call/w 3 296 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_ptw.v";
    "ptw.v";
