*$
* TPS25810
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS25810
* Date: 08SEP2015
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: 
* Datasheet: 
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS25810_TRANS AUDIOb AUX CC1 CC2 CHG CHG_HI DEBUGb EN FAULT_B GND GND IN1
+  IN1 IN2 LD_DETb OUT OUT POLb PWPD REF UFPb  
D_U3_D24         0 U3_148M_AUDIO D_D1 
X_U3_U50         ISENSE U3_N16716370 U3_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U3_C10         U3_12_5M_POL 0  1u  
V_U3_V5         U3_N16816263 0 1
X_U3_U38         UFP AUXOK U3_UFP_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U21         U3_CHANGE U3_BUF_OUT U3_SET1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V14         U3_N17087606 0 1
X_U3_U54         U3_AUDIO_TIME_SET U3_AUDIO_SENB INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U825         U3_N16715856 U3_N16715498 U3_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_ABMII13         U3_N17087606 U3_2_1S_LD VALUE {
+  if(V(U3_LD_SENB)>0.5,0.238u,0)    }
X_U3_U841         U3_148M_AUDIO U3_12_5M_AUDIO U3_BUFIN_AUDIO N17079664
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U3_ABMII7         U3_N17062085 U3_12_5M_POL VALUE {
+  if(V(U3_POL_SENB)>0.5,40u,0)    }
C_U3_C12         U3_12_5M_DEBUG 0  1u  
E_U3_ABM5         U3_LD_SENSE 0 VALUE { if(V(U3_LD_DET_EN)>0.5 &
+  V(ISENSE)>1.77,1,0)    }
V_U3_V8         U3_N17062085 0 1
X_U3_U25         U3_8_2MS U3_BUF_OUT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_S15    U3_AUDIOEN 0 AUDIOB 0 CURRENT_LIMIT_U3_S15 
V_U3_V10         U3_N17069557 0 1
D_U3_D25         0 U3_2_1S_LD D_D1 
D_U3_D7         U3_148M_UFP U3_N16816263 D_D1 
X_U3_U843         AUXOK U3_AUXOKB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABMII9         U3_N17069557 U3_12_5M_DEBUG VALUE {
+  if(V(U3_DEBUG_SENB)>0.5,40u,0)    }
X_U3_U44         U3_ILIM_DET U3_N16715856 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U26         U3_BUFIN_LD U3_BUFOUT_LD BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U837         U3_BUFIN_UFP U3_BUF_OUT_UFP BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U3_D26         U3_2_1S_LD U3_N17087606 D_D1 
X_U3_U36         ENOK U3_BUFOUT_DEBUG U3_DEBUGEN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U3_D13         U3_12_5M_POL U3_N17062085 D_D1 
C_U3_C6         U3_12_5M_UFP 0  1u  
X_U3_U28         ENOK U3_BUF_OUT U3_N16716424 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U42         DEBUG AUXOK U3_DEBUG_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C14         U3_12_5M_AUDIO 0  1u  
E_U3_ABM3         ILIM 0 VALUE { if(V(HI)>0.5,3.34,1.67)    }
C_U3_C17         U3_65_4M_LD 0  1u IC=0 
D_U3_D14         0 U3_12_5M_POL D_D1 
D_U3_D17         0 U3_12_5M_DEBUG D_D1 
D_U3_D8         0 U3_148M_UFP D_D1 
X_U3_U29         ENOK U3_BUFOUT_LD U3_LDEN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C11         U3_148M_POL 0  1u IC=0 
D_U3_D18         U3_12_5M_DEBUG U3_N17069557 D_D1 
G_U3_ABMII3         U3_N16816320 U3_12_5M_UFP VALUE {
+  if(V(U3_UFP_SENB)>0.5,40u,0)    }
V_U3_V12         U3_N17079479 0 1
X_U3_S4    U3_SET0 0 U3_8_2MS 0 CURRENT_LIMIT_U3_S4 
E_U3_ABM1         U3_N16716370 0 VALUE { V(ILIM)     }
G_U3_ABMII14         U3_N17087565 U3_65_4M_LD VALUE {
+  if(V(U3_LD_TIME_SET)>0.5,7.645u,0)    }
G_U3_ABMII11         U3_N17079479 U3_12_5M_AUDIO VALUE {
+  if(V(U3_AUDIO_SENB)>0.5,40u,0)    }
C_U3_C150         0 U3_N16716240  1n  
V_U3_V4         U3_N16816320 0 1
C_U3_C13         U3_148M_DEBUG 0  1u IC=0 
X_U3_U32         ENOK U3_BUFOUT_AUDIO U3_AUDIOEN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_ABMII8         U3_N17062045 U3_148M_POL VALUE {
+  if(V(U3_POL_TIME_SET)>0.5,3.378u,0)    }
R_U3_R259         U3_N16715856 U3_N16716240  14.4k  
X_U3_U33         U3_BUFIN_POL U3_BUFOUT_POL BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U3_D21         0 U3_12_5M_AUDIO D_D1 
X_U3_S3    U3_N16716424 0 FAULT_B 0 CURRENT_LIMIT_U3_S3 
X_U3_S12    UFPEN 0 UFPB 0 CURRENT_LIMIT_U3_S12 
G_U3_ABMII10         U3_N17069516 U3_148M_DEBUG VALUE {
+  if(V(U3_DEBUG_TIME_SET)>0.5,3.378u,0)    }
X_U3_U40         U3_LD_SENSE AUXOK U3_LD_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U3_D5         U3_12_5M_UFP U3_N16816320 D_D1 
X_U3_S25    U3_LD_SENB 0 U3_65_4M_LD 0 CURRENT_LIMIT_U3_S25 
E_U3_ABM4         U3_LD_DET_EN 0 VALUE { if(V(HI)>0.5,1,0)    }
D_U3_D22         U3_12_5M_AUDIO U3_N17079479 D_D1 
X_U3_S5    U3_SET1 0 U3_N16716054 U3_8_2MS CURRENT_LIMIT_U3_S5 
D_U3_D6         0 U3_12_5M_UFP D_D1 
X_U3_S17    U3_POL_SENB 0 U3_148M_POL 0 CURRENT_LIMIT_U3_S17 
V_U3_V15         U3_N17087565 0 1
X_U3_S10    U3_UFP_TIME_SET 0 U3_12_5M_UFP 0 CURRENT_LIMIT_U3_S10 
C_U3_C15         U3_148M_AUDIO 0  1u IC=0 
C_U3_C3         U3_8_2MS 0  1u  
C_U3_C7         U3_148M_UFP 0  1u IC=0 
V_U3_V9         U3_N17062045 0 1
X_U3_S20    U3_DEBUG_SENB 0 U3_148M_DEBUG 0 CURRENT_LIMIT_U3_S20 
X_U3_U35         U3_BUFIN_DEBUG U3_BUFOUT_DEBUG BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U836         U3_148M_UFP U3_12_5M_UFP U3_BUFIN_UFP N17011817
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U37         U3_POS U3_NEG U3_CHANGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABMII12         U3_N17079438 U3_148M_AUDIO VALUE {
+  if(V(U3_AUDIO_TIME_SET)>0.5,3.378u,0)    }
V_U3_V11         U3_N17069516 0 1
X_U3_S18    U3_POLEN 0 POLB 0 CURRENT_LIMIT_U3_S18 
D_U3_D27         U3_65_4M_LD U3_N17087565 D_D1 
X_U3_U41         POL AUXOK U3_POL_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U3_D15         U3_148M_POL U3_N17062045 D_D1 
X_U3_U34         ENOK U3_BUFOUT_POL U3_POLEN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V1         U3_N16716054 0 1Vdc
X_U3_S24    U3_LD_TIME_SET 0 U3_2_1S_LD 0 CURRENT_LIMIT_U3_S24 
D_U3_D28         0 U3_65_4M_LD D_D1 
X_U3_S7    U3_LDEN 0 LD_DETB 0 CURRENT_LIMIT_U3_S7 
X_U3_U51         U3_UFP_TIME_SET U3_UFP_SENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S23    U3_AUDIO_SENB 0 U3_148M_AUDIO 0 CURRENT_LIMIT_U3_S23 
R_U3_R5         U3_ILIM_DET U3_8_2MS  11.832k  
X_U3_S16    U3_POL_TIME_SET 0 U3_12_5M_POL 0 CURRENT_LIMIT_U3_S16 
D_U3_D19         U3_148M_DEBUG U3_N17069516 D_D1 
D_U3_D16         0 U3_148M_POL D_D1 
X_U3_S21    U3_DEBUGEN 0 DEBUGB 0 CURRENT_LIMIT_U3_S21 
X_U3_U55         U3_LD_TIME_SET U3_LD_SENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U39         AUDIO AUXOK U3_AUDIO_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U24         U3_N16715716 U3_CHANGE U3_SET0 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U842         U3_65_4M_LD U3_2_1S_LD U3_BUFIN_LD N17087791
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V13         U3_N17079438 0 1
X_U3_S19    U3_DEBUG_TIME_SET 0 U3_12_5M_DEBUG 0 CURRENT_LIMIT_U3_S19 
D_U3_D20         0 U3_148M_DEBUG D_D1 
X_U3_U839         U3_148M_POL U3_12_5M_POL U3_BUFIN_POL N17062271
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U3_ABMII4         U3_N16816263 U3_148M_UFP VALUE {
+  if(V(U3_UFP_TIME_SET)>0.5,3.378u,0)    }
X_U3_U52         U3_POL_TIME_SET U3_POL_SENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C151         0 U3_N16715498  1n  
X_U3_U43         U3_BUF_OUT U3_N16715716 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U53         U3_DEBUG_TIME_SET U3_DEBUG_SENB INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U22         U3_COMP_OUT ENOK U3_ILIM_DET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U840         U3_148M_DEBUG U3_12_5M_DEBUG U3_BUFIN_DEBUG N17069742
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U823         U3_ILIM_DET U3_N16716240 U3_POS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U31         U3_BUFIN_AUDIO U3_BUFOUT_AUDIO BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U3_D23         U3_148M_AUDIO U3_N17079438 D_D1 
X_U3_U30         ENOK U3_BUF_OUT_UFP UFPEN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R260         U3_ILIM_DET U3_N16715498  14.4k  
X_U3_S11    U3_UFP_SENB 0 U3_148M_UFP 0 CURRENT_LIMIT_U3_S11 
C_U3_C16         U3_2_1S_LD 0  1u  
X_U3_S22    U3_AUDIO_TIME_SET 0 U3_12_5M_AUDIO 0 CURRENT_LIMIT_U3_S22 
E_U4_ABM6         U4_CHG_PASS 0 VALUE { if(V(UFPEN)>0.5 & V(IN1OK)>0.5 &
+  V(IN2OK)>0.5,V(CHG),0)    }
G_U4_ABM2I1         AUX U4_N16671859 VALUE { if(V(U4_SRC_CC1_DIS)>0.5 |
+  V(AUXOK)<0.5 ,0,if(V(HI)>0.5,330u,if(V(U4_CHG_PASS)>0.5,180u,80u)))    }
X_U4_U7         U4_N16897287 CC2 U4_HYS U4_RA_CC2_DET COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U4_R3         GND U4_N16671859  20MEG  
X_U4_U14         U4_RA_CC1_DET U4_RA_CC2_DET AUDIO AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R1         GND U4_N16857283  20MEG  
V_U4_V12         U4_N16897287 GND 175m
X_U4_U9         CC2 U4_N17121186 U4_N171211743 U4_N17121198 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U28         U4_DISABLE_CC2 U4_N17287182 U4_SRC_CC2_DIS N17176883
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U24         U4_DISABLE_CC1 U4_N17174641 U4_SRC_CC1_DIS N17176312
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U4_R4         GND CC2  20MEG  
V_U4_V16         U4_N171211743 GND 100m
X_U4_U8         CC1 U4_N17118807 U4_N171187833 U4_N17199644 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U32         UFPEN U4_N17287182 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM4         U4_N17121186 0 VALUE { if(V(HI)>0.5,2.8,1.8)    }
E_U4_ABM11         POL 0 VALUE { if(V(U4_RD_CC2)>0.5 & V(UFP)>0.5,1,0)    }
X_U4_U17         VCONN_EN U4_N17115142 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D1         U4_N16671859 AUX D_D1 
R_U4_R2         GND CC1  20MEG  
D_U4_D4         U4_N16857283 CC2 D_D1 
E_U4_ABM2         U4_RD_CC1 0 VALUE { if(V(CC1)<1.7 & V(CC1)>175m &
+  V(RACC1)<0.5,1,0)    }
X_U4_U22         UFP U4_N17284403 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM8         U4_DETACH1 0 VALUE {
+  if(V(VCONN_CC1_SET)>0.5,0,V(U4_N17199644))    }
X_U4_U15         U4_RD_CC1 U4_RD_CC2 U4_N17263321 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V15         U4_N171187833 GND 100m
D_U4_D3         U4_N16671859 CC1 D_D1 
V_U4_V10         U4_N16887603 GND 175m
X_U4_U23         U4_RA_CC1_DET U4_N17273999 U4_N17273482 N17274813
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U20         U4_RD_CC1 U4_DETACH2 U4_DISABLE_CC2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U27         U4_RA_CC2_DET U4_N17284403 U4_N17280743 N17279181
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM7         U4_N17247752 0 VALUE { if(V(UFPEN)>0.5 & V(IN1OK)>0.5 &
+  V(IN2OK)>0.5,V(CHG_HI),0)    }
X_U4_U21         U4_RD_CC2 U4_DETACH1 U4_DISABLE_CC1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V9         U4_HYS GND 25m
X_U4_U26         UFP U4_N17273999 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM3         U4_N17118807 0 VALUE { if(V(HI)>0.5,2.8,1.8)    }
G_U4_ABM2I2         AUX U4_N16857283 VALUE { if(V(U4_SRC_CC2_DIS)>0.5 |
+  V(AUXOK)<0.5 ,0,if(V(HI)>0.5,330u,if(V(U4_CHG_PASS)>0.5,180u,80u)))    }
D_U4_D2         U4_N16857283 AUX D_D1 
E_U4_ABM12         RACC2 0 VALUE { if(V(U4_SRC_CC2_DIS)>0.5 |
+  V(VCONN_CC1_SET)>0.5 | V(AUXOK)<0.5,0,V(U4_N17280743))    }
X_U4_U29         U4_RD_CC1 U4_RD_CC2 U4_N17129078 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U4_ABM13         UFP 0 VALUE { if(V(U4_N17129078)>0.5 & V(DEBUG)<0.5,1,0)   
+  }
E_U4_ABM10         RACC1 0 VALUE { if(V(U4_SRC_CC1_DIS)>0.5 |
+  V(VCONN_CC2_SET)>0.5 | V(AUXOK)<0.5 ,0,V(U4_N17273482))    }
E_U4_ABM5         U4_RD_CC2 0 VALUE { if(V(CC2)<1.7 & V(CC2)>175m &
+  V(RACC2)<0.5 ,1,0)    }
X_U4_U6         U4_N16887603 CC1 U4_HYS U4_RA_CC1_DET COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U33         UFPEN U4_N17174641 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U16         RACC1 U4_N17115142 VCONN_CC1_SET N17116221
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U13         U4_CHG_PASS U4_N17247752 HI AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U18         RACC2 U4_N17116773 VCONN_CC2_SET N17117860
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM9         U4_DETACH2 0 VALUE {
+  if(V(VCONN_CC2_SET)>0.5,0,V(U4_N17121198))    }
X_U4_U19         VCONN_EN U4_N17116773 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM14         DEBUG 0 VALUE { if(V(U4_N17263321)>0.5 &
+  V(VCONN_CC1_SET)<0.5 & V(VCONN_CC2_SET)<0.5,1,0)    }
X_U5_U656         U5_N29390 U5_GATE_VCONN_CC2 U5_N30534 NMOSIDEAL_PS PARAMS:
+  K=2.8 VTH=1
X_U5_U44         U5_N60861 U5_N16971276 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U828         VCONN_CC2_SET VCONN_EN U5_N58058 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U5_D9         U5_N17085529 CC1 D_D1 
X_U5_U45         U5_N29380 U5_N29370 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U830         VCONN_CC2_SET VCONN_EN U5_N62652 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U5_V3         0 U5_N30528 0.7Vdc
X_U5_U650         U5_GATE_VCONN_CC1 0 U5_N16977505 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=312.5n IOMIN=0
X_U5_U836         IN1OK IN2OK U5_N59437 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U648         U5_N16902812 0 U5_ISENSE_CC1 U5_ILIM_VCONN VCVSCLIP_PS
+  PARAMS: GAIN=1 VOMAX=20 VOMIN=0
X_U5_U652         U5_GATE_VCONN_CC2 0 U5_N29632 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=312.5n IOMIN=0
D_U5_D13         U5_N30528 CC2 D_D1 
V_U5_V2         U5_N17003706 0 12
X_U5_U826         VCONN_CC1_SET VCONN_EN U5_N56413 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U825         U5_N16974048 U5_N16971276 U5_N16971293 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N29642 0 12
X_U5_U649         U5_N29728 0 U5_ISENSE_CC2 U5_ILIM_VCONN VCVSCLIP_PS PARAMS:
+  GAIN=1 VOMAX=20 VOMIN=0
R_U5_R8         U5_N60861 U5_N16974048  1.154k  
R_U5_R12         U5_N29380 U5_N29362  1.154k  
X_U5_U6         U5_N16973820 U5_N16974048 U5_N16971293 U5_N17013365
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_R7         U5_N60861 U5_N16973820  1.731k  
C_U5_C5         U5_N16974048 0  1u  
X_U5_U829         U5_N29362 U5_N29370 U5_N29384 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_R13         U5_N29380 U5_N29440  1.731k  
R_U5_R5         U5_N17085576 CC1  240m  
X_U5_U837         IN1OK IN2OK U5_N58044 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C3         U5_N16973820 0  1u  
X_U5_U833         U5_N59453 U5_N59437 U5_N60861 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C8         U5_N29362 0  1u  
C_U5_C10         U5_N29440 0  1u  
X_U5_U654         U5_N17013365 U5_N16977505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C4         0 U5_GATE_VCONN_CC1  62.5p IC=0 
R_U5_R6         U5_N30534 CC2  240m  
V_U5_V5         U5_ILIM_VCONN 0 312.5m
X_U5_U657         U5_N29472 U5_N29632 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U7         U5_N29440 U5_N29362 U5_N29384 U5_N29472 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U835         IN1OK IN2OK U5_N55256 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R4         IN2 U5_N14627  240m  
D_U5_D11         0 U5_GATE_VCONN_CC1 D_D1 
C_U5_C9         0 U5_GATE_VCONN_CC2  62.5p IC=0 
X_U5_U831         U5_N56413 U5_N55256 U5_N55705 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U5_D14         0 U5_GATE_VCONN_CC2 D_D1 
D_U5_D10         U5_GATE_VCONN_CC1 U5_N17003706 D_D1 
X_U5_U832         U5_N58058 U5_N58044 U5_N58054 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U5_ABMII1         U5_GATE_VCONN_CC1 0 VALUE {
+  LIMIT((2u)*V(U5_N16902812),0,1m)    }
R_U5_R11         IN2 U5_N29376  240m  
X_U5_H1    U5_N14627 U5_N15063 U5_ISENSE_CC1 0 GATE_DRIVE_VCONN_U5_H1 
X_U5_U834         U5_N62652 U5_N62636 U5_N29380 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U5_ABMII2         U5_GATE_VCONN_CC2 0 VALUE { LIMIT((2u)*V(U5_N29728),0,1m)  
+   }
X_U5_U827         VCONN_CC1_SET VCONN_EN U5_N59453 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U655         U5_N15063 U5_GATE_VCONN_CC1 U5_N17085576 NMOSIDEAL_PS PARAMS:
+  K=2.8 VTH=1
X_U5_U651         U5_GATE_VCONN_CC1 0 U5_N55705 0 VCCS_CLIP_PS PARAMS: GM=-1m
+  IOMAX=0 IOMIN=-125n
X_U5_H2    U5_N29376 U5_N29390 U5_ISENSE_CC2 0 GATE_DRIVE_VCONN_U5_H2 
D_U5_D12         U5_GATE_VCONN_CC2 U5_N29642 D_D1 
X_U5_U653         U5_GATE_VCONN_CC2 0 U5_N58054 0 VCCS_CLIP_PS PARAMS: GM=-1m
+  IOMAX=0 IOMIN=-125n
X_U5_U838         IN1OK IN2OK U5_N62636 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U5_V1         0 U5_N17085529 0.7Vdc
X_U2_U650         U2_GATE 0 U2_N16977505 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=312.44n IOMIN=0
X_U2_U827         IN1OK IN2OK U2_N38876 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C4         0 U2_GATE  53.41p IC=0 
R_U2_R4         IN1 U2_N14627  18m  
X_U2_U651         U2_GATE 0 U2_N38003 0 VCCS_CLIP_PS PARAMS: GM=-1m IOMAX=0
+  IOMIN=-125n
X_U2_U830         U2_N38876 UFPEN U2_N40994 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V2         U2_N17003706 0 12
R_U2_R9         0 OUT  500  
R_U2_R8         U2_N40994 U2_TOFF  1.154k  
X_U2_U829         U2_N36703 UFPEN U2_N38003 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D11         0 U2_GATE D_D1 
X_U2_U655         U2_N15063 U2_GATE U2_N17085576 NMOSIDEAL_PS PARAMS: K=2.8
+  VTH=1
X_U2_U648         U2_N16902812 0 ISENSE ILIM VCVSCLIP_PS PARAMS: GAIN=1
+  VOMAX=20 VOMIN=0
D_U2_D9         U2_N17085529 OUT D_D1 
V_U2_V3         U2_N23466 0 4
C_U2_C5         U2_TOFF 0  1u  
X_U2_U654         U2_N17013365 U2_N16977505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U6         U2_TON U2_TOFF U2_NEG U2_N17013365 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U828         OUT U2_N23466 U2_N230373 VCONN_EN COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_C6         0 OUT  1f IC=0 
X_U2_U826         IN1OK IN2OK U2_N36703 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D10         U2_GATE U2_N17003706 D_D1 
R_U2_R5         U2_N17085576 OUT  18m  
C_U2_C3         U2_TON 0  1u  
X_U2_U44         U2_N40994 U2_N16971276 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII1         U2_GATE 0 VALUE { LIMIT((2u)*V(U2_N16902812),0,1m)    }
X_U2_H1    U2_N14627 U2_N15063 ISENSE 0 GATE_DRIVE_VBUS_U2_H1 
R_U2_R7         U2_N40994 U2_TON  1.731k  
V_U2_V1         0 U2_N17085529 0.7Vdc
X_U2_U825         U2_TOFF U2_N16971276 U2_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V4         U2_N230373 0 0.2
V_U1_V9         U1_N7637958 0 0.9
V_U1_V13         U1_N7643416 0 100m
G_U1_ABMII4         IN1 GND VALUE { IF(V(IN1OK) > 0.5, 2u, 2u)    }
V_U1_V17         U1_N16723465 0 100m
X_U1_U29         U1_N16734375 ENOK AUXOK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABMII3         IN2 GND VALUE { IF(V(IN2OK) > 0.5, 2u, 2u)    }
V_U1_V10         U1_N16723395 0 2.75
X_U1_U49         IN1 U1_N7638368 U1_N7643416 U1_N7644327 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V14         U1_N7643981 0 50m
V_U1_V16         U1_N16722854 0 100m
X_U1_U51         AUX U1_N16723395 U1_N16723465 U1_N16734375 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U48         EN U1_N7637958 U1_N7643981 ENOK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U50         IN2 U1_N16722830 U1_N16722854 U1_N16722864 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V12         U1_N16722830 0 4.1
V_U1_V11         U1_N7638368 0 4.1
X_U1_U28         U1_N16722864 ENOK IN2OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U27         U1_N7644327 ENOK IN1OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R5         REF 0  1k  
R_R4         0 PWPD  1k  
.ENDS TPS25810_TRANS
*$
.subckt CURRENT_LIMIT_U3_S15 1 2 3 4  
S_U3_S15         3 4 1 2 _U3_S15
RS_U3_S15         1 2 1G
.MODEL         _U3_S15 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S15
*$
.subckt CURRENT_LIMIT_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S4
*$
.subckt CURRENT_LIMIT_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S3
*$
.subckt CURRENT_LIMIT_U3_S12 1 2 3 4  
S_U3_S12         3 4 1 2 _U3_S12
RS_U3_S12         1 2 1G
.MODEL         _U3_S12 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S12
*$
.subckt CURRENT_LIMIT_U3_S25 1 2 3 4  
S_U3_S25         3 4 1 2 _U3_S25
RS_U3_S25         1 2 1G
.MODEL         _U3_S25 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S25
*$
.subckt CURRENT_LIMIT_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S5
*$
.subckt CURRENT_LIMIT_U3_S17 1 2 3 4  
S_U3_S17         3 4 1 2 _U3_S17
RS_U3_S17         1 2 1G
.MODEL         _U3_S17 VSWITCH Roff=10e6 Ron=1m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S17
*$
.subckt CURRENT_LIMIT_U3_S10 1 2 3 4  
S_U3_S10         3 4 1 2 _U3_S10
RS_U3_S10         1 2 1G
.MODEL         _U3_S10 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S10
*$
.subckt CURRENT_LIMIT_U3_S20 1 2 3 4  
S_U3_S20         3 4 1 2 _U3_S20
RS_U3_S20         1 2 1G
.MODEL         _U3_S20 VSWITCH Roff=10e6 Ron=1m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S20
*$
.subckt CURRENT_LIMIT_U3_S18 1 2 3 4  
S_U3_S18         3 4 1 2 _U3_S18
RS_U3_S18         1 2 1G
.MODEL         _U3_S18 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S18
*$
.subckt CURRENT_LIMIT_U3_S24 1 2 3 4  
S_U3_S24         3 4 1 2 _U3_S24
RS_U3_S24         1 2 1G
.MODEL         _U3_S24 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S24
*$
.subckt CURRENT_LIMIT_U3_S7 1 2 3 4  
S_U3_S7         3 4 1 2 _U3_S7
RS_U3_S7         1 2 1G
.MODEL         _U3_S7 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S7
*$
.subckt CURRENT_LIMIT_U3_S23 1 2 3 4  
S_U3_S23         3 4 1 2 _U3_S23
RS_U3_S23         1 2 1G
.MODEL         _U3_S23 VSWITCH Roff=10e6 Ron=1m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S23
*$
.subckt CURRENT_LIMIT_U3_S16 1 2 3 4  
S_U3_S16         3 4 1 2 _U3_S16
RS_U3_S16         1 2 1G
.MODEL         _U3_S16 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S16
*$
.subckt CURRENT_LIMIT_U3_S21 1 2 3 4  
S_U3_S21         3 4 1 2 _U3_S21
RS_U3_S21         1 2 1G
.MODEL         _U3_S21 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S21
*$
.subckt CURRENT_LIMIT_U3_S19 1 2 3 4  
S_U3_S19         3 4 1 2 _U3_S19
RS_U3_S19         1 2 1G
.MODEL         _U3_S19 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S19
*$
.subckt CURRENT_LIMIT_U3_S11 1 2 3 4  
S_U3_S11         3 4 1 2 _U3_S11
RS_U3_S11         1 2 1G
.MODEL         _U3_S11 VSWITCH Roff=10e6 Ron=1m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S11
*$
.subckt CURRENT_LIMIT_U3_S22 1 2 3 4  
S_U3_S22         3 4 1 2 _U3_S22
RS_U3_S22         1 2 1G
.MODEL         _U3_S22 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S22
*$
.subckt GATE_DRIVE_VCONN_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends GATE_DRIVE_VCONN_U5_H1
*$
.subckt GATE_DRIVE_VCONN_U5_H2 1 2 3 4  
H_U5_H2         3 4 VH_U5_H2 1
VH_U5_H2         1 2 0V
.ends GATE_DRIVE_VCONN_U5_H2
*$
.subckt GATE_DRIVE_VBUS_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends GATE_DRIVE_VBUS_U2_H1
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2, V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF CSval=0.01pf
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
CS G S {CSval} 
Etest test 0 VALUE={IF(V(D) > V(S), V(G,S), V(G,D))}
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS NSW_PS
*$
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval} 
Etest test 0 VALUE={IF(V(S) > V(D), V(S,G), V(D,G))}
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS PSW_PS
*$
.SUBCKT VCCS_CLIP_PS IOUT_P IOUT_N VIN_P VIN_N PARAMS: GM=1 IOMAX=1 IOMIN=-1
RCTRLP VIN_P 0 1e11
RCTRLN VIN_N 0 1e11
GOUT IOUT_P IOUT_N VALUE={LIMIT({GM}*V(VIN_P,VIN_N), {IOMIN},{IOMAX})}
ROUTP IOUT_P 0 1e11
ROUTN IOUT_N 0 1e11
.ends VCCS_CLIP_PS
*$
.SUBCKT VCVSCLIP_PS YP YN POS NEG PARAMS: gain=1 vomax=1 vomin=-1
RP POS 0 1e11
CP POS 0 0.01pF
RN NEG 0 1e11
CN NEG 0 0.01pF
ROUTN YN 0 1e11
COUTN YN 0 0.01pF
EVCLP YP YN VALUE={LIMIT((V(POS)-V(NEG))*{gain},{vomin},{vomax})}
RO YP 0 1e11
.ENDS VCVSCLIP_PS
*$
.SUBCKT SWITCH_PS A SWD SWC PARAMS: vth=500e-3 ron=1e3 roff=1e6 tdelay=1e-9 trise=1e-9 tfall=1e-9 initval=0
VS VSUP 0 DC 1
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vth}), {1-initval}, {initval})}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(trise+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tfall+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT VG1 SWC VALUE={V(OUTr)}
XNSW3 SWD VG1 SWC NSW_PS PARAMS: RONval={ron} VTHval=0.5
.ENDS SWITCH_P
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
*RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
