module clk_1s(
	clk,
	clk_1s
);

	input clk;
	output reg clk_1s = 0;
	reg [24:0] count_clk = 0;
	
	always @ (posedge clk) begin
		if (count_clk == 25000000) begin
			count_clk <= 0;
			clk_1s <= 1;
		end
		else begin
			count_clk <= count_clk + 1;
			clk_1s <= 0;
		end
	end

endmodule
