$date
	Sun Sep 24 19:58:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_nivel2_teste $end
$var wire 1 ! timer_teste $end
$var wire 4 " segundos_teste [3:0] $end
$var wire 4 # minutos_teste [3:0] $end
$var wire 4 $ dezenas_teste [3:0] $end
$var reg 1 % clearn_teste $end
$var reg 1 & clock_teste $end
$var reg 4 ' data_teste [3:0] $end
$var reg 1 ( enable_teste $end
$var reg 1 ) loadn_teste $end
$scope module DUT $end
$var wire 1 % clear $end
$var wire 1 & clk $end
$var wire 4 * data [3:0] $end
$var wire 1 ( enable $end
$var wire 1 ) load $end
$var wire 1 ! zero $end
$var wire 1 + zero3 $end
$var wire 1 , zero2 $end
$var wire 1 - zero1 $end
$var wire 1 . tc3 $end
$var wire 1 / tc2 $end
$var wire 1 0 tc1 $end
$var wire 4 1 count_us [3:0] $end
$var wire 4 2 count_m [3:0] $end
$var wire 4 3 count_ds [3:0] $end
$scope module ds $end
$var wire 1 % clearn $end
$var wire 1 & clk $end
$var wire 1 ) load $end
$var wire 1 / tc $end
$var wire 1 0 en $end
$var wire 4 4 data [3:0] $end
$var wire 1 , count_end $end
$var reg 4 5 count [3:0] $end
$upscope $end
$scope module ms $end
$var wire 1 % clearn $end
$var wire 1 & clk $end
$var wire 4 6 data [3:0] $end
$var wire 1 / en $end
$var wire 1 ) load $end
$var wire 1 . tc $end
$var wire 1 + count_end $end
$var reg 4 7 count [3:0] $end
$upscope $end
$scope module us $end
$var wire 1 % clearn $end
$var wire 1 & clk $end
$var wire 4 8 data [3:0] $end
$var wire 1 ( en $end
$var wire 1 ) load $end
$var wire 1 0 tc $end
$var wire 1 - count_end $end
$var reg 4 9 count [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
00
0/
0.
x-
x,
x+
bx *
0)
0(
bx '
0&
1%
bx $
bx #
bx "
x!
$end
#1000
1!
1-
1,
1+
b0 "
b0 1
b0 4
b0 9
b0 $
b0 3
b0 5
b0 6
b0 #
b0 2
b0 7
0%
#2000
1%
#3000
b10 '
b10 *
b10 8
#4000
0!
0-
b10 "
b10 1
b10 4
b10 9
1&
#5000
0&
#6000
b1 '
b1 *
b1 8
#7000
0,
b10 $
b10 3
b10 5
b10 6
b1 "
b1 1
b1 4
b1 9
1&
#8000
0&
#9000
b111 '
b111 *
b111 8
#10000
0+
b111 "
b111 1
b111 4
b111 9
b1 $
b1 3
b1 5
b1 6
b10 #
b10 2
b10 7
1&
#11000
0&
#12000
b1001 '
b1001 *
b1001 8
#13000
b1 #
b1 2
b1 7
b111 $
b111 3
b111 5
b111 6
b1001 "
b1001 1
b1001 4
b1001 9
1&
#14000
1)
1(
0&
#15000
b1000 "
b1000 1
b1000 4
b1000 9
1&
#16000
0&
#17000
b111 "
b111 1
b111 4
b111 9
1&
#18000
0&
#19000
b110 "
b110 1
b110 4
b110 9
1&
#20000
0&
#21000
b101 "
b101 1
b101 4
b101 9
1&
#22000
0&
#23000
b100 "
b100 1
b100 4
b100 9
1&
#24000
0&
