module pipe_EX(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_allowin,   // IDå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥
    input  wire        from_valid,     // preIFæ•°æ®å¯ä»¥å‘å‡º

    input  wire [31:0] from_pc, 

    input  wire [18:0] alu_op_ID,         // ALUçš„æ“ä½œç  
    input  wire [31:0] alu_src1_ID,       // ALUçš„è¾“å…?         
    input  wire [31:0] alu_src2_ID,

    input  wire        rf_we_ID,
    input  wire [ 4:0] rf_waddr_ID,
    input  wire        res_from_mem_ID,   // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­?

    input  wire [ 4:0] load_op_ID,
    input  wire [ 2:0] store_op_ID,
    input  wire        data_sram_en_ID,
    input  wire [31:0] data_sram_wdata_ID,

    input  wire [13:0] csr_num_ID,
    input  wire        csr_en_ID,
    input  wire        csr_we_ID,
    input  wire [31:0] csr_wmask_ID,
    input  wire [31:0] csr_wdata_ID,

    input  wire        eret_flush_ID,
    input  wire        flush_WB,        // eretæŒ‡ä»¤ï¼Œæ¸…ç©ºæµæ°´çº¿
    input  wire        flush_MEM,

    input  wire        wb_ex_ID,     // å¼‚å¸¸ä¿¡å·
    input  wire [5:0]  wb_ecode_ID,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    input  wire [8:0]  wb_esubcode_ID, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 

    output wire        to_valid,       // IFæ•°æ®å¯ä»¥å‘å‡º
    output wire        to_allowin,     // å…è®¸preIFé˜¶æ®µçš„æ•°æ®è¿›å…?

    output wire [31:0] alu_result, // ç”¨äºMEMé˜¶æ®µè®¡ç®—ç»“æœ

    output reg         rf_we,          // ç”¨äºè¯»å†™å¯¹æ¯”
    output reg  [ 4:0] rf_waddr,
    output reg         res_from_mem,   // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­? 

    output reg  [ 4:0] load_op,
    output reg         data_sram_en,
    output wire [ 3:0] data_sram_we,
    output reg  [31:0] data_sram_wdata,

    output reg [13:0] csr_num,
    output reg        csr_en,
    output reg        csr_we,
    output reg [31:0] csr_wmask,
    output reg [31:0] csr_wdata,

    output reg         eret_flush,        // eretæŒ‡ä»¤ï¼Œæ¸…ç©ºæµæ°´çº¿

    output reg         wb_ex,     // å¼‚å¸¸ä¿¡å·
    output reg  [5:0]  wb_ecode,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    output reg  [8:0]  wb_esubcode, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 

    output reg  [31:0] PC
);
    wire ready_go;              // æ•°æ®å¤„ç†å®Œæˆä¿¡å·
    reg valid;
    assign ready_go = valid & ~wait_div & ~(mul_en & ~mul_ready);    // å½“å‰æ•°æ®æ˜¯validå¹¶ä¸”è¯»åå†™å†²çªå®Œæˆ?
    assign to_allowin = !valid || ready_go && from_allowin; 
    assign to_valid = valid & ready_go & ~flush_WB;
     
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else if(to_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
            valid <= from_valid;
        end
    end

    wire data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›å…?
    assign data_allowin = from_valid && to_allowin;

    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'b0;
        end
        else if(data_allowin) begin
            PC <= from_pc;
        end
    end

    always @(posedge clk) begin
        if (reset) begin
            rf_waddr <= 5'b0;
            rf_we <= 1'b0;
            res_from_mem <= 1'b0;
        end
        else if(data_allowin) begin
            rf_waddr <= rf_waddr_ID;
            rf_we <= rf_we_ID;
            res_from_mem <= res_from_mem_ID;
        end
    end

    reg [18:0] alu_op;         // ALUçš„æ“ä½œç 
    reg [31:0] alu_src1;       // ALUçš„è¾“å…?
    reg [31:0] alu_src2;
    always @(posedge clk) begin
        if (reset) begin
            alu_op <= 19'b0;
            alu_src1 <= 32'b0;
            alu_src2 <= 32'b0;
        end
        else if(data_allowin) begin
            alu_op <= alu_op_ID;
            alu_src1 <= alu_src1_ID;
            alu_src2 <= alu_src2_ID;
        end
    end

    wire [31:0] alu_result1; // éé™¤æ³•ã?ä¹˜æ³•è¿ç®—ç»“æ?
    reg  [2:0] store_op;      // å­˜å‚¨è¾“å…¥çš„store_op_ID
    wire [3:0] st_b_strb;    // å†…å­˜å†™æ•°æ®å­—èŠ‚æ©ç ?
    wire [3:0] st_h_strb;
    wire [3:0] st_w_strb;
    always @(posedge clk) begin
        if (reset) begin
            load_op         <= 5'b0;
            store_op        <= 3'b0;
            data_sram_en    <= 1'b0;
            data_sram_wdata <= 32'b0;
        end
        else if(data_allowin) begin
            load_op         <= load_op_ID;
            store_op        <= store_op_ID;
            data_sram_en    <= data_sram_en_ID;
            data_sram_wdata <= data_sram_wdata_ID;
        end
    end

    always @(posedge clk) begin
        if (reset) begin
            csr_num <= 14'b0;
            csr_en <= 1'b0;
            csr_we <= 1'b0;
            csr_wmask <= 32'b0;
            csr_wdata <= 32'b0;
            eret_flush <= 1'b0;
        end
        else if(data_allowin) begin
            csr_num <= csr_num_ID;
            csr_en <= csr_en_ID;
            csr_we <= csr_we_ID;
            csr_wmask <= csr_wmask_ID;
            csr_wdata <= csr_wdata_ID;
            eret_flush <= eret_flush_ID;
        end
    end

    always @(posedge clk) begin
        if (reset) begin
            wb_ex <= 1'b0;
            wb_ecode <= 6'b0;
            wb_esubcode <= 9'b0;
        end
        else if(data_allowin) begin
            wb_ex <= wb_ex_ID;
            wb_ecode <= wb_ecode_ID;
            wb_esubcode <= wb_esubcode_ID;
        end
    end

    assign st_b_strb = {4{alu_result1[1:0]==2'b00}} & {4'b0001} |
                       {4{alu_result1[1:0]==2'b01}} & {4'b0010} |
                       {4{alu_result1[1:0]==2'b10}} & {4'b0100} |
                       {4{alu_result1[1:0]==2'b11}} & {4'b1000};
    assign st_h_strb = {4{alu_result1[1:0]==2'b00}} & {4'b0011} |
                       {4{alu_result1[1:0]==2'b10}} & {4'b1100};
    assign st_w_strb = 4'b1111;
    assign data_sram_we = {4{store_op[2]}} & st_b_strb |
                          {4{store_op[1]}} & st_h_strb |
                          {4{store_op[0]}} & st_w_strb;

    alu u_alu(
        .alu_op     (alu_op[11:0]),
        .alu_src1   (alu_src1  ),
        .alu_src2   (alu_src2  ),
        .alu_result (alu_result1)
    ); 

    // 33-bit multiplier
    wire op_mul_w; //32-bit signed multiplication
    wire op_mulh_w; //32-bit signed multiplication
    wire op_mulh_wu; //32-bit unsigned multiplication
    wire mul_en;

    assign op_mul_w  = alu_op[12];
    assign op_mulh_w = alu_op[13];
    assign op_mulh_wu = alu_op[14];
    assign mul_en = op_mul_w | op_mulh_w | op_mulh_wu;

    wire [32:0] multiplier_a;
    wire [32:0] multiplier_b;
    wire [65:0] multiplier_result;

    reg [31:0] mul_result;
    reg mul_ready;

    assign multiplier_a = {{op_mulh_w & alu_src1[31]}, alu_src1};
    assign multiplier_b = {{op_mulh_w & alu_src2[31]}, alu_src2};

    assign multiplier_result = $signed(multiplier_a) * $signed(multiplier_b);
    always@(posedge clk) begin // å°†ä¹˜æ³•ç»“æœå†™å…¥å¯„å­˜å™¨ï¼Œé˜»å¡ä¸€æ‹é˜²æ­¢æ—¶åºé—®é¢?
        if (reset) begin
            mul_result <= 66'b0;
            mul_ready <= 1'b0;
        end
        else if(mul_en) begin
            mul_result <= (op_mul_w) ? multiplier_result[31:0] : multiplier_result[63:32];
            mul_ready <= 1'b1;
        end
        else
            mul_ready <= 1'b0;
    end
    
    // 32-bit divider
    wire        div_en;
    wire        signed_en;
    wire        unsigned_en;
    wire        divisor_tvalid;
    wire        divisor_tready_signed;
    wire        divisor_tready_unsigned;
    wire        dividend_tvalid;
    wire        dividend_tready_signed;
    wire        dividend_tready_unsigned;
    wire        div_out_valid_signed;
    wire        div_out_valid_unsigned;

    reg         clear_valid;
    wire [63:0] div_result_signed;
    wire [63:0] div_result_unsigned;

    always @(posedge clk) begin // ç”¨äºæ‹‰æ‰‹æˆåŠŸåæ—¶é’Ÿä¸Šå‡æ²¿æ¸…é™¤validä¿¡å·
        if (reset) begin
            clear_valid <= 1'b0;
        end
        else if(data_allowin) begin
            clear_valid <= 1'b1;
        end
        else if(divisor_tvalid && ((dividend_tready_signed & signed_en) || (dividend_tready_unsigned & unsigned_en))) begin
            clear_valid <= 1'b0;
        end
    end

    assign signed_en = alu_op[16] | alu_op[15];
    assign unsigned_en = alu_op[18] | alu_op[17];
    assign div_en = signed_en | unsigned_en;
    assign divisor_tvalid = div_en & clear_valid;
    assign dividend_tvalid = div_en & clear_valid;
    signed_div my_signed_div(
        .aclk(clk),
        .s_axis_divisor_tdata(alu_src2),
        .s_axis_divisor_tready(divisor_tready_signed),
        .s_axis_divisor_tvalid(divisor_tvalid & (signed_en)),
        .s_axis_dividend_tdata(alu_src1),
        .s_axis_dividend_tready(dividend_tready_signed),
        .s_axis_dividend_tvalid(dividend_tvalid & (signed_en)),
        .m_axis_dout_tdata(div_result_signed),
        .m_axis_dout_tvalid(div_out_valid_signed)
    );

    unsigned_div my_unsigned_div(
        .aclk(clk),
        .s_axis_divisor_tdata(alu_src2),
        .s_axis_divisor_tready(divisor_tready_unsigned),
        .s_axis_divisor_tvalid(divisor_tvalid & (unsigned_en)),
        .s_axis_dividend_tdata(alu_src1),
        .s_axis_dividend_tready(dividend_tready_unsigned),
        .s_axis_dividend_tvalid(dividend_tvalid & (unsigned_en)),
        .m_axis_dout_tdata(div_result_unsigned),
        .m_axis_dout_tvalid(div_out_valid_unsigned)
    );
    
    assign alu_result = (
        {32{mul_en}} & mul_result |
        {32{alu_op[15]}} & div_result_signed[63:32] |
        {32{alu_op[16]}} & div_result_signed[31:0] |
        {32{alu_op[17]}} & div_result_unsigned[63:32] |
        {32{alu_op[18]}} & div_result_unsigned[31:0] |
        {32{~div_en}} & alu_result1
    );
    
    assign wait_div = div_en & ~div_out_valid_signed & ~div_out_valid_unsigned & ~flush_WB;
endmodule