Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 10:29:48 2024
| Host         : DESKTOP-5JNUKTK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov5640_fun4_lcd_control_sets_placed.rpt
| Design       : ov5640_fun4_lcd
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   628 |
| Unused register locations in slices containing registers |  1146 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            4 |
|      3 |           10 |
|      4 |           35 |
|      5 |           35 |
|      6 |           45 |
|      7 |            3 |
|      8 |           31 |
|      9 |           10 |
|     10 |           55 |
|     11 |            5 |
|     12 |            8 |
|     13 |            4 |
|     14 |            1 |
|     15 |            3 |
|    16+ |          371 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2940 |          859 |
| No           | No                    | Yes                    |            1368 |          611 |
| No           | Yes                   | No                     |             847 |          345 |
| Yes          | No                    | No                     |             737 |          274 |
| Yes          | No                    | Yes                    |            6772 |         2334 |
| Yes          | Yes                   | No                     |            1686 |          619 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                               |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                            Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_dr/scl_i_1_n_0                                                                                                                                                                                                                                              | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__7_1                                                              |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              1 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/data[192]_i_1_n_0                                                                                                                                                          |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              2 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                        |                2 |              2 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              2 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              2 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              3 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/state_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                2 |              4 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/u_cordic/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                                                                    |                                                                                                                                                                                                        |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                        |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/FSM_sequential_char_edge_cnt[3]_i_1_n_0                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                        |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  cam_pclk_IBUF_BUFG                                                       | u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt0                                                                                                                                                                                                                                  | u_ddr3_top/init_calib_complete_reg                                                                                                                                                                     |                1 |              4 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              5 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |                4 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                3 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___14_n_0                                                                                                             |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___68_n_0                                                                                                             |                3 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                2 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___18_n_0                                                                                                             |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                        |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_2_n_0                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                        |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg_1                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                               |                                                                                                                                                                                                        |                1 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                        |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                             |                3 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              7 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char1_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |              7 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/per_frame_clken_r_reg[0]                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                4 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/matrix_p13_i_1__0_n_0                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                1 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                        |                1 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_cfg/i2c_exec                                                                                                                                                                                                                                                | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                5 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                2 |              8 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r_reg_0                                                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                        |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/matrix_p13_i_1__2_n_0                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              9 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char2_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2_n_0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SR[0]                                                                                         |                4 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                4 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                        |                4 |              9 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max3_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                8 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max4_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                7 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max2_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max2_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max3_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max6_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max5_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max5_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max4_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max6_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                2 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max7_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max7_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char3_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char4_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char7_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char5_t                                                                                                                                                                                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/max_match_char6[5]_i_1_n_0                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Erosion_Detector/E[0]                                                                                                                                                                                                                               | u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/SR[0]                                                                                                     |                3 |             10 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/max_y1[9]_i_1_n_0                                                                                                                                                                                                                    | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/max_y2[9]_i_1_n_0                                                                                                                                                                                                                    | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/per_frame_href_r2_reg_1                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/ram_wr_data                                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/x_cnt[9]_i_1__1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/y_cnt[9]_i_1__1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/per_frame_vsync_r_reg_0[0]                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/x_cnt[9]_i_1__0_n_0                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/y_cnt[9]_i_1__0_n_0                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___103_n_0                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_image_process/u4_add_char/SR[0]                                                                                                                                                                      |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/per_frame_href_r2_reg_0                                                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/x_cnt[9]_i_1__7_n_0                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_image_process/u4_add_grid/per_frame_href_r2_reg_1[0]                                                                                                                                                 |                2 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/y_cnt[9]_i_1__7_n_0                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_vertical_projection/max_x1[9]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_vertical_projection/max_x2[9]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                7 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_vsync_r2_reg                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/E[0]                                                                                                                                                                                                                                               | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_clken_r_reg[2]_0[0]                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_clken_r_reg[10]_0[0]                                                                                                                                                                                                          | u_image_process/u1_Sobel_Edge_Detector/SR[0]                                                                                                                                                           |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/per_frame_clken_r_reg[1]_0[0]                                                                                                                                                                          | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/per_frame_href_r_reg[1]_0[0]                                                                                                   |                2 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_href_r2_reg_2                                                                                                                                                                                                                      | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_href_r2_reg_0                                                                                                                                                                                                                      | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/x_cnt[9]_i_1_n_0                                                                                                                                                                                                                             | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/y_cnt[9]_i_1_n_0                                                                                                                                                                                                                             | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_vsync_r_reg[0]                                                                                                                                                                                                                     | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_clken_r_reg_0[0]                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[1]_3[0]                                                                                                                                                                                                     |                                                                                                                                                                                                        |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/min_y_first[9]_i_1_n_0                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/min_y_last[9]_i_1_n_0                                                                                                                                                                                                               | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                5 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/ram_wr_data                                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max1_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                6 |             10 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max1_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                7 |             10 |
|  u_clk_wiz_0/inst/clk_out2                                                | u_lcd_rgb_top/u_rd_id/rd_flag_i_1_n_0                                                                                                                                                                                                                                          | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                4 |             11 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_2_n_0                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                7 |             11 |
|  lcd_pclk_OBUF_BUFG                                                       | u_lcd_rgb_top/u_lcd_driver/sel                                                                                                                                                                                                                                                 | u_ddr3_top/init_calib_complete_reg                                                                                                                                                                     |                4 |             11 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                3 |             11 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                              |                4 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                5 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                        |               12 |             12 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_clk_wiz_0/inst/clk_out2                                                | u_image_process/u3_Get_EigenValue/sys_rst_n_1                                                                                                                                                                                                                                  | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                6 |             13 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_cfg/sel                                                                                                                                                                                                                                                     | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                4 |             13 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             13 |
|  u_clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |                5 |             14 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             15 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/init_calib_complete_reg                                                                                                                                                                     |                6 |             15 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_85                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_6                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_76                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_94                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_95                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_57                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_96                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_67                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_97                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               10 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_98                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_86                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_46                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_63                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_71                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_55                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_47                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                9 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_68                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_54                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_61                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_7                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_40                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_41                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_50                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_64                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_66                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_70                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_53                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_73                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_58                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_78                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_81                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_44                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_83                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_84                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_43                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_48                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_69                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_80                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_87                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_88                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_9                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_89                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_65                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_90                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_91                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_92                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_93                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_8                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_42                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_5                                                                                                                                                                                                           | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_56                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_59                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                        |                2 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_60                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_99                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_ov5640_dri/u_cmos_capture_data/cmos_data_t_0                                                                                                                                                                                                                                 | u_ddr3_top/init_calib_complete_reg                                                                                                                                                                     |                5 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[4][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  lcd_pclk_OBUF_BUFG                                                       | u_lcd_rgb_top/u_lcd_driver/v_cnt_reg[10]_0                                                                                                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/data[192]_i_1_n_0                                                                                                                                                          |               16 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/per_frame_vsync_r2_reg                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_134                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_156                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_159                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_15                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_25                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_147                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_144                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_138                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_141                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_132                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_149                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_20                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_23                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_136                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_143                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_155                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_139                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_17                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_163                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_157                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_135                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_145                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_16                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_133                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_18                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_137                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_148                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_166                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_21                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_158                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_22                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_14                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_146                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_160                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_162                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_142                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_165                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_26                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_27                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_28                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_19                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_153                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_29                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_151                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_30                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_31                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_32                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_33                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_34                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_35                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_154                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_150                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_161                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_24                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_36                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_37                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_38                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_140                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_152                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_164                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_39                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_115                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_107                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_119                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_clken_r_reg_2                                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_121                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_109                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_108                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_clken_r_reg_1                                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_111                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_123                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_124                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_125                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_12                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_128                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_126                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_11                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_114                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_102                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_10                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_clken_r_reg                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_117                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_106                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_118                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_116                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_122                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_127                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_113                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_120                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_129                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_13                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_clken_r_reg_0                                                                                                                                                                                                            | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_130                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_100                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_131                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_112                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_104                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_105                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_103                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_101                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_110                                                                                                                                                                                                         | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_52                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_49                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_62                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_51                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_72                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_45                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_74                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_75                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_79                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_82                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_77                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                4 |             16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                7 |             17 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |                4 |             17 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                    | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                4 |             18 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |               10 |             18 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                7 |             18 |
|  lcd_pclk_OBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                    | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                4 |             18 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                6 |             18 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |                6 |             19 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/sys_rst_n_1                                                                                                                                                                                                                                  |                                                                                                                                                                                                        |                6 |             20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                5 |             20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                3 |             20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                6 |             20 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_dr/addr_t                                                                                                                                                                                                                                                   | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |               10 |             23 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/rd_addr_cnt                                                                                                                                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             24 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/wr_addr_cnt                                                                                                                                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             24 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                8 |             24 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               11 |             24 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |                3 |             24 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               10 |             25 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char1_reg[0]_i_1_n_0                                                                                                                                                                                                          | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               12 |             25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/app_addr_rd                                                                                                                                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |             26 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/app_addr_wr                                                                                                                                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |             26 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               11 |             26 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |                9 |             27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                7 |             27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               14 |             27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               11 |             27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               10 |             27 |
|  cam_pclk_IBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                7 |             27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               13 |             29 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                9 |             30 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_ddr3_top/u_ddr3_fifo_ctrl/data[192]_i_1_n_0                                                                                                                                                          |               10 |             32 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               23 |             36 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               24 |             38 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_Bit_Dilation_Detector/Q[0]                                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |                9 |             40 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/E[0]                                                                                                                                                                                                                                 | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               14 |             40 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               25 |             42 |
|  i2c_dri_clk                                                              |                                                                                                                                                                                                                                                                                | u_ov5640_dri/u_i2c_dr/sys_rst_n                                                                                                                                                                        |               31 |             43 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               19 |             46 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               16 |             47 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             48 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               19 |             48 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               23 |             48 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/init_calib_complete_reg                                                                                                                                                                     |               29 |             49 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[1]_1[0]                                                                                                                                                                                                     | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               16 |             50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[0]_0[0]                                                                                                                                                                                                     | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               12 |             51 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                        |               20 |             64 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                        |               16 |             64 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               17 |             64 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                        |               16 |             64 |
|  u4_add_char/char1_pixel_index0                                           |                                                                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               24 |             64 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                        |               17 |             64 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |               18 |             70 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/i[4]_i_2_n_0                                                                                                                                                               |               25 |             88 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/data[245]_i_1_n_0                                                                                                                                                          |               41 |             88 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/data[250]_i_1_n_0                                                                                                                                                          |               34 |             88 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             96 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             96 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             96 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |               39 |            100 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               13 |            104 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               13 |            104 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               13 |            104 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               14 |            112 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               14 |            112 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               14 |            112 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               14 |            112 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_ddr3_top/u_ddr3_fifo_ctrl/datain_t[253]_i_1_n_0                                                                                                                                                      |               41 |            128 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/E[0]                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |               84 |            160 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                        |              110 |            256 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |              111 |            256 |
|  lcd_pclk_OBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |               98 |            256 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_eigenvalue_reg[39]_i_1_n_0                                                                                                                                                                                                             | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |              213 |            280 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_eigenvalue_temp_reg[39]_i_1_n_3                                                                                                                                                                                                        | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |              280 |            280 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |               94 |            318 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                        |               43 |            344 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_vsync_r_reg[2]_3                                                                                                                                                                                                              | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |              178 |            384 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                        |               48 |            384 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_15_0                                                                                                                                            |              385 |            861 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |              744 |           2596 |
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


