{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511304644119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511304644126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:50:43 2017 " "Processing started: Tue Nov 21 16:50:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511304644126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304644126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304644126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511304649458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511304649458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_50_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_50_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_50_counter-behavior " "Found design unit 1: divide_by_50_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304668936 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_50_counter " "Found entity 1: divide_by_50_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304668936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304668936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_10_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_10_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_10_counter-behavior " "Found design unit 1: divide_by_10_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669033 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10_counter " "Found entity 1: divide_by_10_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304669033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavior " "Found design unit 1: clock_divider-behavior" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669131 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304669131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_count_nbit-behavior " "Found design unit 1: ring_count_nbit-behavior" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669245 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_count_nbit " "Found entity 1: ring_count_nbit" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304669245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_count_3bit_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_count_3bit_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_count_3bit_sys-structure " "Found design unit 1: ring_count_3bit_sys-structure" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669355 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_count_3bit_sys " "Found entity 1: ring_count_3bit_sys" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511304669355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304669355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ring_count_3bit_sys " "Elaborating entity \"ring_count_3bit_sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511304669612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ring_count_nbit ring_count_nbit:ring3 A:behavior " "Elaborating entity \"ring_count_nbit\" using architecture \"A:behavior\" for hierarchy \"ring_count_nbit:ring3\"" {  } { { "ring_count_3bit_sys.vhd" "ring3" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511304669658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_divider clock_divider:clk_div A:behavior " "Elaborating entity \"clock_divider\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\"" {  } { { "ring_count_3bit_sys.vhd" "clk_div" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511304669713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divide_by_50_counter clock_divider:clk_div\|divide_by_50_counter:cnt6 A:behavior " "Elaborating entity \"divide_by_50_counter\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\|divide_by_50_counter:cnt6\"" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "cnt6" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511304669769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divide_by_10_counter clock_divider:clk_div\|divide_by_10_counter:cnt5 A:behavior " "Elaborating entity \"divide_by_10_counter\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\|divide_by_10_counter:cnt5\"" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "cnt5" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511304669823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511304671355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511304671355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511304671509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511304673110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511304673110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511304673976 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511304673976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511304673976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511304673976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511304674184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 16:51:14 2017 " "Processing ended: Tue Nov 21 16:51:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511304674184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511304674184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511304674184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511304674184 ""}
