# VHDL Reaction Timer - ENEL373 2020

### Authors

- Christopher Dewhurst
- Jessie Fahey
- Grace Kaye-Blake

## Project Brief

The goal of this project was to create a reaction timer using VHDL for the [Nexys 4 DDR development board](https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/start).

Each source file should contain a description of it's functionality.
