#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec 17 15:25:05 2017
# Process ID: 5996
# Log file: F:/Project/vivado.log
# Journal file: F:/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Project/Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_runs impl_2
[Sun Dec 17 15:25:40 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:25:41 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 719.586 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Sun Dec 17 15:27:22 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 719.586 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A57F56A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A57F56A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A57F56A
set_property PROGRAM.FILE {F:/Project/Project.runs/impl_2/Main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Project/Project.runs/impl_2/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run impl_2
launch_runs impl_2
[Sun Dec 17 15:46:16 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
reset_run synth_2
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 796.371 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Sun Dec 17 15:47:25 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:47:25 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 796.371 ; gain = 0.000
reset_run synth_2
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 797.379 ; gain = 0.000
reset_run impl_2
launch_runs impl_2
[Sun Dec 17 15:48:58 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:48:58 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 797.379 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Sun Dec 17 15:50:44 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 797.379 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A57F56A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A57F56A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A57F56A
set_property PROGRAM.FILE {F:/Project/Project.runs/impl_2/Main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Project/Project.runs/impl_2/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2
launch_runs impl_2
[Sun Dec 17 15:57:08 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Sun Dec 17 15:57:32 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:57:32 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.105 ; gain = 0.000
reset_run synth_2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_run' was cancelled
launch_runs impl_2
[Sun Dec 17 15:58:36 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:58:36 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.105 ; gain = 0.000
reset_run synth_2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 814.105 ; gain = 0.000
INFO: [Common 17-344] 'reset_run' was cancelled
launch_runs impl_2
[Sun Dec 17 15:59:14 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
[Sun Dec 17 15:59:14 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.105 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Sun Dec 17 16:00:52 2017] Launched impl_2...
Run output will be captured here: F:/Project/Project.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Project/Project.runs/impl_2/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A57F56A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183A57F56A
close_hw
reset_run synth_2
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.105 ; gain = 0.000
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/OnOff.sv" into library work [F:/Project/Project.srcs/sources_1/new/OnOff.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sun Dec 17 16:07:11 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 16:10:27 2017...
