
---------- Begin Simulation Statistics ----------
final_tick                                 2921560200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 415642                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670144                       # Number of bytes of host memory used
host_op_rate                                   488669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.84                       # Real time elapsed on the host
host_tick_rate                              101296807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11987731                       # Number of instructions simulated
sim_ops                                      14093988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002922                       # Number of seconds simulated
sim_ticks                                  2921560200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.235811                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  778213                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1211494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             60452                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1269703                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             221193                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          291327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            70134                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2114065                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  276448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7771                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    11987731                       # Number of instructions committed
system.cpu.committedOps                      14093988                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.218563                       # CPI: cycles per instruction
system.cpu.discardedOps                        152924                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            7083983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1670895                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           891976                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          769761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.820639                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         14607801                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 9459499     67.12%     67.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                 142498      1.01%     68.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              517      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                2566381     18.21%     86.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1925093     13.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14093988                       # Class of committed instruction
system.cpu.tickCycles                        13838040                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1288                       # Transaction distribution
system.membus.trans_dist::WritebackClean          271                       # Transaction distribution
system.membus.trans_dist::CleanEvict              749                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1797                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1797                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            617                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1264                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       278336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  335168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3678                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012507                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.111147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3632     98.75%     98.75% # Request fanout histogram
system.membus.snoop_fanout::1                      46      1.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3678                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14694600                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3262800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16196850                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             235392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        82432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13516066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67054583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80570649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13516066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13516066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28215061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28215061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28215061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13516066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67054583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108785710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002698263950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1555                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31624050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                95599050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9268.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28018.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1155                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.826446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.932622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.561303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          150     20.66%     20.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          190     26.17%     46.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93     12.81%     59.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      6.61%     66.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      6.75%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      3.44%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.89%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.10%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142     19.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.461538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.855484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.647593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             61     78.21%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            10     12.82%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      1.28%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      2.56%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.28%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47     60.26%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.28%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     37.18%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 218368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  235392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2921556800                       # Total gap between requests
system.mem_ctrls.avgGap                     558294.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       183424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 11960732.488072639331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 62782892.510652348399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28718901.633449140936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14574000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     81025050                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  65185208150                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23620.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26470.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41919748.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4098360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2163150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19170900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5428800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        538893960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        668074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1468319250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.580522                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1731620300                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1092439900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5190780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1414620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        154752150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        991561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1385129610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.106133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2575813050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    248247150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       200                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3676496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3676496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3676496                       # number of overall hits
system.cpu.icache.overall_hits::total         3676496                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          617                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          617                       # number of overall misses
system.cpu.icache.overall_misses::total           617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34078000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34078000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34078000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34078000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3677113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3677113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3677113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3677113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000168                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000168                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55231.766613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55231.766613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55231.766613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55231.766613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.icache.writebacks::total               271                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          617                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33831200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33831200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33831200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33831200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000168                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54831.766613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54831.766613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54831.766613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54831.766613                       # average overall mshr miss latency
system.cpu.icache.replacements                    271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3676496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3676496                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          617                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3677113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3677113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55231.766613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55231.766613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33831200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33831200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54831.766613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54831.766613                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.060982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3677113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               617                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5959.664506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.060982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7354843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7354843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4030245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4030245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4036383                       # number of overall hits
system.cpu.dcache.overall_hits::total         4036383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4112                       # number of overall misses
system.cpu.dcache.overall_misses::total          4112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    212817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    212817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    212817000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    212817000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4034028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4034028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4040495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4040495                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56256.145916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56256.145916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51755.107004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51755.107004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8346                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   269.225806                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1288                       # number of writebacks
system.cpu.dcache.writebacks::total              1288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1051                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1051                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    153638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    153638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    175270600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    175270600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000757                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56236.456808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56236.456808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57315.434925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57315.434925                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2221521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2221521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2222469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2222469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61705.696203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61705.696203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57519200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57519200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61517.860963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61517.860963                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1808724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1808724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    154320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    154320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54433.862434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54433.862434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1038                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1797                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1797                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     96118800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     96118800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53488.480801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53488.480801                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6138                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6138                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          329                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          329                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050874                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050874                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          326                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          326                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21632600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21632600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66357.668712                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66357.668712                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       176400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       176400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       175200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       175200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           920.060503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4119485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1345.797125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   920.060503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.898497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.898497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          881                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8244139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8244139                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2921560200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
