<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › pxa3xx-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pxa3xx-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-pxa/include/mach/pxa3xx-regs.h</span>
<span class="cm"> *</span>
<span class="cm"> * PXA3xx specific register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Marvell International Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_PXA3XX_REGS_H</span>
<span class="cp">#define __ASM_ARCH_PXA3XX_REGS_H</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Oscillator Configuration Register (OSCC)</span>
<span class="cm"> */</span>
<span class="cp">#define OSCC           __REG(0x41350000)  </span><span class="cm">/* Oscillator Configuration Register */</span><span class="cp"></span>

<span class="cp">#define OSCC_PEN       (1 &lt;&lt; 11)       </span><span class="cm">/* 13MHz POUT */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Service Power Management Unit (MPMU)</span>
<span class="cm"> */</span>
<span class="cp">#define PMCR		__REG(0x40F50000)	</span><span class="cm">/* Power Manager Control Register */</span><span class="cp"></span>
<span class="cp">#define PSR		__REG(0x40F50004)	</span><span class="cm">/* Power Manager S2 Status Register */</span><span class="cp"></span>
<span class="cp">#define PSPR		__REG(0x40F50008)	</span><span class="cm">/* Power Manager Scratch Pad Register */</span><span class="cp"></span>
<span class="cp">#define PCFR		__REG(0x40F5000C)	</span><span class="cm">/* Power Manager General Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PWER		__REG(0x40F50010)	</span><span class="cm">/* Power Manager Wake-up Enable Register */</span><span class="cp"></span>
<span class="cp">#define PWSR		__REG(0x40F50014)	</span><span class="cm">/* Power Manager Wake-up Status Register */</span><span class="cp"></span>
<span class="cp">#define PECR		__REG(0x40F50018)	</span><span class="cm">/* Power Manager EXT_WAKEUP[1:0] Control Register */</span><span class="cp"></span>
<span class="cp">#define DCDCSR		__REG(0x40F50080)	</span><span class="cm">/* DC-DC Controller Status Register */</span><span class="cp"></span>
<span class="cp">#define PVCR		__REG(0x40F50100)	</span><span class="cm">/* Power Manager Voltage Change Control Register */</span><span class="cp"></span>
<span class="cp">#define PCMD(x)		__REG(0x40F50110 + ((x) &lt;&lt; 2))</span>

<span class="cm">/*</span>
<span class="cm"> * Slave Power Management Unit</span>
<span class="cm"> */</span>
<span class="cp">#define ASCR		__REG(0x40f40000)	</span><span class="cm">/* Application Subsystem Power Status/Configuration */</span><span class="cp"></span>
<span class="cp">#define ARSR		__REG(0x40f40004)	</span><span class="cm">/* Application Subsystem Reset Status */</span><span class="cp"></span>
<span class="cp">#define AD3ER		__REG(0x40f40008)	</span><span class="cm">/* Application Subsystem Wake-Up from D3 Enable */</span><span class="cp"></span>
<span class="cp">#define AD3SR		__REG(0x40f4000c)	</span><span class="cm">/* Application Subsystem Wake-Up from D3 Status */</span><span class="cp"></span>
<span class="cp">#define AD2D0ER		__REG(0x40f40010)	</span><span class="cm">/* Application Subsystem Wake-Up from D2 to D0 Enable */</span><span class="cp"></span>
<span class="cp">#define AD2D0SR		__REG(0x40f40014)	</span><span class="cm">/* Application Subsystem Wake-Up from D2 to D0 Status */</span><span class="cp"></span>
<span class="cp">#define AD2D1ER		__REG(0x40f40018)	</span><span class="cm">/* Application Subsystem Wake-Up from D2 to D1 Enable */</span><span class="cp"></span>
<span class="cp">#define AD2D1SR		__REG(0x40f4001c)	</span><span class="cm">/* Application Subsystem Wake-Up from D2 to D1 Status */</span><span class="cp"></span>
<span class="cp">#define AD1D0ER		__REG(0x40f40020)	</span><span class="cm">/* Application Subsystem Wake-Up from D1 to D0 Enable */</span><span class="cp"></span>
<span class="cp">#define AD1D0SR		__REG(0x40f40024)	</span><span class="cm">/* Application Subsystem Wake-Up from D1 to D0 Status */</span><span class="cp"></span>
<span class="cp">#define AGENP		__REG(0x40f4002c)	</span><span class="cm">/* Application Subsystem General Purpose */</span><span class="cp"></span>
<span class="cp">#define AD3R		__REG(0x40f40030)	</span><span class="cm">/* Application Subsystem D3 Configuration */</span><span class="cp"></span>
<span class="cp">#define AD2R		__REG(0x40f40034)	</span><span class="cm">/* Application Subsystem D2 Configuration */</span><span class="cp"></span>
<span class="cp">#define AD1R		__REG(0x40f40038)	</span><span class="cm">/* Application Subsystem D1 Configuration */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Application Subsystem Configuration bits.</span>
<span class="cm"> */</span>
<span class="cp">#define ASCR_RDH		(1 &lt;&lt; 31)</span>
<span class="cp">#define ASCR_D1S		(1 &lt;&lt; 2)</span>
<span class="cp">#define ASCR_D2S		(1 &lt;&lt; 1)</span>
<span class="cp">#define ASCR_D3S		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Application Reset Status bits.</span>
<span class="cm"> */</span>
<span class="cp">#define ARSR_GPR		(1 &lt;&lt; 3)</span>
<span class="cp">#define ARSR_LPMR		(1 &lt;&lt; 2)</span>
<span class="cp">#define ARSR_WDT		(1 &lt;&lt; 1)</span>
<span class="cp">#define ARSR_HWR		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Application Subsystem Wake-Up bits.</span>
<span class="cm"> */</span>
<span class="cp">#define ADXER_WRTC		(1 &lt;&lt; 31)	</span><span class="cm">/* RTC */</span><span class="cp"></span>
<span class="cp">#define ADXER_WOST		(1 &lt;&lt; 30)	</span><span class="cm">/* OS Timer */</span><span class="cp"></span>
<span class="cp">#define ADXER_WTSI		(1 &lt;&lt; 29)	</span><span class="cm">/* Touchscreen */</span><span class="cp"></span>
<span class="cp">#define ADXER_WUSBH		(1 &lt;&lt; 28)	</span><span class="cm">/* USB host */</span><span class="cp"></span>
<span class="cp">#define ADXER_WUSB2		(1 &lt;&lt; 26)	</span><span class="cm">/* USB client 2.0 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WMSL0		(1 &lt;&lt; 24)	</span><span class="cm">/* MSL port 0*/</span><span class="cp"></span>
<span class="cp">#define ADXER_WDMUX3		(1 &lt;&lt; 23)	</span><span class="cm">/* USB EDMUX3 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WDMUX2		(1 &lt;&lt; 22)	</span><span class="cm">/* USB EDMUX2 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WKP		(1 &lt;&lt; 21)	</span><span class="cm">/* Keypad */</span><span class="cp"></span>
<span class="cp">#define ADXER_WUSIM1		(1 &lt;&lt; 20)	</span><span class="cm">/* USIM Port 1 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WUSIM0		(1 &lt;&lt; 19)	</span><span class="cm">/* USIM Port 0 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WOTG		(1 &lt;&lt; 16)	</span><span class="cm">/* USBOTG input */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WFLASH	(1 &lt;&lt; 15)	</span><span class="cm">/* MFP: Data flash busy */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_GEN12		(1 &lt;&lt; 14)	</span><span class="cm">/* MFP: MMC3/GPIO/OST inputs */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WMMC2		(1 &lt;&lt; 13)	</span><span class="cm">/* MFP: MMC2 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WMMC1		(1 &lt;&lt; 12)	</span><span class="cm">/* MFP: MMC1 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WI2C		(1 &lt;&lt; 11)	</span><span class="cm">/* MFP: I2C */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WSSP4		(1 &lt;&lt; 10)	</span><span class="cm">/* MFP: SSP4 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WSSP3		(1 &lt;&lt; 9)	</span><span class="cm">/* MFP: SSP3 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WMAXTRIX	(1 &lt;&lt; 8)	</span><span class="cm">/* MFP: matrix keypad */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WUART3	(1 &lt;&lt; 7)	</span><span class="cm">/* MFP: UART3 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WUART2	(1 &lt;&lt; 6)	</span><span class="cm">/* MFP: UART2 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WUART1	(1 &lt;&lt; 5)	</span><span class="cm">/* MFP: UART1 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WSSP2		(1 &lt;&lt; 4)	</span><span class="cm">/* MFP: SSP2 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WSSP1		(1 &lt;&lt; 3)	</span><span class="cm">/* MFP: SSP1 */</span><span class="cp"></span>
<span class="cp">#define ADXER_MFP_WAC97		(1 &lt;&lt; 2)	</span><span class="cm">/* MFP: AC97 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WEXTWAKE1		(1 &lt;&lt; 1)	</span><span class="cm">/* External Wake 1 */</span><span class="cp"></span>
<span class="cp">#define ADXER_WEXTWAKE0		(1 &lt;&lt; 0)	</span><span class="cm">/* External Wake 0 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * AD3R/AD2R/AD1R bits.  R2-R5 are only defined for PXA320.</span>
<span class="cm"> */</span>
<span class="cp">#define ADXR_L2			(1 &lt;&lt; 8)</span>
<span class="cp">#define ADXR_R5			(1 &lt;&lt; 5)</span>
<span class="cp">#define ADXR_R4			(1 &lt;&lt; 4)</span>
<span class="cp">#define ADXR_R3			(1 &lt;&lt; 3)</span>
<span class="cp">#define ADXR_R2			(1 &lt;&lt; 2)</span>
<span class="cp">#define ADXR_R1			(1 &lt;&lt; 1)</span>
<span class="cp">#define ADXR_R0			(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Values for PWRMODE CP15 register</span>
<span class="cm"> */</span>
<span class="cp">#define PXA3xx_PM_S3D4C4	0x07	</span><span class="cm">/* aka deep sleep */</span><span class="cp"></span>
<span class="cp">#define PXA3xx_PM_S2D3C4	0x06	</span><span class="cm">/* aka sleep */</span><span class="cp"></span>
<span class="cp">#define PXA3xx_PM_S0D2C2	0x03	</span><span class="cm">/* aka standby */</span><span class="cp"></span>
<span class="cp">#define PXA3xx_PM_S0D1C2	0x02	</span><span class="cm">/* aka LCD refresh */</span><span class="cp"></span>
<span class="cp">#define PXA3xx_PM_S0D0C1	0x01</span>

<span class="cm">/*</span>
<span class="cm"> * Application Subsystem Clock</span>
<span class="cm"> */</span>
<span class="cp">#define ACCR		__REG(0x41340000)	</span><span class="cm">/* Application Subsystem Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define ACSR		__REG(0x41340004)	</span><span class="cm">/* Application Subsystem Clock Status Register */</span><span class="cp"></span>
<span class="cp">#define AICSR		__REG(0x41340008)	</span><span class="cm">/* Application Subsystem Interrupt Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define CKENA		__REG(0x4134000C)	</span><span class="cm">/* A Clock Enable Register */</span><span class="cp"></span>
<span class="cp">#define CKENB		__REG(0x41340010)	</span><span class="cm">/* B Clock Enable Register */</span><span class="cp"></span>
<span class="cp">#define AC97_DIV	__REG(0x41340014)	</span><span class="cm">/* AC97 clock divisor value register */</span><span class="cp"></span>

<span class="cp">#define ACCR_XPDIS		(1 &lt;&lt; 31)	</span><span class="cm">/* Core PLL Output Disable */</span><span class="cp"></span>
<span class="cp">#define ACCR_SPDIS		(1 &lt;&lt; 30)	</span><span class="cm">/* System PLL Output Disable */</span><span class="cp"></span>
<span class="cp">#define ACCR_D0CS		(1 &lt;&lt; 26)	</span><span class="cm">/* D0 Mode Clock Select */</span><span class="cp"></span>
<span class="cp">#define ACCR_PCCE		(1 &lt;&lt; 11)	</span><span class="cm">/* Power Mode Change Clock Enable */</span><span class="cp"></span>
<span class="cp">#define ACCR_DDR_D0CS		(1 &lt;&lt; 7)	</span><span class="cm">/* DDR SDRAM clock frequency in D0CS (PXA31x only) */</span><span class="cp"></span>

<span class="cp">#define ACCR_SMCFS_MASK		(0x7 &lt;&lt; 23)	</span><span class="cm">/* Static Memory Controller Frequency Select */</span><span class="cp"></span>
<span class="cp">#define ACCR_SFLFS_MASK		(0x3 &lt;&lt; 18)	</span><span class="cm">/* Frequency Select for Internal Memory Controller */</span><span class="cp"></span>
<span class="cp">#define ACCR_XSPCLK_MASK	(0x3 &lt;&lt; 16)	</span><span class="cm">/* Core Frequency during Frequency Change */</span><span class="cp"></span>
<span class="cp">#define ACCR_HSS_MASK		(0x3 &lt;&lt; 14)	</span><span class="cm">/* System Bus-Clock Frequency Select */</span><span class="cp"></span>
<span class="cp">#define ACCR_DMCFS_MASK		(0x3 &lt;&lt; 12)	</span><span class="cm">/* Dynamic Memory Controller Clock Frequency Select */</span><span class="cp"></span>
<span class="cp">#define ACCR_XN_MASK		(0x7 &lt;&lt; 8)	</span><span class="cm">/* Core PLL Turbo-Mode-to-Run-Mode Ratio */</span><span class="cp"></span>
<span class="cp">#define ACCR_XL_MASK		(0x1f)		</span><span class="cm">/* Core PLL Run-Mode-to-Oscillator Ratio */</span><span class="cp"></span>

<span class="cp">#define ACCR_SMCFS(x)		(((x) &amp; 0x7) &lt;&lt; 23)</span>
<span class="cp">#define ACCR_SFLFS(x)		(((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define ACCR_XSPCLK(x)		(((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define ACCR_HSS(x)		(((x) &amp; 0x3) &lt;&lt; 14)</span>
<span class="cp">#define ACCR_DMCFS(x)		(((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define ACCR_XN(x)		(((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define ACCR_XL(x)		((x) &amp; 0x1f)</span>

<span class="cm">/*</span>
<span class="cm"> * Clock Enable Bit</span>
<span class="cm"> */</span>
<span class="cp">#define CKEN_LCD	1	</span><span class="cm">/* &lt; LCD Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USBH	2	</span><span class="cm">/* &lt; USB host clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_CAMERA	3	</span><span class="cm">/* &lt; Camera interface clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_NAND	4	</span><span class="cm">/* &lt; NAND Flash Controller Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USB2	6	</span><span class="cm">/* &lt; USB 2.0 client clock enable. */</span><span class="cp"></span>
<span class="cp">#define CKEN_DMC	8	</span><span class="cm">/* &lt; Dynamic Memory Controller clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SMC	9	</span><span class="cm">/* &lt; Static Memory Controller clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_ISC	10	</span><span class="cm">/* &lt; Internal SRAM Controller clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_BOOT	11	</span><span class="cm">/* &lt; Boot rom clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MMC1	12	</span><span class="cm">/* &lt; MMC1 Clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MMC2	13	</span><span class="cm">/* &lt; MMC2 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_KEYPAD	14	</span><span class="cm">/* &lt; Keypand Controller Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_CIR	15	</span><span class="cm">/* &lt; Consumer IR Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USIM0	17	</span><span class="cm">/* &lt; USIM[0] Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USIM1	18	</span><span class="cm">/* &lt; USIM[1] Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_TPM	19	</span><span class="cm">/* &lt; TPM clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_UDC	20	</span><span class="cm">/* &lt; UDC clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_BTUART	21	</span><span class="cm">/* &lt; BTUART clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_FFUART	22	</span><span class="cm">/* &lt; FFUART clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_STUART	23	</span><span class="cm">/* &lt; STUART clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_AC97	24	</span><span class="cm">/* &lt; AC97 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_TOUCH	25	</span><span class="cm">/* &lt; Touch screen Interface Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP1	26	</span><span class="cm">/* &lt; SSP1 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP2	27	</span><span class="cm">/* &lt; SSP2 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP3	28	</span><span class="cm">/* &lt; SSP3 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP4	29	</span><span class="cm">/* &lt; SSP4 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MSL0	30	</span><span class="cm">/* &lt; MSL0 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PWM0	32	</span><span class="cm">/* &lt; PWM[0] clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PWM1	33	</span><span class="cm">/* &lt; PWM[1] clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_I2C	36	</span><span class="cm">/* &lt; I2C clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_INTC	38	</span><span class="cm">/* &lt; Interrupt controller clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_GPIO	39	</span><span class="cm">/* &lt; GPIO clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_1WIRE	40	</span><span class="cm">/* &lt; 1-wire clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_HSIO2	41	</span><span class="cm">/* &lt; HSIO2 clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MINI_IM	48	</span><span class="cm">/* &lt; Mini-IM */</span><span class="cp"></span>
<span class="cp">#define CKEN_MINI_LCD	49	</span><span class="cm">/* &lt; Mini LCD */</span><span class="cp"></span>

<span class="cp">#define CKEN_MMC3	5	</span><span class="cm">/* &lt; MMC3 Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MVED	43	</span><span class="cm">/* &lt; MVED clock enable */</span><span class="cp"></span>

<span class="cm">/* Note: GCU clock enable bit differs on PXA300/PXA310 and PXA320 */</span>
<span class="cp">#define CKEN_PXA300_GCU		42	</span><span class="cm">/* Graphics controller clock enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PXA320_GCU		7	</span><span class="cm">/* Graphics controller clock enable */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_PXA3XX_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
