
---------- Begin Simulation Statistics ----------
final_tick                               156034407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 346944                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702396                       # Number of bytes of host memory used
host_op_rate                                   347625                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.23                       # Real time elapsed on the host
host_tick_rate                              541351501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156034                       # Number of seconds simulated
sim_ticks                                156034407000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694689                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101789                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727533                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477602                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65337                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.560344                       # CPI: cycles per instruction
system.cpu.discardedOps                        190568                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609960                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402167                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23697483                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640884                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156034407                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132336924                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       509627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1021744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            428                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68489                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45783                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127639                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15910784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15910784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180117                       # Request fanout histogram
system.membus.respLayer1.occupancy          972086750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           568345000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            279249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       523416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       278502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1532066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1533862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61843072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               61910208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114700                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4383296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           626819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 626325     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    494      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             626819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1932202000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1534116996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   81                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               331917                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  81                       # number of overall hits
system.l2.overall_hits::.cpu.data              331917                       # number of overall hits
system.l2.overall_hits::total                  331998                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179455                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            179455                       # number of overall misses
system.l2.overall_misses::total                180121                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18430152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18495595000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65443000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18430152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18495595000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           511372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               512119                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          511372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              512119                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.350928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.351717                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.350928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.351717                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98262.762763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102700.688195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102684.278901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98262.762763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102700.688195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102684.278901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68489                       # number of writebacks
system.l2.writebacks::total                     68489                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14840842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14892965000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52123000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14840842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14892965000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.350921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.351709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.350921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.351709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78262.762763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82701.361374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82684.949227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78262.762763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82701.361374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82684.949227                       # average overall mshr miss latency
system.l2.replacements                         114700                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       454927                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           454927                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       454927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       454927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            105231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127639                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13371212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13371212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104758.044171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104758.044171                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10818432000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10818432000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84758.044171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84758.044171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98262.762763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98262.762763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52123000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52123000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78262.762763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78262.762763                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        226686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5058940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5058940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       278502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        278502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.186053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.186053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97632.777520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97632.777520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4022410000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4022410000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.186038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77634.717826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77634.717826                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63856.444984                       # Cycle average of tags in use
system.l2.tags.total_refs                     1021676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.668546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.434541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       121.585933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63671.424510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974372                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65535                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16527116                       # Number of tag accesses
system.l2.tags.data_accesses                 16527116                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11484864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4383296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4383296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          73604689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73877860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28091855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28091855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28091855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         73604689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101969715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005627674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2254590750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5631765750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12517.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31267.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50085                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.603114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.064131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.917856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46604     64.33%     64.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5573      7.69%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4202      5.80%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1733      2.39%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8061     11.13%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          899      1.24%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          459      0.63%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          375      0.52%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4538      6.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.984108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.232704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.325537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3839     93.86%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          250      6.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4090                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.738631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.709670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2590     63.33%     63.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      1.69%     65.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1370     33.50%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.90%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.49%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11527424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4381504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11527488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4383296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  154123459000                       # Total gap between requests
system.mem_ctrls.avgGap                     619950.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11484800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4381504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273170.519371410133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73604278.830629959702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28080370.760789956897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68489                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17939250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5613826500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3411977029250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26935.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31283.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49817883.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257247060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136730055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           642121620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          176597820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12316770960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28339452090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36052410720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77921330325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.385564                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93427794250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5210140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57396472750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            260003100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138194925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643906620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180768600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12316770960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28594752240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35837421120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77971817565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.709129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92865365250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5210140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57958901750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662535                       # number of overall hits
system.cpu.icache.overall_hits::total         9662535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70918000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70918000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70918000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70918000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94937.081660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94937.081660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94937.081660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94937.081660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69424000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92937.081660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92937.081660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92937.081660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92937.081660                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70918000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70918000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94937.081660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94937.081660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92937.081660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92937.081660                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.939070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.120482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.939070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327311                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51510709                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51510709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51511217                       # number of overall hits
system.cpu.dcache.overall_hits::total        51511217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       555819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         555819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       563730                       # number of overall misses
system.cpu.dcache.overall_misses::total        563730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28752524000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28752524000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28752524000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28752524000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010825                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010825                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51730.012828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51730.012828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51004.069324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51004.069324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.785092                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       454927                       # number of writebacks
system.cpu.dcache.writebacks::total            454927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52353                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52353                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       503466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       503466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       511372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       511372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26105674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26105674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26940401999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26940401999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009820                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51851.910556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51851.910556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52682.591145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52682.591145                       # average overall mshr miss latency
system.cpu.dcache.replacements                 509323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40845292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40845292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10383934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10383934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38298.021281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38298.021281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       270596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       270596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9821272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9821272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36294.963710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36294.963710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10665417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10665417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       284684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       284684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18368590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18368590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64522.733979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64522.733979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16284402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16284402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69929.153605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69929.153605                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    834727999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    834727999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105581.583481                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105581.583481                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.873314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022664                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            511371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.731745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.873314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208811463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208811463                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156034407000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
