###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       127728   # Number of WRITE/WRITEP commands
num_reads_done                 =       515907   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       392583   # Number of read row buffer hits
num_read_cmds                  =       515907   # Number of READ/READP commands
num_writes_done                =       127829   # Number of read requests issued
num_write_row_hits             =       105044   # Number of write row buffer hits
num_act_cmds                   =       146450   # Number of ACT commands
num_pre_cmds                   =       146418   # Number of PRE commands
num_ondemand_pres              =       123643   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9347507   # Cyles of rank active rank.0
rank_active_cycles.1           =      9097770   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       652493   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       902230   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       594602   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6149   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1578   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2296   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2325   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2997   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5103   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8910   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1299   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18195   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          291   # Write cmd latency (cycles)
write_latency[40-59]           =          551   # Write cmd latency (cycles)
write_latency[60-79]           =         1138   # Write cmd latency (cycles)
write_latency[80-99]           =         2494   # Write cmd latency (cycles)
write_latency[100-119]         =         3321   # Write cmd latency (cycles)
write_latency[120-139]         =         4662   # Write cmd latency (cycles)
write_latency[140-159]         =         6170   # Write cmd latency (cycles)
write_latency[160-179]         =         7300   # Write cmd latency (cycles)
write_latency[180-199]         =         7597   # Write cmd latency (cycles)
write_latency[200-]            =        94199   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       237731   # Read request latency (cycles)
read_latency[40-59]            =        67309   # Read request latency (cycles)
read_latency[60-79]            =        82919   # Read request latency (cycles)
read_latency[80-99]            =        24450   # Read request latency (cycles)
read_latency[100-119]          =        19439   # Read request latency (cycles)
read_latency[120-139]          =        17455   # Read request latency (cycles)
read_latency[140-159]          =         8422   # Read request latency (cycles)
read_latency[160-179]          =         6374   # Read request latency (cycles)
read_latency[180-199]          =         4916   # Read request latency (cycles)
read_latency[200-]             =        46892   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.37618e+08   # Write energy
read_energy                    =  2.08014e+09   # Read energy
act_energy                     =  4.00687e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.13197e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.3307e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83284e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67701e+09   # Active standby energy rank.1
average_read_latency           =      89.3993   # Average read request latency (cycles)
average_interarrival           =       15.533   # Average request interarrival latency (cycles)
total_energy                   =  1.60792e+10   # Total energy (pJ)
average_power                  =      1607.92   # Average power (mW)
average_bandwidth              =      5.49321   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       155260   # Number of WRITE/WRITEP commands
num_reads_done                 =       550421   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       397243   # Number of read row buffer hits
num_read_cmds                  =       550426   # Number of READ/READP commands
num_writes_done                =       155368   # Number of read requests issued
num_write_row_hits             =       118021   # Number of write row buffer hits
num_act_cmds                   =       191148   # Number of ACT commands
num_pre_cmds                   =       191118   # Number of PRE commands
num_ondemand_pres              =       168993   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9211817   # Cyles of rank active rank.0
rank_active_cycles.1           =      9184910   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       788183   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       815090   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       658882   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4175   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1565   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2267   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2241   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2995   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5147   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8997   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          343   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18141   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          315   # Write cmd latency (cycles)
write_latency[40-59]           =          481   # Write cmd latency (cycles)
write_latency[60-79]           =         1062   # Write cmd latency (cycles)
write_latency[80-99]           =         2376   # Write cmd latency (cycles)
write_latency[100-119]         =         3319   # Write cmd latency (cycles)
write_latency[120-139]         =         4919   # Write cmd latency (cycles)
write_latency[140-159]         =         6893   # Write cmd latency (cycles)
write_latency[160-179]         =         8138   # Write cmd latency (cycles)
write_latency[180-199]         =         8848   # Write cmd latency (cycles)
write_latency[200-]            =       118898   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       227093   # Read request latency (cycles)
read_latency[40-59]            =        66228   # Read request latency (cycles)
read_latency[60-79]            =        97190   # Read request latency (cycles)
read_latency[80-99]            =        29396   # Read request latency (cycles)
read_latency[100-119]          =        22780   # Read request latency (cycles)
read_latency[120-139]          =        20130   # Read request latency (cycles)
read_latency[140-159]          =        10371   # Read request latency (cycles)
read_latency[160-179]          =         7684   # Read request latency (cycles)
read_latency[180-199]          =         5976   # Read request latency (cycles)
read_latency[200-]             =        63572   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.75058e+08   # Write energy
read_energy                    =  2.21932e+09   # Read energy
act_energy                     =  5.22981e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.78328e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91243e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74817e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73138e+09   # Active standby energy rank.1
average_read_latency           =      104.113   # Average read request latency (cycles)
average_interarrival           =      14.1671   # Average request interarrival latency (cycles)
total_energy                   =  1.64711e+10   # Total energy (pJ)
average_power                  =      1647.11   # Average power (mW)
average_bandwidth              =      6.02273   # Average bandwidth
