/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -q -O -c /home/dng/master2/capri/design/common/csr.conf   */
/*    -t h -D CAP_WA -a cap_wa_csr -I                                      */
/*    /home/dng/master2/capri/design/common -I                             */
/*    /home/dng/master2/capri/design/wa/src -I                             */
/*    /vol/dump/dng/master2/capri/design/common -I                         */
/*    /vol/dump/dng/master2/capri/design/wa/src                            */
/*    /vol/dump/dng/master2/capri/design/common/cap_prj_wa_ppp_expanded    */
/*                                                                         */
/* Input files:                                                            */
/*    /vol/dump/dng/master2/capri/design/common/cap_prj_wa_ppp_expanded    */
/*                                                                         */
/* Included files:                                                         */
/*    /home/dng/master2/capri/design/common/cap_common.csr                 */
/*    /home/dng/master2/capri/design/common/csr_rdintr.csr.pp              */
/*    /home/dng/master2/capri/design/common/csr_scratch.csr.pp             */
/*    /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr                    */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/dng/master2/capri/design/common/csr.conf                       */
/*                                                                         */
/* Generated on: Sat Feb 17 06:34:20 2018                                  */
/*           by: dng                                                       */
/*                                                                         */

#ifndef _CAP_PRJ_WA_PPP_EXPANDED_H_
#define _CAP_PRJ_WA_PPP_EXPANDED_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_wa_csr                                */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 513 */
/* Register: cap_wa_csr.base                                               */
#define CAP_WA_CSR_BASE_ADDRESS 0x0ul
#define CAP_WA_CSR_BASE_BYTE_ADDRESS 0x0ul
/* Register: cap_wa_csr.rdintr                                             */
#define CAP_WA_CSR_RDINTR_ADDRESS 0x1ul
#define CAP_WA_CSR_RDINTR_BYTE_ADDRESS 0x4ul
/* Wide Memory: cap_wa_csr.dhs_host_doorbell                               */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ADDRESS 0x100000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_BYTE_ADDRESS 0x400000ul
/* Wide Register: cap_wa_csr.dhs_host_doorbell.entry                       */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ADDRESS 0x100000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_ADDRESS 0x400000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_COUNT 0x80000ull
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffffull
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_host_doorbell.entry.entry_0_2                  */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_ADDRESS 0x100000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x400000ul
/* Register: cap_wa_csr.dhs_host_doorbell.entry.entry_1_2                  */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_ADDRESS 0x100001ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x400004ul
/* Wide Memory: cap_wa_csr.dhs_local_doorbell                              */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ADDRESS 0x200000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_ADDRESS 0x800000ul
/* Wide Register: cap_wa_csr.dhs_local_doorbell.entry                      */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ADDRESS 0x200000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_ADDRESS 0x800000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_COUNT 0x80000ull
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffffull
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_local_doorbell.entry.entry_0_2                 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_ADDRESS 0x200000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x800000ul
/* Register: cap_wa_csr.dhs_local_doorbell.entry.entry_1_2                 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_ADDRESS 0x200001ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x800004ul
/* Memory: cap_wa_csr.dhs_32b_doorbell                                     */
#define CAP_WA_CSR_DHS_32B_DOORBELL_ADDRESS 0x300000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_BYTE_ADDRESS 0xc00000ul
/* Register: cap_wa_csr.dhs_32b_doorbell.entry                             */
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_ADDRESS 0x300000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_BYTE_ADDRESS 0xc00000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_COUNT 0x80000ull
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffffull
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Wide Memory: cap_wa_csr.dhs_page4k_remap_db                             */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ADDRESS 0x380000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_ADDRESS 0xe00000ul
/* Wide Register: cap_wa_csr.dhs_page4k_remap_db.entry                     */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ADDRESS 0x380000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_ADDRESS 0xe00000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_COUNT 0x4000ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_INDEX_MAX 0x3fffull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_page4k_remap_db.entry.entry_0_2                */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_ADDRESS 0x380000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xe00000ul
/* Register: cap_wa_csr.dhs_page4k_remap_db.entry.entry_1_2                */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_ADDRESS 0x380001ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xe00004ul
/* Wide Memory: cap_wa_csr.dhs_page4k_remap_tbl                            */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ADDRESS 0x388000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_ADDRESS 0xe20000ul
/* Wide Register: cap_wa_csr.dhs_page4k_remap_tbl.entry                    */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ADDRESS 0x388000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_ADDRESS 0xe20000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_COUNT 0x20ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_INDEX_MAX 0x1full
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_page4k_remap_tbl.entry.entry_0_4               */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_ADDRESS 0x388000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xe20000ul
/* Register: cap_wa_csr.dhs_page4k_remap_tbl.entry.entry_1_4               */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_ADDRESS 0x388001ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xe20004ul
/* Register: cap_wa_csr.dhs_page4k_remap_tbl.entry.entry_2_4               */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ADDRESS 0x388002ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xe20008ul
/* Register: cap_wa_csr.dhs_page4k_remap_tbl.entry.entry_3_4               */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_ADDRESS 0x388003ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xe2000cul
/* Register: cap_wa_csr.cfg_wa_axi                                         */
#define CAP_WA_CSR_CFG_WA_AXI_ADDRESS 0x388080ul
#define CAP_WA_CSR_CFG_WA_AXI_BYTE_ADDRESS 0xe20200ul
/* Register: cap_wa_csr.cfg_wa_sched_hint                                  */
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ADDRESS 0x388081ul
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_BYTE_ADDRESS 0xe20204ul
/* Register: cap_wa_csr.cfg_wa_merge                                       */
#define CAP_WA_CSR_CFG_WA_MERGE_ADDRESS 0x388082ul
#define CAP_WA_CSR_CFG_WA_MERGE_BYTE_ADDRESS 0xe20208ul
/* Register: cap_wa_csr.sta_wa_axi                                         */
#define CAP_WA_CSR_STA_WA_AXI_ADDRESS 0x388083ul
#define CAP_WA_CSR_STA_WA_AXI_BYTE_ADDRESS 0xe2020cul
/* Register: cap_wa_csr.sat_wa_host_access_err                             */
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_ADDRESS 0x388084ul
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_BYTE_ADDRESS 0xe20210ul
/* Register: cap_wa_csr.sat_wa_ring_access_err                             */
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_ADDRESS 0x388085ul
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_BYTE_ADDRESS 0xe20214ul
/* Register: cap_wa_csr.sat_wa_qaddr_cam_conflict                          */
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_ADDRESS 0x388086ul
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_BYTE_ADDRESS 0xe20218ul
/* Register: cap_wa_csr.sat_wa_merged_inflight                             */
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_ADDRESS 0x388087ul
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_BYTE_ADDRESS 0xe2021cul
/* Register: cap_wa_csr.sat_wa_merged_pre_axi_read                         */
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_ADDRESS 0x388088ul
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_BYTE_ADDRESS 0xe20220ul
/* Register: cap_wa_csr.sat_wa_qid_overflow                                */
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_ADDRESS 0x388089ul
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_BYTE_ADDRESS 0xe20224ul
/* Register: cap_wa_csr.sat_wa_pid_chkfail                                 */
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_ADDRESS 0x38808aul
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_BYTE_ADDRESS 0xe20228ul
/* Register: cap_wa_csr.sat_wa_axi_err                                     */
#define CAP_WA_CSR_SAT_WA_AXI_ERR_ADDRESS 0x38808bul
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BYTE_ADDRESS 0xe2022cul
/* Wide Register: cap_wa_csr.cnt_wa_host_doorbells                         */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_ADDRESS 0x38808cul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_ADDRESS 0xe20230ul
/* Register: cap_wa_csr.cnt_wa_host_doorbells.cnt_wa_host_doorbells_0_2    */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_ADDRESS 0x38808cul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_BYTE_ADDRESS 0xe20230ul
/* Register: cap_wa_csr.cnt_wa_host_doorbells.cnt_wa_host_doorbells_1_2    */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_ADDRESS 0x38808dul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_BYTE_ADDRESS 0xe20234ul
/* Wide Register: cap_wa_csr.cnt_wa_local_doorbells                        */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_ADDRESS 0x38808eul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_ADDRESS 0xe20238ul
/* Register: cap_wa_csr.cnt_wa_local_doorbells.cnt_wa_local_doorbells_0_2  */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_ADDRESS 0x38808eul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_BYTE_ADDRESS 0xe20238ul
/* Register: cap_wa_csr.cnt_wa_local_doorbells.cnt_wa_local_doorbells_1_2  */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_ADDRESS 0x38808ful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_BYTE_ADDRESS 0xe2023cul
/* Wide Register: cap_wa_csr.cnt_wa_32b_doorbells                          */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_ADDRESS 0x388090ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_ADDRESS 0xe20240ul
/* Register: cap_wa_csr.cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_0_2      */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_ADDRESS 0x388090ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_BYTE_ADDRESS 0xe20240ul
/* Register: cap_wa_csr.cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_1_2      */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_ADDRESS 0x388091ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_BYTE_ADDRESS 0xe20244ul
/* Wide Register: cap_wa_csr.cnt_wa_timer_doorbells                        */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_ADDRESS 0x388092ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_ADDRESS 0xe20248ul
/* Register: cap_wa_csr.cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_0_2  */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_ADDRESS 0x388092ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_BYTE_ADDRESS 0xe20248ul
/* Register: cap_wa_csr.cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_1_2  */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_ADDRESS 0x388093ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_BYTE_ADDRESS 0xe2024cul
/* Wide Register: cap_wa_csr.cnt_wa_arm4k_doorbells                        */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_ADDRESS 0x388094ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_ADDRESS 0xe20250ul
/* Register: cap_wa_csr.cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_0_2  */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_ADDRESS 0x388094ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_BYTE_ADDRESS 0xe20250ul
/* Register: cap_wa_csr.cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_1_2  */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_ADDRESS 0x388095ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_BYTE_ADDRESS 0xe20254ul
/* Wide Register: cap_wa_csr.cnt_wa_sched_out                              */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_ADDRESS 0x388096ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_BYTE_ADDRESS 0xe20258ul
/* Register: cap_wa_csr.cnt_wa_sched_out.cnt_wa_sched_out_0_2              */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_ADDRESS 0x388096ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_BYTE_ADDRESS 0xe20258ul
/* Register: cap_wa_csr.cnt_wa_sched_out.cnt_wa_sched_out_1_2              */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_ADDRESS 0x388097ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_BYTE_ADDRESS 0xe2025cul
/* Wide Memory: cap_wa_csr.dhs_doorbell_err_activity_log                   */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ADDRESS 0x3880a0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_ADDRESS 0xe20280ul
/* Wide Register: cap_wa_csr.dhs_doorbell_err_activity_log.entry           */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ADDRESS 0x3880a0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_ADDRESS 0xe20280ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_COUNT 0x10ull
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_INDEX_MAX 0xfull
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_doorbell_err_activity_log.entry.entry_0_2      */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_ADDRESS 0x3880a0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xe20280ul
/* Register: cap_wa_csr.dhs_doorbell_err_activity_log.entry.entry_1_2      */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDRESS 0x3880a1ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xe20284ul
/* Register: cap_wa_csr.cfg_doorbell_axi_attr                              */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ADDRESS 0x3880c0ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_BYTE_ADDRESS 0xe20300ul
/* Register: cap_wa_csr.cfg_debug_port                                     */
#define CAP_WA_CSR_CFG_DEBUG_PORT_ADDRESS 0x3880c1ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0xe20304ul
/* Register: cap_wa_csr.csr_intr                                           */
#define CAP_WA_CSR_CSR_INTR_ADDRESS 0x3880c2ul
#define CAP_WA_CSR_CSR_INTR_BYTE_ADDRESS 0xe20308ul
/* Group: cap_wa_csr.int_groups                                            */
#define CAP_WA_CSR_INT_GROUPS_ADDRESS 0x3880c4ul
#define CAP_WA_CSR_INT_GROUPS_BYTE_ADDRESS 0xe20310ul
/* Register: cap_wa_csr.int_groups.intreg                                  */
#define CAP_WA_CSR_INT_GROUPS_INTREG_ADDRESS 0x3880c4ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0xe20310ul
/* Register: cap_wa_csr.int_groups.int_enable_rw_reg                       */
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x3880c5ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xe20314ul
/* Register: cap_wa_csr.int_groups.int_rw_reg                              */
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x3880c6ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xe20318ul
/* Group: cap_wa_csr.int_db                                                */
#define CAP_WA_CSR_INT_DB_ADDRESS 0x3880c8ul
#define CAP_WA_CSR_INT_DB_BYTE_ADDRESS 0xe20320ul
/* Register: cap_wa_csr.int_db.intreg                                      */
#define CAP_WA_CSR_INT_DB_INTREG_ADDRESS 0x3880c8ul
#define CAP_WA_CSR_INT_DB_INTREG_BYTE_ADDRESS 0xe20320ul
/* Register: cap_wa_csr.int_db.int_test_set                                */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_ADDRESS 0x3880c9ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BYTE_ADDRESS 0xe20324ul
/* Register: cap_wa_csr.int_db.int_enable_set                              */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_ADDRESS 0x3880caul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BYTE_ADDRESS 0xe20328ul
/* Register: cap_wa_csr.int_db.int_enable_clear                            */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ADDRESS 0x3880cbul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xe2032cul
/* Wide Memory: cap_wa_csr.dhs_lif_qstate_map                              */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ADDRESS 0x38a000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_ADDRESS 0xe28000ul
/* Wide Register: cap_wa_csr.dhs_lif_qstate_map.entry                      */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ADDRESS 0x38a000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_ADDRESS 0xe28000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_COUNT 0x800ull
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MAX 0x7ffull
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.dhs_lif_qstate_map.entry.entry_0_4                 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_ADDRESS 0x38a000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xe28000ul
/* Register: cap_wa_csr.dhs_lif_qstate_map.entry.entry_1_4                 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_ADDRESS 0x38a001ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xe28004ul
/* Register: cap_wa_csr.dhs_lif_qstate_map.entry.entry_2_4                 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_ADDRESS 0x38a002ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xe28008ul
/* Register: cap_wa_csr.dhs_lif_qstate_map.entry.entry_3_4                 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ADDRESS 0x38a003ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xe2800cul
/* Register: cap_wa_csr.cfg_ecc_disable_lif_qstate_map                     */
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_ADDRESS 0x38c000ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_ADDRESS 0xe30000ul
/* Register: cap_wa_csr.sta_ecc_lif_qstate_map                             */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDRESS 0x38c001ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_BYTE_ADDRESS 0xe30004ul
/* Register: cap_wa_csr.cfg_lif_table_sram_bist                            */
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_ADDRESS 0x38c002ul
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0xe30008ul
/* Register: cap_wa_csr.sta_lif_table_sram_bist                            */
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_ADDRESS 0x38c003ul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0xe3000cul
/* Group: cap_wa_csr.int_lif_qstate_map                                    */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_ADDRESS 0x38c004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_ADDRESS 0xe30010ul
/* Register: cap_wa_csr.int_lif_qstate_map.intreg                          */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ADDRESS 0x38c004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_BYTE_ADDRESS 0xe30010ul
/* Register: cap_wa_csr.int_lif_qstate_map.int_test_set                    */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ADDRESS 0x38c005ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_ADDRESS 0xe30014ul
/* Register: cap_wa_csr.int_lif_qstate_map.int_enable_set                  */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ADDRESS 0x38c006ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_ADDRESS 0xe30018ul
/* Register: cap_wa_csr.int_lif_qstate_map.int_enable_clear                */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ADDRESS 0x38c007ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xe3001cul
/* Memory: cap_wa_csr.filter_addr_lo                                       */
#define CAP_WA_CSR_FILTER_ADDR_LO_ADDRESS 0x38c008ul
#define CAP_WA_CSR_FILTER_ADDR_LO_BYTE_ADDRESS 0xe30020ul
/* Register: cap_wa_csr.filter_addr_lo.data                                */
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_ADDRESS 0x38c008ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0xe30020ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x7ull
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: cap_wa_csr.filter_addr_hi                                       */
#define CAP_WA_CSR_FILTER_ADDR_HI_ADDRESS 0x38c010ul
#define CAP_WA_CSR_FILTER_ADDR_HI_BYTE_ADDRESS 0xe30040ul
/* Register: cap_wa_csr.filter_addr_hi.data                                */
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_ADDRESS 0x38c010ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0xe30040ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x7ull
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: cap_wa_csr.filter_addr_ctl                                      */
#define CAP_WA_CSR_FILTER_ADDR_CTL_ADDRESS 0x38c018ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_BYTE_ADDRESS 0xe30060ul
/* Register: cap_wa_csr.filter_addr_ctl.value                              */
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_ADDRESS 0x38c018ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0xe30060ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x4ull
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x7ull
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.cfg_filter                                         */
#define CAP_WA_CSR_CFG_FILTER_ADDRESS 0x38c020ul
#define CAP_WA_CSR_CFG_FILTER_BYTE_ADDRESS 0xe30080ul
/* Wide Memory: cap_wa_csr.sta_inval_cam                                   */
#define CAP_WA_CSR_STA_INVAL_CAM_ADDRESS 0x38c080ul
#define CAP_WA_CSR_STA_INVAL_CAM_BYTE_ADDRESS 0xe30200ul
/* Wide Register: cap_wa_csr.sta_inval_cam.entry                           */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ADDRESS 0x38c080ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_BYTE_ADDRESS 0xe30200ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ARRAY_COUNT 0x40ull
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MAX 0x3full
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_wa_csr.sta_inval_cam.entry.entry_0_2                      */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_ADDRESS 0x38c080ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xe30200ul
/* Register: cap_wa_csr.sta_inval_cam.entry.entry_1_2                      */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_ADDRESS 0x38c081ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xe30204ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_wa_csr                                             */
/* Addressmap template: cap_wa_csr                                         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 2 */
#define CAP_WA_CSR_SIZE 0x400000ul
#define CAP_WA_CSR_BYTE_SIZE 0x1000000ul
/* Register member: cap_wa_csr.base                                        */
/* Register type referenced: cap_wa_csr::base                              */
/* Register template referenced: cap_wa_csr::base                          */
#define CAP_WA_CSR_BASE_OFFSET 0x0ul
#define CAP_WA_CSR_BASE_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_BASE_READ_ACCESS 1u
#define CAP_WA_CSR_BASE_WRITE_ACCESS 1u
#define CAP_WA_CSR_BASE_RESET_VALUE 0x00000001ul
#define CAP_WA_CSR_BASE_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_BASE_READ_MASK 0xfffffffful
#define CAP_WA_CSR_BASE_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr.rdintr                                      */
/* Register type referenced: cap_wa_csr::rdintr                            */
/* Register template referenced: cap_wa_csr::rdintr                        */
#define CAP_WA_CSR_RDINTR_OFFSET 0x1ul
#define CAP_WA_CSR_RDINTR_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_RDINTR_READ_ACCESS 1u
#define CAP_WA_CSR_RDINTR_WRITE_ACCESS 1u
#define CAP_WA_CSR_RDINTR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_RDINTR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_RDINTR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_RDINTR_WRITE_MASK 0xfffffffful
/* Wide Memory member: cap_wa_csr.dhs_host_doorbell                        */
/* Wide Memory type referenced: cap_wa_csr::dhs_host_doorbell              */
/* Wide Memory template referenced: cap_wa_csr::dhs_host_doorbell          */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_OFFSET 0x100000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_BYTE_OFFSET 0x400000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_WRITE_ACCESS 1u
/* Wide Memory member: cap_wa_csr.dhs_local_doorbell                       */
/* Wide Memory type referenced: cap_wa_csr::dhs_local_doorbell             */
/* Wide Memory template referenced: cap_wa_csr::dhs_local_doorbell         */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_OFFSET 0x200000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_OFFSET 0x800000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_WRITE_ACCESS 1u
/* Memory member: cap_wa_csr.dhs_32b_doorbell                              */
/* Memory type referenced: cap_wa_csr::dhs_32b_doorbell                    */
/* Memory template referenced: cap_wa_csr::dhs_32b_doorbell                */
#define CAP_WA_CSR_DHS_32B_DOORBELL_OFFSET 0x300000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_BYTE_OFFSET 0xc00000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_32B_DOORBELL_WRITE_MASK 0xfffffffful
/* Wide Memory member: cap_wa_csr.dhs_page4k_remap_db                      */
/* Wide Memory type referenced: cap_wa_csr::dhs_page4k_remap_db            */
/* Wide Memory template referenced: cap_wa_csr::dhs_page4k_remap_db        */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_OFFSET 0x380000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_OFFSET 0xe00000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_WRITE_ACCESS 1u
/* Wide Memory member: cap_wa_csr.dhs_page4k_remap_tbl                     */
/* Wide Memory type referenced: cap_wa_csr::dhs_page4k_remap_tbl           */
/* Wide Memory template referenced: cap_wa_csr::dhs_page4k_remap_tbl       */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_OFFSET 0x388000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_OFFSET 0xe20000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_WRITE_ACCESS 1u
/* Register member: cap_wa_csr.cfg_wa_axi                                  */
/* Register type referenced: cap_wa_csr::cfg_wa_axi                        */
/* Register template referenced: cap_wa_csr::cfg_wa_axi                    */
#define CAP_WA_CSR_CFG_WA_AXI_OFFSET 0x388080ul
#define CAP_WA_CSR_CFG_WA_AXI_BYTE_OFFSET 0xe20200ul
#define CAP_WA_CSR_CFG_WA_AXI_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_AXI_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_AXI_RESET_VALUE 0x00000040ul
#define CAP_WA_CSR_CFG_WA_AXI_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_AXI_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_AXI_WRITE_MASK 0x000000fful
/* Register member: cap_wa_csr.cfg_wa_sched_hint                           */
/* Register type referenced: cap_wa_csr::cfg_wa_sched_hint                 */
/* Register template referenced: cap_wa_csr::cfg_wa_sched_hint             */
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_OFFSET 0x388081ul
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_BYTE_OFFSET 0xe20204ul
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_WRITE_MASK 0x0000001ful
/* Register member: cap_wa_csr.cfg_wa_merge                                */
/* Register type referenced: cap_wa_csr::cfg_wa_merge                      */
/* Register template referenced: cap_wa_csr::cfg_wa_merge                  */
#define CAP_WA_CSR_CFG_WA_MERGE_OFFSET 0x388082ul
#define CAP_WA_CSR_CFG_WA_MERGE_BYTE_OFFSET 0xe20208ul
#define CAP_WA_CSR_CFG_WA_MERGE_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_RESET_VALUE 0x00000003ul
#define CAP_WA_CSR_CFG_WA_MERGE_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_MERGE_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_WA_MERGE_WRITE_MASK 0x00000003ul
/* Register member: cap_wa_csr.sta_wa_axi                                  */
/* Register type referenced: cap_wa_csr::sta_wa_axi                        */
/* Register template referenced: cap_wa_csr::sta_wa_axi                    */
#define CAP_WA_CSR_STA_WA_AXI_OFFSET 0x388083ul
#define CAP_WA_CSR_STA_WA_AXI_BYTE_OFFSET 0xe2020cul
#define CAP_WA_CSR_STA_WA_AXI_READ_ACCESS 1u
#define CAP_WA_CSR_STA_WA_AXI_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_WA_AXI_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_STA_WA_AXI_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_STA_WA_AXI_READ_MASK 0xfffffffful
#define CAP_WA_CSR_STA_WA_AXI_WRITE_MASK 0x00000000ul
/* Register member: cap_wa_csr.sat_wa_host_access_err                      */
/* Register type referenced: cap_wa_csr::sat_wa_host_access_err            */
/* Register template referenced: cap_wa_csr::sat_wa_host_access_err        */
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_OFFSET 0x388084ul
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_BYTE_OFFSET 0xe20210ul
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_WRITE_MASK 0x0000fffful
/* Register member: cap_wa_csr.sat_wa_ring_access_err                      */
/* Register type referenced: cap_wa_csr::sat_wa_ring_access_err            */
/* Register template referenced: cap_wa_csr::sat_wa_ring_access_err        */
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_OFFSET 0x388085ul
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_BYTE_OFFSET 0xe20214ul
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_WRITE_MASK 0x0000fffful
/* Register member: cap_wa_csr.sat_wa_qaddr_cam_conflict                   */
/* Register type referenced: cap_wa_csr::sat_wa_qaddr_cam_conflict         */
/* Register template referenced: cap_wa_csr::sat_wa_qaddr_cam_conflict     */
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_OFFSET 0x388086ul
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_BYTE_OFFSET 0xe20218ul
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr.sat_wa_merged_inflight                      */
/* Register type referenced: cap_wa_csr::sat_wa_merged_inflight            */
/* Register template referenced: cap_wa_csr::sat_wa_merged_inflight        */
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_OFFSET 0x388087ul
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_BYTE_OFFSET 0xe2021cul
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr.sat_wa_merged_pre_axi_read                  */
/* Register type referenced: cap_wa_csr::sat_wa_merged_pre_axi_read        */
/* Register template referenced: cap_wa_csr::sat_wa_merged_pre_axi_read    */
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_OFFSET 0x388088ul
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_BYTE_OFFSET 0xe20220ul
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr.sat_wa_qid_overflow                         */
/* Register type referenced: cap_wa_csr::sat_wa_qid_overflow               */
/* Register template referenced: cap_wa_csr::sat_wa_qid_overflow           */
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_OFFSET 0x388089ul
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_BYTE_OFFSET 0xe20224ul
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_WRITE_MASK 0x0000fffful
/* Register member: cap_wa_csr.sat_wa_pid_chkfail                          */
/* Register type referenced: cap_wa_csr::sat_wa_pid_chkfail                */
/* Register template referenced: cap_wa_csr::sat_wa_pid_chkfail            */
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_OFFSET 0x38808aul
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_BYTE_OFFSET 0xe20228ul
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_WRITE_MASK 0x0000fffful
/* Register member: cap_wa_csr.sat_wa_axi_err                              */
/* Register type referenced: cap_wa_csr::sat_wa_axi_err                    */
/* Register template referenced: cap_wa_csr::sat_wa_axi_err                */
#define CAP_WA_CSR_SAT_WA_AXI_ERR_OFFSET 0x38808bul
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BYTE_OFFSET 0xe2022cul
#define CAP_WA_CSR_SAT_WA_AXI_ERR_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_AXI_ERR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_AXI_ERR_WRITE_MASK 0x0000fffful
/* Wide Register member: cap_wa_csr.cnt_wa_host_doorbells                  */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_host_doorbells        */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_host_doorbells    */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_OFFSET 0x38808cul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_OFFSET 0xe20230ul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_host_doorbells.cnt_wa_host_doorbells_0_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_OFFSET 0x38808cul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_BYTE_OFFSET 0xe20230ul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_host_doorbells.cnt_wa_host_doorbells_1_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_OFFSET 0x38808dul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_BYTE_OFFSET 0xe20234ul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_wa_csr.cnt_wa_local_doorbells                 */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_local_doorbells       */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_local_doorbells   */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_OFFSET 0x38808eul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_OFFSET 0xe20238ul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_local_doorbells.cnt_wa_local_doorbells_0_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_OFFSET 0x38808eul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_BYTE_OFFSET 0xe20238ul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_local_doorbells.cnt_wa_local_doorbells_1_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_OFFSET 0x38808ful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_BYTE_OFFSET 0xe2023cul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_wa_csr.cnt_wa_32b_doorbells                   */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_32b_doorbells         */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_32b_doorbells     */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_OFFSET 0x388090ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_OFFSET 0xe20240ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_0_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_OFFSET 0x388090ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_BYTE_OFFSET 0xe20240ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_1_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_OFFSET 0x388091ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_BYTE_OFFSET 0xe20244ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_wa_csr.cnt_wa_timer_doorbells                 */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_timer_doorbells       */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_timer_doorbells   */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_OFFSET 0x388092ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_OFFSET 0xe20248ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_0_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_OFFSET 0x388092ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_BYTE_OFFSET 0xe20248ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_1_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_OFFSET 0x388093ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_BYTE_OFFSET 0xe2024cul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_wa_csr.cnt_wa_arm4k_doorbells                 */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_arm4k_doorbells       */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_arm4k_doorbells   */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_OFFSET 0x388094ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_OFFSET 0xe20250ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_0_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_OFFSET 0x388094ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_BYTE_OFFSET 0xe20250ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_1_2 */
/* Register type referenced: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_OFFSET 0x388095ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_BYTE_OFFSET 0xe20254ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_wa_csr.cnt_wa_sched_out                       */
/* Wide Register type referenced: cap_wa_csr::cnt_wa_sched_out             */
/* Wide Register template referenced: cap_wa_csr::cnt_wa_sched_out         */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_OFFSET 0x388096ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_BYTE_OFFSET 0xe20258ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::cnt_wa_sched_out.cnt_wa_sched_out_0_2      */
/* Register type referenced: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2 */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_OFFSET 0x388096ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_BYTE_OFFSET 0xe20258ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::cnt_wa_sched_out.cnt_wa_sched_out_1_2      */
/* Register type referenced: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2 */
/* Register template referenced: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2 */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_OFFSET 0x388097ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_BYTE_OFFSET 0xe2025cul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_WRITE_MASK 0x000000fful
/* Wide Memory member: cap_wa_csr.dhs_doorbell_err_activity_log            */
/* Wide Memory type referenced: cap_wa_csr::dhs_doorbell_err_activity_log  */
/* Wide Memory template referenced: cap_wa_csr::dhs_doorbell_err_activity_log */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_OFFSET 0x3880a0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_OFFSET 0xe20280ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_WRITE_ACCESS 1u
/* Register member: cap_wa_csr.cfg_doorbell_axi_attr                       */
/* Register type referenced: cap_wa_csr::cfg_doorbell_axi_attr             */
/* Register template referenced: cap_wa_csr::cfg_doorbell_axi_attr         */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_OFFSET 0x3880c0ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_BYTE_OFFSET 0xe20300ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_RESET_VALUE 0x000002fful
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_WRITE_MASK 0x0000fffful
/* Register member: cap_wa_csr.cfg_debug_port                              */
/* Register type referenced: cap_wa_csr::cfg_debug_port                    */
/* Register template referenced: cap_wa_csr::cfg_debug_port                */
#define CAP_WA_CSR_CFG_DEBUG_PORT_OFFSET 0x3880c1ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0xe20304ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_DEBUG_PORT_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr.csr_intr                                    */
/* Register type referenced: cap_wa_csr::csr_intr                          */
/* Register template referenced: cap_wa_csr::csr_intr                      */
#define CAP_WA_CSR_CSR_INTR_OFFSET 0x3880c2ul
#define CAP_WA_CSR_CSR_INTR_BYTE_OFFSET 0xe20308ul
#define CAP_WA_CSR_CSR_INTR_READ_ACCESS 1u
#define CAP_WA_CSR_CSR_INTR_WRITE_ACCESS 1u
#define CAP_WA_CSR_CSR_INTR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CSR_INTR_RESET_MASK 0xfffffffeul
#define CAP_WA_CSR_CSR_INTR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CSR_INTR_WRITE_MASK 0x00000002ul
/* Group member: cap_wa_csr.int_groups                                     */
/* Group type referenced: cap_wa_csr::int_groups                           */
/* Group template referenced: cap_wa_csr::intgrp_status                    */
#define CAP_WA_CSR_INT_GROUPS_OFFSET 0x3880c4ul
#define CAP_WA_CSR_INT_GROUPS_BYTE_OFFSET 0xe20310ul
#define CAP_WA_CSR_INT_GROUPS_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_WRITE_ACCESS 1u
/* Group member: cap_wa_csr.int_db                                         */
/* Group type referenced: cap_wa_csr::int_db                               */
/* Group template referenced: cap_wa_csr::intgrp                           */
#define CAP_WA_CSR_INT_DB_OFFSET 0x3880c8ul
#define CAP_WA_CSR_INT_DB_BYTE_OFFSET 0xe20320ul
#define CAP_WA_CSR_INT_DB_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_WRITE_ACCESS 1u
/* Wide Memory member: cap_wa_csr.dhs_lif_qstate_map                       */
/* Wide Memory type referenced: cap_wa_csr::dhs_lif_qstate_map             */
/* Wide Memory template referenced: cap_wa_csr::dhs_lif_qstate_map         */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_OFFSET 0x38a000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_OFFSET 0xe28000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_WRITE_ACCESS 1u
/* Register member: cap_wa_csr.cfg_ecc_disable_lif_qstate_map              */
/* Register type referenced: cap_wa_csr::cfg_ecc_disable_lif_qstate_map    */
/* Register template referenced: cap_wa_csr::cfg_ecc_disable_lif_qstate_map */
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_OFFSET 0x38c000ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_OFFSET 0xe30000ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr.sta_ecc_lif_qstate_map                      */
/* Register type referenced: cap_wa_csr::sta_ecc_lif_qstate_map            */
/* Register template referenced: cap_wa_csr::sta_ecc_lif_qstate_map        */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_OFFSET 0x38c001ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_BYTE_OFFSET 0xe30004ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_READ_ACCESS 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_MASK 0xffe00000ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_READ_MASK 0xfffffffful
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_MASK 0x00000000ul
/* Register member: cap_wa_csr.cfg_lif_table_sram_bist                     */
/* Register type referenced: cap_wa_csr::cfg_lif_table_sram_bist           */
/* Register template referenced: cap_wa_csr::cfg_lif_table_sram_bist       */
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_OFFSET 0x38c002ul
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0xe30008ul
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000001ul
/* Register member: cap_wa_csr.sta_lif_table_sram_bist                     */
/* Register type referenced: cap_wa_csr::sta_lif_table_sram_bist           */
/* Register template referenced: cap_wa_csr::sta_lif_table_sram_bist       */
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_OFFSET 0x38c003ul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0xe3000cul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_READ_ACCESS 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_MASK 0xfffffffcul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_READ_MASK 0xfffffffful
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000000ul
/* Group member: cap_wa_csr.int_lif_qstate_map                             */
/* Group type referenced: cap_wa_csr::int_lif_qstate_map                   */
/* Group template referenced: cap_wa_csr::intgrp                           */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_OFFSET 0x38c004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_OFFSET 0xe30010ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_WRITE_ACCESS 1u
/* Memory member: cap_wa_csr.filter_addr_lo                                */
/* Memory type referenced: cap_wa_csr::filter_addr_lo                      */
/* Memory template referenced: cap_wa_csr::filter_addr_lo                  */
#define CAP_WA_CSR_FILTER_ADDR_LO_OFFSET 0x38c008ul
#define CAP_WA_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0xe30020ul
#define CAP_WA_CSR_FILTER_ADDR_LO_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_READ_MASK 0xffffffful
#define CAP_WA_CSR_FILTER_ADDR_LO_WRITE_MASK 0xffffffful
/* Memory member: cap_wa_csr.filter_addr_hi                                */
/* Memory type referenced: cap_wa_csr::filter_addr_hi                      */
/* Memory template referenced: cap_wa_csr::filter_addr_hi                  */
#define CAP_WA_CSR_FILTER_ADDR_HI_OFFSET 0x38c010ul
#define CAP_WA_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0xe30040ul
#define CAP_WA_CSR_FILTER_ADDR_HI_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_READ_MASK 0xffffffful
#define CAP_WA_CSR_FILTER_ADDR_HI_WRITE_MASK 0xffffffful
/* Memory member: cap_wa_csr.filter_addr_ctl                               */
/* Memory type referenced: cap_wa_csr::filter_addr_ctl                     */
/* Memory template referenced: cap_wa_csr::filter_addr_ctl                 */
#define CAP_WA_CSR_FILTER_ADDR_CTL_OFFSET 0x38c018ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0xe30060ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_READ_MASK 0xfu
#define CAP_WA_CSR_FILTER_ADDR_CTL_WRITE_MASK 0xfu
/* Register member: cap_wa_csr.cfg_filter                                  */
/* Register type referenced: cap_wa_csr::cfg_filter                        */
/* Register template referenced: cap_wa_csr::cfg_filter                    */
#define CAP_WA_CSR_CFG_FILTER_OFFSET 0x38c020ul
#define CAP_WA_CSR_CFG_FILTER_BYTE_OFFSET 0xe30080ul
#define CAP_WA_CSR_CFG_FILTER_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_CFG_FILTER_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_FILTER_READ_MASK 0xfffffffful
#define CAP_WA_CSR_CFG_FILTER_WRITE_MASK 0x0000fffful
/* Wide Memory member: cap_wa_csr.sta_inval_cam                            */
/* Wide Memory type referenced: cap_wa_csr::sta_inval_cam                  */
/* Wide Memory template referenced: cap_wa_csr::sta_inval_cam              */
#define CAP_WA_CSR_STA_INVAL_CAM_OFFSET 0x38c080ul
#define CAP_WA_CSR_STA_INVAL_CAM_BYTE_OFFSET 0xe30200ul
#define CAP_WA_CSR_STA_INVAL_CAM_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_WRITE_ACCESS 0u

/* Register type: cap_wa_csr::base                                         */
/* Register template: cap_wa_csr::base                                     */
/* Source filename: /home/dng/master2/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_wa_csr::base.scratch_reg                              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_BASE_SCRATCH_REG_MSB 31u
#define CAP_WA_CSR_BASE_SCRATCH_REG_LSB 0u
#define CAP_WA_CSR_BASE_SCRATCH_REG_WIDTH 32u
#define CAP_WA_CSR_BASE_SCRATCH_REG_READ_ACCESS 1u
#define CAP_WA_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1u
#define CAP_WA_CSR_BASE_SCRATCH_REG_RESET 0x00000001ul
#define CAP_WA_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::rdintr                                       */
/* Register template: cap_wa_csr::rdintr                                   */
/* Source filename: /home/dng/master2/capri/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: cap_wa_csr::rdintr.ireg                                   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_RDINTR_IREG_MSB 31u
#define CAP_WA_CSR_RDINTR_IREG_LSB 0u
#define CAP_WA_CSR_RDINTR_IREG_WIDTH 32u
#define CAP_WA_CSR_RDINTR_IREG_READ_ACCESS 1u
#define CAP_WA_CSR_RDINTR_IREG_WRITE_ACCESS 1u
#define CAP_WA_CSR_RDINTR_IREG_RESET 0x00000000ul
#define CAP_WA_CSR_RDINTR_IREG_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_RDINTR_IREG_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_RDINTR_IREG_SET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xfffffffful)

/* Wide Memory type: cap_wa_csr::dhs_host_doorbell                         */
/* Wide Memory template: cap_wa_csr::dhs_host_doorbell                     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 129 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_SIZE 0x100000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_BYTE_SIZE 0x400000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRIES 0x80000ull
#define CAP_WA_CSR_DHS_HOST_DOORBELL_MSB 63u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_LSB 0u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_WIDTH 64u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_MASK 0xffffffffffffffffull
#define CAP_WA_CSR_DHS_HOST_DOORBELL_GET(x) ((x) & 0xffffffffffffffffull)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_SET(x) ((x) & 0xffffffffffffffffull)
/* Wide Register member: cap_wa_csr::dhs_host_doorbell.entry               */
/* Wide Register type referenced: cap_wa_csr::dhs_host_doorbell::entry     */
/* Wide Register template referenced: cap_wa_csr::dhs_host_doorbell::entry */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_host_doorbell::entry.entry_0_2         */
/* Register type referenced: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2 */
/* Register template referenced: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_host_doorbell::entry.entry_1_2         */
/* Register type referenced: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2 */
/* Register template referenced: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_WRITE_MASK 0xfffffffful

/* Wide Register type: cap_wa_csr::dhs_host_doorbell::entry                */
/* Wide Register template: cap_wa_csr::dhs_host_doorbell::entry            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 138 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2          */
/* Register template: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 138 */
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2.qid_7_0   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MSB 31u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_LSB 24u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2.rsvd      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MSB 23u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_LSB 19u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WIDTH 5u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000ul) >> 19)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000ul)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000ul) | ((r) & 0xff07fffful))
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2.ring      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_MSB 18u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_LSB 16u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_WIDTH 3u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_0_2.index     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MSB 15u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_LSB 0u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WIDTH 16u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2          */
/* Register template: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 138 */
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2.pid       */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_MSB 31u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_LSB 16u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_WIDTH 16u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_FIELD_MASK 0xffff0000ul
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: cap_wa_csr::dhs_host_doorbell::entry::entry_1_2.qid_23_8  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MSB 15u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_LSB 0u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Wide Memory type: cap_wa_csr::dhs_local_doorbell                        */
/* Wide Memory template: cap_wa_csr::dhs_local_doorbell                    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 147 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_SIZE 0x100000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_SIZE 0x400000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRIES 0x80000ull
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_MSB 63u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_LSB 0u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_WIDTH 64u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_MASK 0xffffffffffffffffull
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_GET(x) ((x) & 0xffffffffffffffffull)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_SET(x) ((x) & 0xffffffffffffffffull)
/* Wide Register member: cap_wa_csr::dhs_local_doorbell.entry              */
/* Wide Register type referenced: cap_wa_csr::dhs_local_doorbell::entry    */
/* Wide Register template referenced: cap_wa_csr::dhs_local_doorbell::entry */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_local_doorbell::entry.entry_0_2        */
/* Register type referenced: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2 */
/* Register template referenced: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_local_doorbell::entry.entry_1_2        */
/* Register type referenced: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2 */
/* Register template referenced: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_WRITE_MASK 0xfffffffful

/* Wide Register type: cap_wa_csr::dhs_local_doorbell::entry               */
/* Wide Register template: cap_wa_csr::dhs_local_doorbell::entry           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 155 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2         */
/* Register template: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 155 */
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2.qid_7_0  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MSB 31u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_LSB 24u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2.rsvd     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MSB 23u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_LSB 19u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WIDTH 5u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000ul) >> 19)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000ul)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000ul) | ((r) & 0xff07fffful))
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2.ring     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_MSB 18u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_LSB 16u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_WIDTH 3u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_0_2.index    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MSB 15u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_LSB 0u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WIDTH 16u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2         */
/* Register template: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 155 */
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2.pid      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_MSB 31u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_LSB 16u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_WIDTH 16u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_FIELD_MASK 0xffff0000ul
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: cap_wa_csr::dhs_local_doorbell::entry::entry_1_2.qid_23_8 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MSB 15u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_LSB 0u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Memory type: cap_wa_csr::dhs_32b_doorbell                               */
/* Memory template: cap_wa_csr::dhs_32b_doorbell                           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 164 */
#define CAP_WA_CSR_DHS_32B_DOORBELL_SIZE 0x80000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_BYTE_SIZE 0x200000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRIES 0x80000ull
#define CAP_WA_CSR_DHS_32B_DOORBELL_MSB 31u
#define CAP_WA_CSR_DHS_32B_DOORBELL_LSB 0u
#define CAP_WA_CSR_DHS_32B_DOORBELL_WIDTH 32u
#define CAP_WA_CSR_DHS_32B_DOORBELL_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_32B_DOORBELL_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_DHS_32B_DOORBELL_SET(x) ((x) & 0xfffffffful)
/* Register member: cap_wa_csr::dhs_32b_doorbell.entry                     */
/* Register type referenced: cap_wa_csr::dhs_32b_doorbell::entry           */
/* Register template referenced: cap_wa_csr::dhs_32b_doorbell::entry       */
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_WRITE_MASK 0xfffffffful

/* Register type: cap_wa_csr::dhs_32b_doorbell::entry                      */
/* Register template: cap_wa_csr::dhs_32b_doorbell::entry                  */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 171 */
/* Field member: cap_wa_csr::dhs_32b_doorbell::entry.qid                   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_MSB 31u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_LSB 16u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_WIDTH 16u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_FIELD_MASK 0xffff0000ul
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: cap_wa_csr::dhs_32b_doorbell::entry.index                 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_MSB 15u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_LSB 0u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_WIDTH 16u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_GET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_SET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Wide Memory type: cap_wa_csr::dhs_page4k_remap_db                       */
/* Wide Memory template: cap_wa_csr::dhs_page4k_remap_db                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 178 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_SIZE 0x8000u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_SIZE 0x20000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRIES 0x4000ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_MSB 63u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_WIDTH 64u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_MASK 0xffffffffffffffffull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_GET(x) ((x) & 0xffffffffffffffffull)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_SET(x) ((x) & 0xffffffffffffffffull)
/* Wide Register member: cap_wa_csr::dhs_page4k_remap_db.entry             */
/* Wide Register type referenced: cap_wa_csr::dhs_page4k_remap_db::entry   */
/* Wide Register template referenced: cap_wa_csr::dhs_page4k_remap_db::entry */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_page4k_remap_db::entry.entry_0_2       */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_page4k_remap_db::entry.entry_1_2       */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_WRITE_MASK 0xfffffffful

/* Wide Register type: cap_wa_csr::dhs_page4k_remap_db::entry              */
/* Wide Register template: cap_wa_csr::dhs_page4k_remap_db::entry          */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 186 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2        */
/* Register template: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 186 */
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.qid_7_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_MSB 31u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_LSB 24u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.rsvd    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_MSB 23u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_LSB 19u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_WIDTH 5u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000ul) >> 19)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000ul) | ((r) & 0xff07fffful))
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.ring    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_MSB 18u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_LSB 16u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_WIDTH 3u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.index   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_MSB 15u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_WIDTH 16u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2        */
/* Register template: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 186 */
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2.rsvd4pid */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_MSB 31u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_LSB 16u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_WIDTH 16u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_FIELD_MASK 0xffff0000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: cap_wa_csr::dhs_page4k_remap_db::entry::entry_1_2.qid_23_8 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_MSB 15u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000fffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Wide Memory type: cap_wa_csr::dhs_page4k_remap_tbl                      */
/* Wide Memory template: cap_wa_csr::dhs_page4k_remap_tbl                  */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 195 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_SIZE 0x80u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_SIZE 0x200u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRIES 0x20ull
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_MSB 66u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_WIDTH 67u
/* Wide Register member: cap_wa_csr::dhs_page4k_remap_tbl.entry            */
/* Wide Register type referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry  */
/* Wide Register template referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_page4k_remap_tbl::entry.entry_0_4      */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_page4k_remap_tbl::entry.entry_1_4      */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_page4k_remap_tbl::entry.entry_2_4      */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_OFFSET 0x2ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RESET_MASK 0xfffffff8ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr::dhs_page4k_remap_tbl::entry.entry_3_4      */
/* Register type referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4 */
/* Register template referenced: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_OFFSET 0x3ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xcul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000ul

/* Wide Register type: cap_wa_csr::dhs_page4k_remap_tbl::entry             */
/* Wide Register template: cap_wa_csr::dhs_page4k_remap_tbl::entry         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_SIZE 0x10u

/* Register type: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4       */
/* Register template: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */
/* Field member: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4.upd_vec_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_MSB 31u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_WIDTH 32u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4       */
/* Register template: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */
/* Field member: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.pid_12_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_MSB 31u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_LSB 19u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_WIDTH 13u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_FIELD_MASK 0xfff80000ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_GET(x) \
   (((x) & 0xfff80000ul) >> 19)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_SET(x) \
   (((x) << 19) & 0xfff80000ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000ul) | ((r) & 0x0007fffful))
/* Field member: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.lif    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_MSB 18u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_LSB 8u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_WIDTH 11u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_FIELD_MASK 0x0007ff00ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_GET(x) \
   (((x) & 0x0007ff00ul) >> 8)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_SET(x) \
   (((x) << 8) & 0x0007ff00ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00ul) | ((r) & 0xfff800fful))
/* Field member: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.upd_vec_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_MSB 7u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_WIDTH 8u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4       */
/* Register template: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */
/* Field member: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4.pid_15_13 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_MSB 2u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_LSB 0u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_WIDTH 3u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_FIELD_MASK 0x00000007ul
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_GET(x) \
   ((x) & 0x00000007ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_SET(x) \
   ((x) & 0x00000007ul)
#define CAP_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4       */
/* Register template: cap_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */

/* Register type: cap_wa_csr::cfg_wa_axi                                   */
/* Register template: cap_wa_csr::cfg_wa_axi                               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 210 */
/* Field member: cap_wa_csr::cfg_wa_axi.num_ids                            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_MSB 7u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_LSB 0u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_WIDTH 8u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_RESET 0x40u
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_GET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_SET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_CFG_WA_AXI_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_wa_csr::cfg_wa_sched_hint                            */
/* Register template: cap_wa_csr::cfg_wa_sched_hint                        */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 216 */
/* Field member: cap_wa_csr::cfg_wa_sched_hint.enable_src_mask             */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_MSB 4u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_LSB 0u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_WIDTH 5u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_RESET 0x00u
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_FIELD_MASK 0x0000001ful
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_GET(x) \
   ((x) & 0x0000001ful)
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_SET(x) \
   ((x) & 0x0000001ful)
#define CAP_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: cap_wa_csr::cfg_wa_merge                                 */
/* Register template: cap_wa_csr::cfg_wa_merge                             */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 222 */
/* Field member: cap_wa_csr::cfg_wa_merge.pre_axi_read_en                  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_MSB 1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_LSB 1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_WIDTH 1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_RESET 0x1u
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::cfg_wa_merge.inflight_en                      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_MSB 0u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_LSB 0u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_WIDTH 1u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_RESET 0x1u
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_GET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_SET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::sta_wa_axi                                   */
/* Register template: cap_wa_csr::sta_wa_axi                               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 229 */
/* Field member: cap_wa_csr::sta_wa_axi.num_ids                            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_MSB 7u
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_LSB 0u
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_WIDTH 8u
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_READ_ACCESS 1u
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_GET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_SET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_STA_WA_AXI_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_wa_csr::sat_wa_host_access_err                       */
/* Register template: cap_wa_csr::sat_wa_host_access_err                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 234 */
/* Field member: cap_wa_csr::sat_wa_host_access_err.cnt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_MSB 15u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_WIDTH 16u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_RESET 0x0000u
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_GET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_SET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::sat_wa_ring_access_err                       */
/* Register template: cap_wa_csr::sat_wa_ring_access_err                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 239 */
/* Field member: cap_wa_csr::sat_wa_ring_access_err.cnt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_MSB 15u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_WIDTH 16u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_RESET 0x0000u
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_GET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_SET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::sat_wa_qaddr_cam_conflict                    */
/* Register template: cap_wa_csr::sat_wa_qaddr_cam_conflict                */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 244 */
/* Field member: cap_wa_csr::sat_wa_qaddr_cam_conflict.cnt                 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_MSB 31u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_WIDTH 32u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_RESET 0x00000000ul
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_SET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::sat_wa_merged_inflight                       */
/* Register template: cap_wa_csr::sat_wa_merged_inflight                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 249 */
/* Field member: cap_wa_csr::sat_wa_merged_inflight.cnt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_MSB 31u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_WIDTH 32u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_RESET 0x00000000ul
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_SET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::sat_wa_merged_pre_axi_read                   */
/* Register template: cap_wa_csr::sat_wa_merged_pre_axi_read               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 254 */
/* Field member: cap_wa_csr::sat_wa_merged_pre_axi_read.cnt                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_MSB 31u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_WIDTH 32u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_RESET 0x00000000ul
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_GET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_SET(x) ((x) & 0xfffffffful)
#define CAP_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::sat_wa_qid_overflow                          */
/* Register template: cap_wa_csr::sat_wa_qid_overflow                      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 259 */
/* Field member: cap_wa_csr::sat_wa_qid_overflow.cnt                       */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_MSB 15u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_WIDTH 16u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_RESET 0x0000u
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_GET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_SET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::sat_wa_pid_chkfail                           */
/* Register template: cap_wa_csr::sat_wa_pid_chkfail                       */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 264 */
/* Field member: cap_wa_csr::sat_wa_pid_chkfail.cnt                        */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_MSB 15u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_LSB 0u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_WIDTH 16u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_RESET 0x0000u
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_FIELD_MASK 0x0000fffful
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_GET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_SET(x) ((x) & 0x0000fffful)
#define CAP_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_wa_csr::sat_wa_axi_err                               */
/* Register template: cap_wa_csr::sat_wa_axi_err                           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 269 */
/* Field member: cap_wa_csr::sat_wa_axi_err.bresp                          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_MSB 15u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_LSB 8u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_WIDTH 8u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_RESET 0x00u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_FIELD_MASK 0x0000ff00ul
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_SET(x) (((x) << 8) & 0x0000ff00ul)
#define CAP_WA_CSR_SAT_WA_AXI_ERR_BRESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: cap_wa_csr::sat_wa_axi_err.rresp                          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 180 */
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_MSB 7u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_LSB 0u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_WIDTH 8u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_READ_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_WRITE_ACCESS 1u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_RESET 0x00u
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_GET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_SET(x) ((x) & 0x000000fful)
#define CAP_WA_CSR_SAT_WA_AXI_ERR_RRESP_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_host_doorbells                   */
/* Wide Register template: cap_wa_csr::cnt_wa_host_doorbells               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 275 */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Register template: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 275 */
/* Field member: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Register template: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 275 */
/* Field member: cap_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_local_doorbells                  */
/* Wide Register template: cap_wa_csr::cnt_wa_local_doorbells              */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 281 */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Register template: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 281 */
/* Field member: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Register template: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 281 */
/* Field member: cap_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_32b_doorbells                    */
/* Wide Register template: cap_wa_csr::cnt_wa_32b_doorbells                */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 287 */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Register template: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 287 */
/* Field member: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Register template: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 287 */
/* Field member: cap_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_timer_doorbells                  */
/* Wide Register template: cap_wa_csr::cnt_wa_timer_doorbells              */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 293 */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Register template: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 293 */
/* Field member: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Register template: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 293 */
/* Field member: cap_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_arm4k_doorbells                  */
/* Wide Register template: cap_wa_csr::cnt_wa_arm4k_doorbells              */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 299 */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Register template: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 299 */
/* Field member: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Register template: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 299 */
/* Field member: cap_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_wa_csr::cnt_wa_sched_out                        */
/* Wide Register template: cap_wa_csr::cnt_wa_sched_out                    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 305 */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_SIZE 0x2u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2       */
/* Register template: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 305 */
/* Field member: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2.req_31_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_MSB 31u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_LSB 0u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_WIDTH 32u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2       */
/* Register template: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 305 */
/* Field member: cap_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2.req_39_32 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_MSB 7u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_LSB 0u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_WIDTH 8u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_READ_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_WRITE_ACCESS 1u
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Memory type: cap_wa_csr::dhs_doorbell_err_activity_log             */
/* Wide Memory template: cap_wa_csr::dhs_doorbell_err_activity_log         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 312 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_SIZE 0x20u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_SIZE 0x80u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRIES 0x10ull
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_MSB 63u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_LSB 0u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_WIDTH 64u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_MASK 0xffffffffffffffffull
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_SET(x) \
   ((x) & 0xffffffffffffffffull)
/* Wide Register member: cap_wa_csr::dhs_doorbell_err_activity_log.entry   */
/* Wide Register type referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Wide Register template referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_doorbell_err_activity_log::entry.entry_0_2 */
/* Register type referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Register template referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_doorbell_err_activity_log::entry.entry_1_2 */
/* Register type referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Register template referenced: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_WRITE_MASK 0xfffffffful

/* Wide Register type: cap_wa_csr::dhs_doorbell_err_activity_log::entry    */
/* Wide Register template: cap_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 320 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Register template: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 320 */
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2.pid_or_lif_type_1_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_MSB 31u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_LSB 30u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_WIDTH 2u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_FIELD_MASK 0xc0000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_GET(x) \
   (((x) & 0xc0000000ul) >> 30)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_SET(x) \
   (((x) << 30) & 0xc0000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_PID_OR_LIF_TYPE_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000ul) | ((r) & 0x3ffffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2.qstateaddr_or_qid */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_MSB 29u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_LSB 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_WIDTH 29u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_FIELD_MASK 0x3ffffffeul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_GET(x) \
   (((x) & 0x3ffffffeul) >> 1)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_SET(x) \
   (((x) << 1) & 0x3ffffffeul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_MODIFY(r, x) \
   ((((x) << 1) & 0x3ffffffeul) | ((r) & 0xc0000001ul))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2.valid */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_MSB 0u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_LSB 0u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Register template: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 320 */
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.qid_ovflow */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_MSB 31u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_LSB 31u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_FIELD_MASK 0x80000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.pid_fail */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_MSB 30u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_LSB 30u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_FIELD_MASK 0x40000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_FAIL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.host_ring_err */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_MSB 29u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_LSB 29u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_FIELD_MASK 0x20000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.tot_ring_err */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_MSB 28u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_LSB 28u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_FIELD_MASK 0x10000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.addr_conflict */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_MSB 27u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_LSB 27u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_FIELD_MASK 0x08000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.doorbell_merged */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_MSB 26u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_LSB 26u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_WIDTH 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_FIELD_MASK 0x04000000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.cnt */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_MSB 25u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_LSB 14u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_WIDTH 12u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_FIELD_MASK 0x03ffc000ul
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_GET(x) \
   (((x) & 0x03ffc000ul) >> 14)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_SET(x) \
   (((x) << 14) & 0x03ffc000ul)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_MODIFY(r, x) \
   ((((x) << 14) & 0x03ffc000ul) | ((r) & 0xfc003ffful))
/* Field member: cap_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.pid_or_lif_type_15_2 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_MSB 13u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_LSB 0u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_WIDTH 14u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_FIELD_MASK 0x00003ffful
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_GET(x) \
   ((x) & 0x00003ffful)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_SET(x) \
   ((x) & 0x00003ffful)
#define CAP_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_15_2_MODIFY(r, x) \
   (((x) & 0x00003ffful) | ((r) & 0xffffc000ul))

/* Register type: cap_wa_csr::cfg_doorbell_axi_attr                        */
/* Register template: cap_wa_csr::cfg_doorbell_axi_attr                    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 334 */
/* Field member: cap_wa_csr::cfg_doorbell_axi_attr.lock                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_MSB 15u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_LSB 15u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_WIDTH 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_RESET 0x0u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_FIELD_MASK 0x00008000ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: cap_wa_csr::cfg_doorbell_axi_attr.qos                     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_MSB 14u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_LSB 11u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_WIDTH 4u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_RESET 0x0u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_FIELD_MASK 0x00007800ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_GET(x) \
   (((x) & 0x00007800ul) >> 11)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_SET(x) \
   (((x) << 11) & 0x00007800ul)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800ul) | ((r) & 0xffff87fful))
/* Field member: cap_wa_csr::cfg_doorbell_axi_attr.prot                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_MSB 10u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_LSB 8u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_WIDTH 3u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_RESET 0x2u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_FIELD_MASK 0x00000700ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_GET(x) \
   (((x) & 0x00000700ul) >> 8)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_SET(x) \
   (((x) << 8) & 0x00000700ul)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700ul) | ((r) & 0xfffff8fful))
/* Field member: cap_wa_csr::cfg_doorbell_axi_attr.awcache                 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_MSB 7u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_LSB 4u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_WIDTH 4u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_RESET 0xfu
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0ul
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: cap_wa_csr::cfg_doorbell_axi_attr.arcache                 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_MSB 3u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_LSB 0u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_WIDTH 4u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_RESET 0xfu
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000ful
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000ful)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000ful)
#define CAP_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: cap_wa_csr::cfg_debug_port                               */
/* Register template: cap_wa_csr::cfg_debug_port                           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 361 */
/* Field member: cap_wa_csr::cfg_debug_port.enable                         */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_MSB 2u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_LSB 2u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0u
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::cfg_debug_port.select                         */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_MSB 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_LSB 0u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 2u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0u
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000003ul
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x00000003ul)
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x00000003ul)
#define CAP_WA_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: cap_wa_csr::csr_intr                                     */
/* Register template: cap_wa_csr::csr_intr                                 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 112 */
/* Field member: cap_wa_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::csr_intr.dowstream                            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_MSB 0u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_LSB 0u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_WIDTH 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0u
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_wa_csr::int_groups                                      */
/* Group template: cap_wa_csr::intgrp_status                               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 96 */
#define CAP_WA_CSR_INT_GROUPS_SIZE 0x4u
#define CAP_WA_CSR_INT_GROUPS_BYTE_SIZE 0x10u
/* Register member: cap_wa_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_wa_csr::int_groups::intreg                */
/* Register template referenced: cap_wa_csr::intreg_status                 */
#define CAP_WA_CSR_INT_GROUPS_INTREG_OFFSET 0x0ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffcul
#define CAP_WA_CSR_INT_GROUPS_INTREG_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000ul
/* Register member: cap_wa_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_wa_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_wa_csr::intreg_enable                 */
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003ul
/* Register member: cap_wa_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_wa_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_wa_csr::intreg_status                 */
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffcul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000ul

/* Register type: cap_wa_csr::int_groups::intreg                           */
/* Register template: cap_wa_csr::intreg_status                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 46 */
/* Field member: cap_wa_csr::intreg_status.int_db_interrupt                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_status.int_lif_qstate_map_interrupt    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_wa_csr::intreg_enable                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 34 */
/* Field member: cap_wa_csr::intreg_enable.int_db_enable                   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_MSB 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_LSB 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_enable.int_lif_qstate_map_enable       */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MSB 0u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_LSB 0u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_groups::int_rw_reg                       */
/* Register template: cap_wa_csr::intreg_status                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 46 */
/* Field member: cap_wa_csr::intreg_status.int_db_interrupt                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_status.int_lif_qstate_map_interrupt    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0u
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_wa_csr::int_db                                          */
/* Group template: cap_wa_csr::intgrp                                      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 75 */
#define CAP_WA_CSR_INT_DB_SIZE 0x4u
#define CAP_WA_CSR_INT_DB_BYTE_SIZE 0x10u
/* Register member: cap_wa_csr::intgrp.intreg                              */
/* Register type referenced: cap_wa_csr::int_db::intreg                    */
/* Register template referenced: cap_wa_csr::intreg                        */
#define CAP_WA_CSR_INT_DB_INTREG_OFFSET 0x0ul
#define CAP_WA_CSR_INT_DB_INTREG_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_INT_DB_INTREG_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_DB_INTREG_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INTREG_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INTREG_WRITE_MASK 0x0000007ful
/* Register member: cap_wa_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_wa_csr::int_db::int_test_set              */
/* Register template referenced: cap_wa_csr::intreg                        */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_OFFSET 0x1ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_WRITE_MASK 0x0000007ful
/* Register member: cap_wa_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_wa_csr::int_db::int_enable_set            */
/* Register template referenced: cap_wa_csr::intreg_enable                 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_OFFSET 0x2ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BYTE_OFFSET 0x8ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_WRITE_MASK 0x0000007ful
/* Register member: cap_wa_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_wa_csr::int_db::int_enable_clear          */
/* Register template referenced: cap_wa_csr::intreg_enable                 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_OFFSET 0x3ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007ful

/* Register type: cap_wa_csr::int_db::intreg                               */
/* Register template: cap_wa_csr::intreg                                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 11 */
/* Field member: cap_wa_csr::intreg.bresp_err_interrupt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_MSB 6u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_LSB 6u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000040ul
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_wa_csr::intreg.rresp_err_interrupt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_MSB 5u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_LSB 5u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00000020ul
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_wa_csr::intreg.total_ring_access_err_interrupt        */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_MSB 4u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_LSB 4u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_wa_csr::intreg.host_ring_access_err_interrupt         */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_MSB 3u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_LSB 3u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_wa_csr::intreg.db_qid_overflow_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_MSB 2u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_LSB 2u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg.db_pid_chk_fail_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg.db_cam_conflict_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INTREG_DB_CAM_CONFLICT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_db::int_test_set                         */
/* Register template: cap_wa_csr::intreg                                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 11 */
/* Field member: cap_wa_csr::intreg.bresp_err_interrupt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_MSB 6u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_LSB 6u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000040ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_wa_csr::intreg.rresp_err_interrupt                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_MSB 5u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_LSB 5u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00000020ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_wa_csr::intreg.total_ring_access_err_interrupt        */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_MSB 4u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_LSB 4u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_wa_csr::intreg.host_ring_access_err_interrupt         */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_MSB 3u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_LSB 3u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_wa_csr::intreg.db_qid_overflow_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_MSB 2u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_LSB 2u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg.db_pid_chk_fail_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg.db_cam_conflict_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_TEST_SET_DB_CAM_CONFLICT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_db::int_enable_set                       */
/* Register template: cap_wa_csr::intreg_enable                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 34 */
/* Field member: cap_wa_csr::intreg_enable.bresp_err_enable                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_MSB 6u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_LSB 6u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_FIELD_MASK 0x00000040ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_wa_csr::intreg_enable.rresp_err_enable                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_MSB 5u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_LSB 5u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_FIELD_MASK 0x00000020ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_wa_csr::intreg_enable.total_ring_access_err_enable    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_MSB 4u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_LSB 4u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000010ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_wa_csr::intreg_enable.host_ring_access_err_enable     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_MSB 3u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_LSB 3u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_wa_csr::intreg_enable.db_qid_overflow_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_MSB 2u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_LSB 2u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg_enable.db_pid_chk_fail_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_MSB 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_LSB 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_enable.db_cam_conflict_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_MSB 0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_LSB 0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_SET_DB_CAM_CONFLICT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_db::int_enable_clear                     */
/* Register template: cap_wa_csr::intreg_enable                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 34 */
/* Field member: cap_wa_csr::intreg_enable.bresp_err_enable                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_MSB 6u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_LSB 6u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_FIELD_MASK 0x00000040ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_wa_csr::intreg_enable.rresp_err_enable                */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_MSB 5u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_LSB 5u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_FIELD_MASK 0x00000020ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_wa_csr::intreg_enable.total_ring_access_err_enable    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_MSB 4u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_LSB 4u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000010ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_wa_csr::intreg_enable.host_ring_access_err_enable     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_MSB 3u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_LSB 3u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_wa_csr::intreg_enable.db_qid_overflow_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_MSB 2u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_LSB 2u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg_enable.db_pid_chk_fail_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_MSB 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_LSB 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_enable.db_cam_conflict_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_MSB 0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_LSB 0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_CAM_CONFLICT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Wide Memory type: cap_wa_csr::dhs_lif_qstate_map                        */
/* Wide Memory template: cap_wa_csr::dhs_lif_qstate_map                    */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 373 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_SIZE 0x2000u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_SIZE 0x8000u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRIES 0x800ull
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_MSB 103u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_LSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_WIDTH 104u
/* Wide Register member: cap_wa_csr::dhs_lif_qstate_map.entry              */
/* Wide Register type referenced: cap_wa_csr::dhs_lif_qstate_map::entry    */
/* Wide Register template referenced: cap_wa_csr::dhs_lif_qstate_map::entry */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_wa_csr::dhs_lif_qstate_map::entry.entry_0_4        */
/* Register type referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4 */
/* Register template referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_lif_qstate_map::entry.entry_1_4        */
/* Register type referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4 */
/* Register template referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_OFFSET 0x1ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_lif_qstate_map::entry.entry_2_4        */
/* Register type referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4 */
/* Register template referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_OFFSET 0x2ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_WRITE_MASK 0xfffffffful
/* Register member: cap_wa_csr::dhs_lif_qstate_map::entry.entry_3_4        */
/* Register type referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_3_4 */
/* Register template referenced: cap_wa_csr::dhs_lif_qstate_map::entry::entry_3_4 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_OFFSET 0x3ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xcul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_RESET_MASK 0xffffff00ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_READ_MASK 0xfffffffful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_WRITE_MASK 0x000000fful

/* Wide Register type: cap_wa_csr::dhs_lif_qstate_map::entry               */
/* Wide Register template: cap_wa_csr::dhs_lif_qstate_map::entry           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_SIZE 0x10u

/* Register type: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4         */
/* Register template: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4.length1_0_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_MSB 31u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_LSB 31u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_WIDTH 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_FIELD_MASK 0x80000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4.size0    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_MSB 30u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_LSB 28u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_FIELD_MASK 0x70000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_GET(x) \
   (((x) & 0x70000000ul) >> 28)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_SET(x) \
   (((x) << 28) & 0x70000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000ul) | ((r) & 0x8ffffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4.length0  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_MSB 27u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_LSB 23u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_FIELD_MASK 0x0f800000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_GET(x) \
   (((x) & 0x0f800000ul) >> 23)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_SET(x) \
   (((x) << 23) & 0x0f800000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_MODIFY(r, x) \
   ((((x) << 23) & 0x0f800000ul) | ((r) & 0xf07ffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4.qstate_base */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_MSB 22u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_LSB 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_WIDTH 22u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_FIELD_MASK 0x007ffffeul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_GET(x) \
   (((x) & 0x007ffffeul) >> 1)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_SET(x) \
   (((x) << 1) & 0x007ffffeul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_MODIFY(r, x) \
   ((((x) << 1) & 0x007ffffeul) | ((r) & 0xff800001ul))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_0_4.vld      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_MSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_LSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_WIDTH 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4         */
/* Register template: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.length5_0_0 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_MSB 31u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_LSB 31u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_WIDTH 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_FIELD_MASK 0x80000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.size4    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_MSB 30u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_LSB 28u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_FIELD_MASK 0x70000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_GET(x) \
   (((x) & 0x70000000ul) >> 28)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_SET(x) \
   (((x) << 28) & 0x70000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000ul) | ((r) & 0x8ffffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.length4  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_MSB 27u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_LSB 23u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_FIELD_MASK 0x0f800000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_GET(x) \
   (((x) & 0x0f800000ul) >> 23)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_SET(x) \
   (((x) << 23) & 0x0f800000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_MODIFY(r, x) \
   ((((x) << 23) & 0x0f800000ul) | ((r) & 0xf07ffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.size3    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_MSB 22u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_LSB 20u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_FIELD_MASK 0x00700000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_GET(x) \
   (((x) & 0x00700000ul) >> 20)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_SET(x) \
   (((x) << 20) & 0x00700000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000ul) | ((r) & 0xff8ffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.length3  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_MSB 19u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_LSB 15u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_FIELD_MASK 0x000f8000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_GET(x) \
   (((x) & 0x000f8000ul) >> 15)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_SET(x) \
   (((x) << 15) & 0x000f8000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000ul) | ((r) & 0xfff07ffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.size2    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_MSB 14u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_LSB 12u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_FIELD_MASK 0x00007000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_GET(x) \
   (((x) & 0x00007000ul) >> 12)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_SET(x) \
   (((x) << 12) & 0x00007000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000ul) | ((r) & 0xffff8ffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.length2  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_MSB 11u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_LSB 7u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_FIELD_MASK 0x00000f80ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_GET(x) \
   (((x) & 0x00000f80ul) >> 7)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_SET(x) \
   (((x) << 7) & 0x00000f80ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_MODIFY(r, x) \
   ((((x) << 7) & 0x00000f80ul) | ((r) & 0xfffff07ful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.size1    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_MSB 6u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_LSB 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_FIELD_MASK 0x00000070ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_1_4.length1_4_1 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_MSB 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_LSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_WIDTH 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_FIELD_MASK 0x0000000ful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_GET(x) \
   ((x) & 0x0000000ful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_SET(x) \
   ((x) & 0x0000000ful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4         */
/* Register template: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.spare    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_MSB 31u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_LSB 28u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_WIDTH 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_FIELD_MASK 0xf0000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.sched_hint_cos */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_MSB 27u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_LSB 24u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_WIDTH 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_FIELD_MASK 0x0f000000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.sched_hint_en */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_MSB 23u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_LSB 23u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_WIDTH 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_FIELD_MASK 0x00800000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.size7    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_MSB 22u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_LSB 20u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_FIELD_MASK 0x00700000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_GET(x) \
   (((x) & 0x00700000ul) >> 20)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_SET(x) \
   (((x) << 20) & 0x00700000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000ul) | ((r) & 0xff8ffffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.length7  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_MSB 19u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_LSB 15u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_FIELD_MASK 0x000f8000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_GET(x) \
   (((x) & 0x000f8000ul) >> 15)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_SET(x) \
   (((x) << 15) & 0x000f8000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000ul) | ((r) & 0xfff07ffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.size6    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_MSB 14u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_LSB 12u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_FIELD_MASK 0x00007000ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_GET(x) \
   (((x) & 0x00007000ul) >> 12)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_SET(x) \
   (((x) << 12) & 0x00007000ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000ul) | ((r) & 0xffff8ffful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.length6  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_MSB 11u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_LSB 7u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_WIDTH 5u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_FIELD_MASK 0x00000f80ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_GET(x) \
   (((x) & 0x00000f80ul) >> 7)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_SET(x) \
   (((x) << 7) & 0x00000f80ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_MODIFY(r, x) \
   ((((x) << 7) & 0x00000f80ul) | ((r) & 0xfffff07ful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.size5    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_MSB 6u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_LSB 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_WIDTH 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_FIELD_MASK 0x00000070ul
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_2_4.length5_4_1 */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_MSB 3u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_LSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_WIDTH 4u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_FIELD_MASK 0x0000000ful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_GET(x) \
   ((x) & 0x0000000ful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_SET(x) \
   ((x) & 0x0000000ful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: cap_wa_csr::dhs_lif_qstate_map::entry::entry_3_4         */
/* Register template: cap_wa_csr::dhs_lif_qstate_map::entry::entry_3_4     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
/* Field member: cap_wa_csr::dhs_lif_qstate_map::entry::entry_3_4.ecc      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_MSB 7u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_LSB 0u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_WIDTH 8u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1u
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x000000fful
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_GET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_SET(x) \
   ((x) & 0x000000fful)
#define CAP_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_wa_csr::cfg_ecc_disable_lif_qstate_map               */
/* Register template: cap_wa_csr::cfg_ecc_disable_lif_qstate_map           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 407 */
/* Field member: cap_wa_csr::cfg_ecc_disable_lif_qstate_map.dhs            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MSB 2u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_LSB 2u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WIDTH 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_RESET 0x0u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::cfg_ecc_disable_lif_qstate_map.det            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MSB 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_LSB 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WIDTH 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_RESET 0x0u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::cfg_ecc_disable_lif_qstate_map.cor            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MSB 0u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_LSB 0u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WIDTH 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_RESET 0x0u
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::sta_ecc_lif_qstate_map                       */
/* Register template: cap_wa_csr::sta_ecc_lif_qstate_map                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 415 */
/* Field member: cap_wa_csr::sta_ecc_lif_qstate_map.addr                   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MSB 20u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_LSB 10u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WIDTH 11u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_READ_ACCESS 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_FIELD_MASK 0x001ffc00ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_GET(x) \
   (((x) & 0x001ffc00ul) >> 10)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_SET(x) \
   (((x) << 10) & 0x001ffc00ul)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00ul) | ((r) & 0xffe003fful))
/* Field member: cap_wa_csr::sta_ecc_lif_qstate_map.syndrome               */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MSB 9u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_LSB 2u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WIDTH 8u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_READ_ACCESS 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_FIELD_MASK 0x000003fcul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_GET(x) \
   (((x) & 0x000003fcul) >> 2)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fcul)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fcul) | ((r) & 0xfffffc03ul))
/* Field member: cap_wa_csr::sta_ecc_lif_qstate_map.correctable            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MSB 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_LSB 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WIDTH 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_READ_ACCESS 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::sta_ecc_lif_qstate_map.uncorrectable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MSB 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_LSB 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WIDTH 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_READ_ACCESS 1u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::cfg_lif_table_sram_bist                      */
/* Register template: cap_wa_csr::cfg_lif_table_sram_bist                  */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 423 */
/* Field member: cap_wa_csr::cfg_lif_table_sram_bist.run                   */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MSB 0u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_LSB 0u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WIDTH 1u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_RESET 0x0u
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001ul)
#define CAP_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::sta_lif_table_sram_bist                      */
/* Register template: cap_wa_csr::sta_lif_table_sram_bist                  */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 429 */
/* Field member: cap_wa_csr::sta_lif_table_sram_bist.done_fail             */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MSB 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_LSB 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WIDTH 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_READ_ACCESS 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::sta_lif_table_sram_bist.done_pass             */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MSB 0u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_LSB 0u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WIDTH 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_READ_ACCESS 1u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_wa_csr::int_lif_qstate_map                              */
/* Group template: cap_wa_csr::intgrp                                      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 75 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_SIZE 0x4u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_SIZE 0x10u
/* Register member: cap_wa_csr::intgrp.intreg                              */
/* Register type referenced: cap_wa_csr::int_lif_qstate_map::intreg        */
/* Register template referenced: cap_wa_csr::intreg                        */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_OFFSET 0x0ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_wa_csr::int_lif_qstate_map::int_test_set  */
/* Register template referenced: cap_wa_csr::intreg                        */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_OFFSET 0x1ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_wa_csr::int_lif_qstate_map::int_enable_set */
/* Register template referenced: cap_wa_csr::intreg_enable                 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_OFFSET 0x2ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_OFFSET 0x8ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_MASK 0x00000007ul
/* Register member: cap_wa_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_wa_csr::int_lif_qstate_map::int_enable_clear */
/* Register template referenced: cap_wa_csr::intreg_enable                 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_OFFSET 0x3ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_MASK 0x00000007ul

/* Register type: cap_wa_csr::int_lif_qstate_map::intreg                   */
/* Register template: cap_wa_csr::intreg                                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 11 */
/* Field member: cap_wa_csr::intreg.qid_invalid_interrupt                  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_LSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg.ecc_correctable_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg.ecc_uncorrectable_interrupt            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_lif_qstate_map::int_test_set             */
/* Register template: cap_wa_csr::intreg                                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 11 */
/* Field member: cap_wa_csr::intreg.qid_invalid_interrupt                  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_LSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg.ecc_correctable_interrupt              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_LSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg.ecc_uncorrectable_interrupt            */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_LSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_lif_qstate_map::int_enable_set           */
/* Register template: cap_wa_csr::intreg_enable                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 34 */
/* Field member: cap_wa_csr::intreg_enable.qid_invalid_enable              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_LSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg_enable.ecc_correctable_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_LSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_enable.ecc_uncorrectable_enable        */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_LSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_wa_csr::int_lif_qstate_map::int_enable_clear         */
/* Register template: cap_wa_csr::intreg_enable                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 34 */
/* Field member: cap_wa_csr::intreg_enable.qid_invalid_enable              */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_LSB 2u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_wa_csr::intreg_enable.ecc_correctable_enable          */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_LSB 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_wa_csr::intreg_enable.ecc_uncorrectable_enable        */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_LSB 0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WIDTH 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_RESET 0x0u
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Memory type: cap_wa_csr::filter_addr_lo                                 */
/* Memory template: cap_wa_csr::filter_addr_lo                             */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 440 */
#define CAP_WA_CSR_FILTER_ADDR_LO_SIZE 0x8u
#define CAP_WA_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x20u
#define CAP_WA_CSR_FILTER_ADDR_LO_ENTRIES 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_LO_MSB 27u
#define CAP_WA_CSR_FILTER_ADDR_LO_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_LO_WIDTH 28u
#define CAP_WA_CSR_FILTER_ADDR_LO_MASK 0x0ffffffful
#define CAP_WA_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x0ffffffful)
/* Register member: cap_wa_csr::filter_addr_lo.data                        */
/* Register type referenced: cap_wa_csr::filter_addr_lo::data              */
/* Register template referenced: cap_wa_csr::filter_addr_lo::data          */
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0xf0000000ul
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xfffffffful
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x0ffffffful

/* Register type: cap_wa_csr::filter_addr_lo::data                         */
/* Register template: cap_wa_csr::filter_addr_lo::data                     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 447 */
/* Field member: cap_wa_csr::filter_addr_lo::data.value                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 27u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 28u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x0ffffffful
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0ffffffful) | ((r) & 0xf0000000ul))

/* Memory type: cap_wa_csr::filter_addr_hi                                 */
/* Memory template: cap_wa_csr::filter_addr_hi                             */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 453 */
#define CAP_WA_CSR_FILTER_ADDR_HI_SIZE 0x8u
#define CAP_WA_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x20u
#define CAP_WA_CSR_FILTER_ADDR_HI_ENTRIES 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_HI_MSB 27u
#define CAP_WA_CSR_FILTER_ADDR_HI_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_HI_WIDTH 28u
#define CAP_WA_CSR_FILTER_ADDR_HI_MASK 0x0ffffffful
#define CAP_WA_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x0ffffffful)
/* Register member: cap_wa_csr::filter_addr_hi.data                        */
/* Register type referenced: cap_wa_csr::filter_addr_hi::data              */
/* Register template referenced: cap_wa_csr::filter_addr_hi::data          */
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0xf0000000ul
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xfffffffful
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x0ffffffful

/* Register type: cap_wa_csr::filter_addr_hi::data                         */
/* Register template: cap_wa_csr::filter_addr_hi::data                     */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 460 */
/* Field member: cap_wa_csr::filter_addr_hi::data.value                    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 27u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 28u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x0ffffffful
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x0ffffffful)
#define CAP_WA_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0ffffffful) | ((r) & 0xf0000000ul))

/* Memory type: cap_wa_csr::filter_addr_ctl                                */
/* Memory template: cap_wa_csr::filter_addr_ctl                            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 466 */
#define CAP_WA_CSR_FILTER_ADDR_CTL_SIZE 0x8u
#define CAP_WA_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x20u
#define CAP_WA_CSR_FILTER_ADDR_CTL_ENTRIES 0x8ull
#define CAP_WA_CSR_FILTER_ADDR_CTL_MSB 3u
#define CAP_WA_CSR_FILTER_ADDR_CTL_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_CTL_WIDTH 4u
#define CAP_WA_CSR_FILTER_ADDR_CTL_MASK 0x0fu
#define CAP_WA_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x0fu)
#define CAP_WA_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x0fu)
/* Register member: cap_wa_csr::filter_addr_ctl.value                      */
/* Register type referenced: cap_wa_csr::filter_addr_ctl::value            */
/* Register template referenced: cap_wa_csr::filter_addr_ctl::value        */
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x00u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xf0u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffu
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x0fu

/* Register type: cap_wa_csr::filter_addr_ctl::value                       */
/* Register template: cap_wa_csr::filter_addr_ctl::value                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 473 */
/* Field member: cap_wa_csr::filter_addr_ctl::value.value                  */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_MSB 3u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_LSB 0u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_WIDTH 4u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_READ_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_WRITE_ACCESS 1u
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_FIELD_MASK 0x0fu
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_GET(x) ((x) & 0x0fu)
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_SET(x) ((x) & 0x0fu)
#define CAP_WA_CSR_FILTER_ADDR_CTL_VALUE_VALUE_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: cap_wa_csr::cfg_filter                                   */
/* Register template: cap_wa_csr::cfg_filter                               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 480 */
/* Field member: cap_wa_csr::cfg_filter.arcache_match                      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_MSB 15u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_LSB 12u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_WIDTH 4u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_RESET 0x0u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_FIELD_MASK 0x0000f000ul
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000ul) >> 12)
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000ul)
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: cap_wa_csr::cfg_filter.arcache_mask                       */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_MSB 11u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_LSB 8u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_WIDTH 4u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_RESET 0x0u
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_FIELD_MASK 0x00000f00ul
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_GET(x) (((x) & 0x00000f00ul) >> 8)
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define CAP_WA_CSR_CFG_FILTER_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: cap_wa_csr::cfg_filter.awcache_match                      */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_MSB 7u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_LSB 4u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_WIDTH 4u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_RESET 0x0u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_FIELD_MASK 0x000000f0ul
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: cap_wa_csr::cfg_filter.awcache_mask                       */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_MSB 3u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_LSB 0u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_WIDTH 4u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_READ_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_WRITE_ACCESS 1u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_RESET 0x0u
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_FIELD_MASK 0x0000000ful
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_GET(x) ((x) & 0x0000000ful)
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_SET(x) ((x) & 0x0000000ful)
#define CAP_WA_CSR_CFG_FILTER_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Wide Memory type: cap_wa_csr::sta_inval_cam                             */
/* Wide Memory template: cap_wa_csr::sta_inval_cam                         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 501 */
#define CAP_WA_CSR_STA_INVAL_CAM_SIZE 0x80u
#define CAP_WA_CSR_STA_INVAL_CAM_BYTE_SIZE 0x200u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRIES 0x40ull
#define CAP_WA_CSR_STA_INVAL_CAM_MSB 38u
#define CAP_WA_CSR_STA_INVAL_CAM_LSB 0u
#define CAP_WA_CSR_STA_INVAL_CAM_WIDTH 39u
#define CAP_WA_CSR_STA_INVAL_CAM_MASK 0x0000007fffffffffull
#define CAP_WA_CSR_STA_INVAL_CAM_GET(x) ((x) & 0x0000007fffffffffull)
#define CAP_WA_CSR_STA_INVAL_CAM_SET(x) ((x) & 0x0000007fffffffffull)
/* Wide Register member: cap_wa_csr::sta_inval_cam.entry                   */
/* Wide Register type referenced: cap_wa_csr::sta_inval_cam::entry         */
/* Wide Register template referenced: cap_wa_csr::sta_inval_cam::entry     */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_OFFSET 0x0ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_WRITE_ACCESS 0u
/* Register member: cap_wa_csr::sta_inval_cam::entry.entry_0_2             */
/* Register type referenced: cap_wa_csr::sta_inval_cam::entry::entry_0_2   */
/* Register template referenced: cap_wa_csr::sta_inval_cam::entry::entry_0_2 */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_MASK 0x00000000ul
/* Register member: cap_wa_csr::sta_inval_cam::entry.entry_1_2             */
/* Register type referenced: cap_wa_csr::sta_inval_cam::entry::entry_1_2   */
/* Register template referenced: cap_wa_csr::sta_inval_cam::entry::entry_1_2 */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_MASK 0xffffffc0ul
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_MASK 0x00000000ul

/* Wide Register type: cap_wa_csr::sta_inval_cam::entry                    */
/* Wide Register template: cap_wa_csr::sta_inval_cam::entry                */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 508 */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_SIZE 0x1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_wa_csr::sta_inval_cam::entry::entry_0_2              */
/* Register template: cap_wa_csr::sta_inval_cam::entry::entry_0_2          */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 508 */
/* Field member: cap_wa_csr::sta_inval_cam::entry::entry_0_2.data_31_0     */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MSB 31u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_LSB 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WIDTH 32u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_FIELD_MASK 0xfffffffful
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_wa_csr::sta_inval_cam::entry::entry_1_2              */
/* Register template: cap_wa_csr::sta_inval_cam::entry::entry_1_2          */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 508 */
/* Field member: cap_wa_csr::sta_inval_cam::entry::entry_1_2.data_37_32    */
/* Source filename: /home/dng/master2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MSB 5u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_LSB 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WIDTH 6u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_READ_ACCESS 1u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WRITE_ACCESS 0u
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_FIELD_MASK 0x0000003ful
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_GET(x) \
   ((x) & 0x0000003ful)
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_SET(x) \
   ((x) & 0x0000003ful)
#define CAP_WA_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Wide Register: cap_wa_csr::dhs_host_doorbell::entry         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 138 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_dhs_host_doorbell_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_host_doorbell_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_host_doorbell                  */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 129 */
typedef struct {
   volatile Cap_wa_csr_dhs_host_doorbell_entry_reg_sv entry[0x80000]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_host_doorbell_reg_sv, *PTR_Cap_wa_csr_dhs_host_doorbell_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::dhs_local_doorbell::entry        */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 155 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_dhs_local_doorbell_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_local_doorbell_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_local_doorbell                 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 147 */
typedef struct {
   volatile Cap_wa_csr_dhs_local_doorbell_entry_reg_sv entry[0x80000]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_local_doorbell_reg_sv,
  *PTR_Cap_wa_csr_dhs_local_doorbell_reg_sv;

/* Typedef for Memory: cap_wa_csr::dhs_32b_doorbell                        */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 164 */
typedef struct {
   volatile uint32_t entry[0x80000]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_32b_doorbell_reg_sv, *PTR_Cap_wa_csr_dhs_32b_doorbell_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::dhs_page4k_remap_db::entry       */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 186 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_dhs_page4k_remap_db_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_page4k_remap_db_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_page4k_remap_db                */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 178 */
typedef struct {
   volatile Cap_wa_csr_dhs_page4k_remap_db_entry_reg_sv entry[0x4000]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_page4k_remap_db_reg_sv,
  *PTR_Cap_wa_csr_dhs_page4k_remap_db_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::dhs_page4k_remap_tbl::entry      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 203 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_wa_csr_dhs_page4k_remap_tbl_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_page4k_remap_tbl_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_page4k_remap_tbl               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 195 */
typedef struct {
   volatile Cap_wa_csr_dhs_page4k_remap_tbl_entry_reg_sv entry[0x20]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_page4k_remap_tbl_reg_sv,
  *PTR_Cap_wa_csr_dhs_page4k_remap_tbl_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_host_doorbells            */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 275 */
typedef struct {
   volatile uint32_t cnt_wa_host_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_host_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_host_doorbells_reg_sv,
  *PTR_Cap_wa_csr_cnt_wa_host_doorbells_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_local_doorbells           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 281 */
typedef struct {
   volatile uint32_t cnt_wa_local_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_local_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_local_doorbells_reg_sv,
  *PTR_Cap_wa_csr_cnt_wa_local_doorbells_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_32b_doorbells             */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 287 */
typedef struct {
   volatile uint32_t cnt_wa_32b_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_32b_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_32b_doorbells_reg_sv,
  *PTR_Cap_wa_csr_cnt_wa_32b_doorbells_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_timer_doorbells           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 293 */
typedef struct {
   volatile uint32_t cnt_wa_timer_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_timer_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_timer_doorbells_reg_sv,
  *PTR_Cap_wa_csr_cnt_wa_timer_doorbells_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_arm4k_doorbells           */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 299 */
typedef struct {
   volatile uint32_t cnt_wa_arm4k_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_arm4k_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_arm4k_doorbells_reg_sv,
  *PTR_Cap_wa_csr_cnt_wa_arm4k_doorbells_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::cnt_wa_sched_out                 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 305 */
typedef struct {
   volatile uint32_t cnt_wa_sched_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_sched_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_cnt_wa_sched_out_reg_sv, *PTR_Cap_wa_csr_cnt_wa_sched_out_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 320 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_wa_csr_dhs_doorbell_err_activity_log_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_doorbell_err_activity_log_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_doorbell_err_activity_log      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 312 */
typedef struct {
   volatile Cap_wa_csr_dhs_doorbell_err_activity_log_entry_reg_sv entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_doorbell_err_activity_log_reg_sv,
  *PTR_Cap_wa_csr_dhs_doorbell_err_activity_log_reg_sv;

/* Typedef for Group: cap_wa_csr::int_groups                               */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 370 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_wa_csr_int_groups_reg_sv, *PTR_Cap_wa_csr_int_groups_reg_sv;

/* Typedef for Group: cap_wa_csr::int_db                                   */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 371 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_wa_csr_int_db_reg_sv, *PTR_Cap_wa_csr_int_db_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::dhs_lif_qstate_map::entry        */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 381 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_wa_csr_dhs_lif_qstate_map_entry_reg_sv,
  *PTR_Cap_wa_csr_dhs_lif_qstate_map_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::dhs_lif_qstate_map                 */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 373 */
typedef struct {
   volatile Cap_wa_csr_dhs_lif_qstate_map_entry_reg_sv entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_dhs_lif_qstate_map_reg_sv,
  *PTR_Cap_wa_csr_dhs_lif_qstate_map_reg_sv;

/* Typedef for Group: cap_wa_csr::int_lif_qstate_map                       */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 436 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_wa_csr_int_lif_qstate_map_reg_sv,
  *PTR_Cap_wa_csr_int_lif_qstate_map_reg_sv;

/* Typedef for Memory: cap_wa_csr::filter_addr_lo                          */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 440 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_filter_addr_lo_reg_sv, *PTR_Cap_wa_csr_filter_addr_lo_reg_sv;

/* Typedef for Memory: cap_wa_csr::filter_addr_hi                          */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 453 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_filter_addr_hi_reg_sv, *PTR_Cap_wa_csr_filter_addr_hi_reg_sv;

/* Typedef for Memory: cap_wa_csr::filter_addr_ctl                         */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 466 */
typedef struct {
   struct {
      volatile uint8_t value;
      uint8_t _pad[0x3];
   } value_t[0x8]; /**< Offset 0x0 (R/W) */
} Cap_wa_csr_filter_addr_ctl_reg_sv, *PTR_Cap_wa_csr_filter_addr_ctl_reg_sv;

/* Typedef for Wide Register: cap_wa_csr::sta_inval_cam::entry             */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 508 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R) */
} Cap_wa_csr_sta_inval_cam_entry_reg_sv,
  *PTR_Cap_wa_csr_sta_inval_cam_entry_reg_sv;

/* Typedef for Wide Memory: cap_wa_csr::sta_inval_cam                      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 501 */
typedef struct {
   volatile Cap_wa_csr_sta_inval_cam_entry_reg_sv entry[0x40]; /**< Offset 0x0 (R) */
} Cap_wa_csr_sta_inval_cam_reg_sv, *PTR_Cap_wa_csr_sta_inval_cam_reg_sv;

/* Typedef for Addressmap: cap_wa_csr                                      */
/* Source filename: /vol/dump/dng/master2/capri/design/wa/src/wa.gcsr, line: 513 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x3ffff8];
   Cap_wa_csr_dhs_host_doorbell_reg_sv dhs_host_doorbell; /**< Offset 0x400000 (R/W) */
   Cap_wa_csr_dhs_local_doorbell_reg_sv dhs_local_doorbell; /**< Offset 0x800000 (R/W) */
   Cap_wa_csr_dhs_32b_doorbell_reg_sv dhs_32b_doorbell; /**< Offset 0xc00000 (R/W) */
   Cap_wa_csr_dhs_page4k_remap_db_reg_sv dhs_page4k_remap_db; /**< Offset 0xe00000 (R/W) */
   Cap_wa_csr_dhs_page4k_remap_tbl_reg_sv dhs_page4k_remap_tbl; /**< Offset 0xe20000 (R/W) */
   volatile uint32_t cfg_wa_axi; /**< Offset 0xe20200 (R/W) */
   volatile uint32_t cfg_wa_sched_hint; /**< Offset 0xe20204 (R/W) */
   volatile uint32_t cfg_wa_merge; /**< Offset 0xe20208 (R/W) */
   volatile uint32_t sta_wa_axi; /**< Offset 0xe2020c (R) */
   volatile uint32_t sat_wa_host_access_err; /**< Offset 0xe20210 (R/W) */
   volatile uint32_t sat_wa_ring_access_err; /**< Offset 0xe20214 (R/W) */
   volatile uint32_t sat_wa_qaddr_cam_conflict; /**< Offset 0xe20218 (R/W) */
   volatile uint32_t sat_wa_merged_inflight; /**< Offset 0xe2021c (R/W) */
   volatile uint32_t sat_wa_merged_pre_axi_read; /**< Offset 0xe20220 (R/W) */
   volatile uint32_t sat_wa_qid_overflow; /**< Offset 0xe20224 (R/W) */
   volatile uint32_t sat_wa_pid_chkfail; /**< Offset 0xe20228 (R/W) */
   volatile uint32_t sat_wa_axi_err; /**< Offset 0xe2022c (R/W) */
   volatile Cap_wa_csr_cnt_wa_host_doorbells_reg_sv cnt_wa_host_doorbells; /**< Offset 0xe20230 (R/W) */
   volatile Cap_wa_csr_cnt_wa_local_doorbells_reg_sv cnt_wa_local_doorbells; /**< Offset 0xe20238 (R/W) */
   volatile Cap_wa_csr_cnt_wa_32b_doorbells_reg_sv cnt_wa_32b_doorbells; /**< Offset 0xe20240 (R/W) */
   volatile Cap_wa_csr_cnt_wa_timer_doorbells_reg_sv cnt_wa_timer_doorbells; /**< Offset 0xe20248 (R/W) */
   volatile Cap_wa_csr_cnt_wa_arm4k_doorbells_reg_sv cnt_wa_arm4k_doorbells; /**< Offset 0xe20250 (R/W) */
   volatile Cap_wa_csr_cnt_wa_sched_out_reg_sv cnt_wa_sched_out; /**< Offset 0xe20258 (R/W) */
   uint8_t _pad1[0x20];
   Cap_wa_csr_dhs_doorbell_err_activity_log_reg_sv dhs_doorbell_err_activity_log; /**< Offset 0xe20280 (R/W) */
   volatile uint32_t cfg_doorbell_axi_attr; /**< Offset 0xe20300 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0xe20304 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xe20308 (R/W) */
   uint8_t _pad2[0x4];
   Cap_wa_csr_int_groups_reg_sv int_groups; /**< Offset 0xe20310 (R/W) */
   Cap_wa_csr_int_db_reg_sv int_db; /**< Offset 0xe20320 (R/W) */
   uint8_t _pad3[0x7cd0];
   Cap_wa_csr_dhs_lif_qstate_map_reg_sv dhs_lif_qstate_map; /**< Offset 0xe28000 (R/W) */
   volatile uint32_t cfg_ecc_disable_lif_qstate_map; /**< Offset 0xe30000 (R/W) */
   volatile uint32_t sta_ecc_lif_qstate_map; /**< Offset 0xe30004 (R) */
   volatile uint32_t cfg_lif_table_sram_bist; /**< Offset 0xe30008 (R/W) */
   volatile uint32_t sta_lif_table_sram_bist; /**< Offset 0xe3000c (R) */
   Cap_wa_csr_int_lif_qstate_map_reg_sv int_lif_qstate_map; /**< Offset 0xe30010 (R/W) */
   Cap_wa_csr_filter_addr_lo_reg_sv filter_addr_lo; /**< Offset 0xe30020 (R/W) */
   Cap_wa_csr_filter_addr_hi_reg_sv filter_addr_hi; /**< Offset 0xe30040 (R/W) */
   Cap_wa_csr_filter_addr_ctl_reg_sv filter_addr_ctl; /**< Offset 0xe30060 (R/W) */
   volatile uint32_t cfg_filter; /**< Offset 0xe30080 (R/W) */
   uint8_t _pad4[0x17c];
   Cap_wa_csr_sta_inval_cam_reg_sv sta_inval_cam; /**< Offset 0xe30200 (R) */
   uint8_t _pad5[0x1cfc00];
} Cap_wa_csr_reg_sv, *PTR_Cap_wa_csr_reg_sv;

#endif
