##########
Frameworks
##########

A framework is a method of running simulations. For settings and options documentation, see :ref:`Languages & Libraries Options <languages-libraries-options-label>`

*************************
SystemVerilog and Verilog
*************************

* `Doulos *Easier UVM* <http://www.doulos.com/knowhow/sysverilog/uvm/easier_uvm_generator/>`_

* `SVUnit <http://www.agilesoc.com/open-source-projects/svunit/>`_ - unit testing framework for Verilog/SystemVerilog
  modules, classes, etc.

  * `SVUnit on SourceForge <http://sourceforge.net/projects/svunit/>`_

* `TL-Verilog <http://www.redwoodeda.com/>`_ - extends SystemVerilog with new language constructs for pipelines and transactions

* `VUnit <https://vunit.github.io/>`_ - an open source unit testing framework for VHDL/SystemVerilog

* Linux bash shell

****
VHDL
****

* `VUnit <https://vunit.github.io/>`_ - an open source unit testing framework for VHDL/SystemVerilog

* Linux bash shell
