{:input (genetic.crossover/dumb-crossover 315870389 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))) (genetic.mutation/change-constant-value 415304544 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9, wire1_9, \\wire:missing_edge , \\wire6_12_:missing , wire7_9);\n  wire \\:missing_edge ;\n  output wire0_9;\n  wire wire0_9;\n  wire wire10_9;\n  wire wire11_14;\n  wire \\wire13_:missing ;\n  output wire1_9;\n  wire wire1_9;\n  wire wire3;\n  wire wire4_9;\n  wire \\wire4_:missing ;\n  input \\wire6_12_:missing ;\n  wire \\wire6_12_:missing ;\n  output wire7_9;\n  wire wire7_9;\n  wire \\wire9_11_12_:missing ;\n  wire \\wire9_11_:missing ;\n  wire \\wire9_:missing_5 ;\n  wire \\wire:missing_14 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_9;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire9_:missing_5 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> wire10_9;\n  assign wire11_14 = 4'h6 >> { \\wire9_11_:missing , \\wire9_11_12_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire9_11_12_:missing , \\wire6_12_:missing  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire3 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire9_:missing_5  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_14  = wire11_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/500E99F9.v:3.1-36.10\" *)\nmodule postsynth(wire0_9, wire1_9, \\wire:missing_edge , \\wire6_12_:missing , wire7_9);\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:5.10-5.17\" *)\n  output wire0_9;\n  wire wire0_9;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:9.8-9.24\" *)\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:10.10-10.17\" *)\n  output wire1_9;\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:12.8-12.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:15.9-15.27\" *)\n  input \\wire6_12_:missing ;\n  wire \\wire6_12_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:17.10-17.17\" *)\n  output wire7_9;\n  wire wire7_9;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:21.8-21.25\" *)\n  wire \\wire9_:missing_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/500E99F9.v:23.10-23.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_9 = 1'hx;\n  assign \\wire13_:missing  = 1'h1;\n  assign wire1_9 = 1'hx;\n  assign wire3 = 1'h1;\n  assign wire7_9 = 1'hx;\n  assign \\wire9_:missing_5  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4/src/top.v'.\nSBY 14:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] Copy '/tmp/fuzzmount731121EF/500E99F9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4/src/500E99F9.v'.\nSBY 14:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] Copy '/tmp/fuzzmount731121EF/500E99F9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4/src/500E99F9.post.v'.\nSBY 14:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: abc pdr\nSBY 14:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/500E99F9.v:27$32_Y [0] between cell $shr$/tmp/fuzzmount731121EF/500E99F9.v:27$32.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/500E99F9.v:29$34_Y [0] between cell $shr$/tmp/fuzzmount731121EF/500E99F9.v:29$34.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: Warning: Wire presynth.\\wire7_9 is used but has no driver.\nSBY 14:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY 14:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: Warning: Wire presynth.\\wire0_9 is used but has no driver.\nSBY 14:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] base: finished (returncode=0)\nSBY 14:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:58:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] aig: Warning: Wire presynth.\\wire7_9 is used but has no driver.\nSBY 14:58:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] aig: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY 14:58:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] aig: Warning: Wire presynth.\\wire0_9 is used but has no driver.\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] aig: finished (returncode=0)\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: Warning: The network has no constraints.\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: finished (returncode=0)\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] engine_0: Status returned by engine: FAIL\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4'.\nSBY 14:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ulm3_e4] DONE (FAIL, rc=2)\n", :err ""}}}