Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PROC_TB_isim_beh.exe -prj C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PROC_TB_beh.prj work.PROC_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Register.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Mux32to1_b.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Mux32to1.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Decoder5to32bit.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PC_Register.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Mux2to1_5bits.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Mux2to1_32bits.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/Extender.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/branchMux2to1.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/MEMSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/IFSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/EXSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/DECSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/RAM.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/DATAPATH.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/CONTROL.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PROCCESSOR.vhd" into library work
Parsing VHDL file "C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PROC_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture syn of entity RAM [ram_default]
Compiling architecture behavioral of entity CONTROL_MC [control_mc_default]
Compiling package numeric_std
Compiling architecture behavioral of entity PC_Register [pc_register_default]
Compiling architecture behavioral of entity Mux2to1_32bits [mux2to1_32bits_default]
Compiling architecture behavioral of entity IFSTAGE [ifstage_default]
Compiling architecture behavioral of entity Register32bit [register32bit_default]
Compiling architecture behavioral of entity Decoder5to32bit [decoder5to32bit_default]
Compiling architecture behavioral of entity Mux32to1_a [mux32to1_a_default]
Compiling architecture behavioral of entity Mux32to1_b [mux32to1_b_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity Mux2to1_5bits [mux2to1_5bits_default]
Compiling architecture behavioral of entity Extender [extender_default]
Compiling architecture behavioral of entity DECSTAGE [decstage_default]
Compiling architecture behavioral of entity branchMux2to1 [branchmux2to1_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity EXSTAGE [exstage_default]
Compiling architecture behavioral of entity MEMSTAGE [memstage_default]
Compiling architecture behavioral of entity DATAPATH_MC [datapath_mc_default]
Compiling architecture behavioral of entity PROCCESSOR_MC [proccessor_mc_default]
Compiling architecture behavior of entity proc_tb
Time Resolution for simulation is 1ps.
Waiting for 19 sub-compilation(s) to finish...
Compiled 46 VHDL Units
Built simulation executable C:/Users/Matzik/Desktop/New folder (3)/New folderhh/yo/SOURCES/ergasia1/PROC_TB_isim_beh.exe
Fuse Memory Usage: 45884 KB
Fuse CPU Usage: 1921 ms
