<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.09.21.11:09:30"
 outputDirectory="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="in_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="out_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="out_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="out_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="out_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="out_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="in_clk" />
   <property name="associatedReset" value="in_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="in_data" direction="input" role="data" width="32" />
   <port name="in_valid" direction="input" role="valid" width="1" />
   <port name="in_ready" direction="output" role="ready" width="1" />
   <port
       name="in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port name="in_endofpacket" direction="input" role="endofpacket" width="1" />
   <port name="in_empty" direction="input" role="empty" width="2" />
   <port name="in_error" direction="input" role="error" width="1" />
  </interface>
  <interface name="out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="out_clk" />
   <property name="associatedReset" value="out_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="out_data" direction="output" role="data" width="32" />
   <port name="out_valid" direction="output" role="valid" width="1" />
   <port name="out_ready" direction="input" role="ready" width="1" />
   <port
       name="out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="out_empty" direction="output" role="empty" width="2" />
   <port name="out_error" direction="output" role="error" width="1" />
  </interface>
 </perimeter>
 <entity kind="dc_fifo_0" version="1.0" name="dc_fifo_0">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_OUT_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_OUT_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SG280HU2F50E2VG" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/synth/dc_fifo_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/synth/dc_fifo_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dc_fifo_0">"Generating: dc_fifo_0"</message>
   <message level="Info" culprit="dc_fifo_0">"Generating: dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/synth/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dc_fifo_0" as="dc_fifo_0" />
  <messages>
   <message level="Info" culprit="dc_fifo_0">"Generating: dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq"</message>
  </messages>
 </entity>
</deploy>
