In setup_si5324_as_synthesizer() the following text string using 10MHz reference to make 125MHz RTIO clock with PLL is incorrectly logged when the parameter is set to Ext0_Synth0_125to125 and Ext0_Synth0_100to125.

Fixed in 261dc6b.
Are we okay on Zynq/Kasli-SoC?
