
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   6:	4b26      	ldr	r3, [pc, #152]	; (a0 <init+0x9c>)
   8:	4c24      	ldr	r4, [pc, #144]	; (9c <init+0x98>)
   a:	4605      	mov	r5, r0
   c:	4825      	ldr	r0, [pc, #148]	; (a4 <init+0xa0>)
   e:	447b      	add	r3, pc
  10:	4478      	add	r0, pc
  12:	681b      	ldr	r3, [r3, #0]
  14:	9001      	str	r0, [sp, #4]
  16:	f001 fddb 	bl	1bd0 <InitializeConfiguration>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	f001 feda 	bl	1dd4 <PrintInverterConfig>
  20:	4b21      	ldr	r3, [pc, #132]	; (a8 <init+0xa4>)
  22:	4922      	ldr	r1, [pc, #136]	; (ac <init+0xa8>)
  24:	4822      	ldr	r0, [pc, #136]	; (b0 <init+0xac>)
  26:	447b      	add	r3, pc
  28:	2600      	movs	r6, #0
  2a:	711e      	strb	r6, [r3, #4]
  2c:	4b21      	ldr	r3, [pc, #132]	; (b4 <init+0xb0>)
  2e:	447b      	add	r3, pc
  30:	4479      	add	r1, pc
  32:	711e      	strb	r6, [r3, #4]
  34:	4478      	add	r0, pc
  36:	6823      	ldr	r3, [r4, #0]
  38:	4798      	blx	r3
  3a:	491f      	ldr	r1, [pc, #124]	; (b8 <init+0xb4>)
  3c:	481f      	ldr	r0, [pc, #124]	; (bc <init+0xb8>)
  3e:	6823      	ldr	r3, [r4, #0]
  40:	4479      	add	r1, pc
  42:	4478      	add	r0, pc
  44:	4798      	blx	r3
  46:	491e      	ldr	r1, [pc, #120]	; (c0 <init+0xbc>)
  48:	481e      	ldr	r0, [pc, #120]	; (c4 <init+0xc0>)
  4a:	6823      	ldr	r3, [r4, #0]
  4c:	4479      	add	r1, pc
  4e:	4478      	add	r0, pc
  50:	4798      	blx	r3
  52:	491d      	ldr	r1, [pc, #116]	; (c8 <init+0xc4>)
  54:	481d      	ldr	r0, [pc, #116]	; (cc <init+0xc8>)
  56:	6823      	ldr	r3, [r4, #0]
  58:	4479      	add	r1, pc
  5a:	4478      	add	r0, pc
  5c:	4798      	blx	r3
  5e:	491c      	ldr	r1, [pc, #112]	; (d0 <init+0xcc>)
  60:	481c      	ldr	r0, [pc, #112]	; (d4 <init+0xd0>)
  62:	6823      	ldr	r3, [r4, #0]
  64:	4479      	add	r1, pc
  66:	4478      	add	r0, pc
  68:	4798      	blx	r3
  6a:	491b      	ldr	r1, [pc, #108]	; (d8 <init+0xd4>)
  6c:	481b      	ldr	r0, [pc, #108]	; (dc <init+0xd8>)
  6e:	6823      	ldr	r3, [r4, #0]
  70:	4479      	add	r1, pc
  72:	4478      	add	r0, pc
  74:	4798      	blx	r3
  76:	491a      	ldr	r1, [pc, #104]	; (e0 <init+0xdc>)
  78:	481a      	ldr	r0, [pc, #104]	; (e4 <init+0xe0>)
  7a:	6823      	ldr	r3, [r4, #0]
  7c:	4479      	add	r1, pc
  7e:	4478      	add	r0, pc
  80:	4798      	blx	r3
  82:	4b19      	ldr	r3, [pc, #100]	; (e8 <init+0xe4>)
  84:	4819      	ldr	r0, [pc, #100]	; (ec <init+0xe8>)
  86:	447b      	add	r3, pc
  88:	e9c5 3600 	strd	r3, r6, [r5]
  8c:	4478      	add	r0, pc
  8e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  92:	4798      	blx	r3
  94:	2001      	movs	r0, #1
  96:	b002      	add	sp, #8
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	bf00      	nop
  9c:	1000f800 	andne	pc, r0, r0, lsl #16
  a0:	ffffffee 			; <UNDEFINED> instruction: 0xffffffee
  a4:	00000118 	andeq	r0, r0, r8, lsl r1
  a8:	000004e6 	andeq	r0, r0, r6, ror #9
  ac:	00001205 	andeq	r1, r0, r5, lsl #4
  b0:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
  b4:	00000516 	andeq	r0, r0, r6, lsl r5
  b8:	000012d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
  bc:	00000cbf 			; <UNDEFINED> instruction: 0x00000cbf
  c0:	00001341 	andeq	r1, r0, r1, asr #6
  c4:	00000cc7 	andeq	r0, r0, r7, asr #25
  c8:	000018e9 	andeq	r1, r0, r9, ror #17
  cc:	00000cc9 	andeq	r0, r0, r9, asr #25
  d0:	00001979 	andeq	r1, r0, r9, ror r9
  d4:	00000cd3 	ldrdeq	r0, [r0], -r3
  d8:	00001a09 	andeq	r1, r0, r9, lsl #20
  dc:	00000cd8 	ldrdeq	r0, [r0], -r8
  e0:	00001a3d 	andeq	r1, r0, sp, lsr sl
  e4:	00000ce0 	andeq	r0, r0, r0, ror #25
  e8:	00001653 	andeq	r1, r0, r3, asr r6
  ec:	00000ce4 	andeq	r0, r0, r4, ror #25

Disassembly of section .data.rotor_state:

000000f0 <rotor_state>:
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .data.lfsr:

000000f2 <lfsr>:
  f2:	Address 0x00000000000000f2 is out of bounds.


Disassembly of section .bss.ActiveSpeedRange:

000000f4 <ActiveSpeedRange>:
	...

Disassembly of section .bss.Conf:

0000012c <Conf>:
	...

Disassembly of section .bss.active_current_index:

000004bc <active_current_index>:
 4bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_hz_index:

000004c0 <active_hz_index>:
 4c0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_rpm_index:

000004c4 <active_rpm_index>:
 4c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_speed_index:

000004c8 <active_speed_index>:
 4c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.amplitude:

000004cc <amplitude>:
 4cc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer_ready_for_consumption:

000004d0 <buffer_ready_for_consumption>:
 4d0:	Address 0x00000000000004d0 is out of bounds.


Disassembly of section .bss.buffers:

000004d4 <buffers>:
	...

Disassembly of section .bss.consumer_index:

000004e0 <consumer_index>:
 4e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.current_samples:

000004e4 <current_samples>:
	...

Disassembly of section .bss.generator:

000004f8 <generator>:
	...

Disassembly of section .bss.generator_thread_data:

00000510 <generator_thread_data>:
	...

Disassembly of section .bss.hz_samples:

00000518 <hz_samples>:
	...

Disassembly of section .bss.inverter_current:

0000052c <inverter_current>:
 52c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_enabled:

00000530 <inverter_enabled>:
 530:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_hz:

00000534 <inverter_hz>:
 534:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_comsumed:

00000538 <last_samples_comsumed>:
 538:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

0000053c <last_samples_generated>:
 53c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

00000540 <last_time>:
 540:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.motor_poles:

00000544 <motor_poles>:
 544:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

00000548 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

00000550 <producer_index>:
 550:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rpm_samples:

00000554 <rpm_samples>:
	...

Disassembly of section .bss.samples_consumed:

00000568 <samples_consumed>:
 568:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

0000056c <samples_generated>:
 56c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.lookup_index:

00000570 <lookup_index>:
	...

Disassembly of section .text:

00000580 <__aeabi_drsub>:
     580:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     584:	e002      	b.n	58c <__adddf3>
     586:	bf00      	nop

00000588 <__aeabi_dsub>:
     588:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000058c <__adddf3>:
     58c:	b530      	push	{r4, r5, lr}
     58e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     592:	ea4f 0543 	mov.w	r5, r3, lsl #1
     596:	ea94 0f05 	teq	r4, r5
     59a:	bf08      	it	eq
     59c:	ea90 0f02 	teqeq	r0, r2
     5a0:	bf1f      	itttt	ne
     5a2:	ea54 0c00 	orrsne.w	ip, r4, r0
     5a6:	ea55 0c02 	orrsne.w	ip, r5, r2
     5aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     5ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     5b2:	f000 80e2 	beq.w	77a <__adddf3+0x1ee>
     5b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     5ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     5be:	bfb8      	it	lt
     5c0:	426d      	neglt	r5, r5
     5c2:	dd0c      	ble.n	5de <__adddf3+0x52>
     5c4:	442c      	add	r4, r5
     5c6:	ea80 0202 	eor.w	r2, r0, r2
     5ca:	ea81 0303 	eor.w	r3, r1, r3
     5ce:	ea82 0000 	eor.w	r0, r2, r0
     5d2:	ea83 0101 	eor.w	r1, r3, r1
     5d6:	ea80 0202 	eor.w	r2, r0, r2
     5da:	ea81 0303 	eor.w	r3, r1, r3
     5de:	2d36      	cmp	r5, #54	; 0x36
     5e0:	bf88      	it	hi
     5e2:	bd30      	pophi	{r4, r5, pc}
     5e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     5e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     5ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     5f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     5f4:	d002      	beq.n	5fc <__adddf3+0x70>
     5f6:	4240      	negs	r0, r0
     5f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     5fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     600:	ea4f 3303 	mov.w	r3, r3, lsl #12
     604:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     608:	d002      	beq.n	610 <__adddf3+0x84>
     60a:	4252      	negs	r2, r2
     60c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     610:	ea94 0f05 	teq	r4, r5
     614:	f000 80a7 	beq.w	766 <__adddf3+0x1da>
     618:	f1a4 0401 	sub.w	r4, r4, #1
     61c:	f1d5 0e20 	rsbs	lr, r5, #32
     620:	db0d      	blt.n	63e <__adddf3+0xb2>
     622:	fa02 fc0e 	lsl.w	ip, r2, lr
     626:	fa22 f205 	lsr.w	r2, r2, r5
     62a:	1880      	adds	r0, r0, r2
     62c:	f141 0100 	adc.w	r1, r1, #0
     630:	fa03 f20e 	lsl.w	r2, r3, lr
     634:	1880      	adds	r0, r0, r2
     636:	fa43 f305 	asr.w	r3, r3, r5
     63a:	4159      	adcs	r1, r3
     63c:	e00e      	b.n	65c <__adddf3+0xd0>
     63e:	f1a5 0520 	sub.w	r5, r5, #32
     642:	f10e 0e20 	add.w	lr, lr, #32
     646:	2a01      	cmp	r2, #1
     648:	fa03 fc0e 	lsl.w	ip, r3, lr
     64c:	bf28      	it	cs
     64e:	f04c 0c02 	orrcs.w	ip, ip, #2
     652:	fa43 f305 	asr.w	r3, r3, r5
     656:	18c0      	adds	r0, r0, r3
     658:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     65c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     660:	d507      	bpl.n	672 <__adddf3+0xe6>
     662:	f04f 0e00 	mov.w	lr, #0
     666:	f1dc 0c00 	rsbs	ip, ip, #0
     66a:	eb7e 0000 	sbcs.w	r0, lr, r0
     66e:	eb6e 0101 	sbc.w	r1, lr, r1
     672:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     676:	d31b      	bcc.n	6b0 <__adddf3+0x124>
     678:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     67c:	d30c      	bcc.n	698 <__adddf3+0x10c>
     67e:	0849      	lsrs	r1, r1, #1
     680:	ea5f 0030 	movs.w	r0, r0, rrx
     684:	ea4f 0c3c 	mov.w	ip, ip, rrx
     688:	f104 0401 	add.w	r4, r4, #1
     68c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     690:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     694:	f080 809a 	bcs.w	7cc <__adddf3+0x240>
     698:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     69c:	bf08      	it	eq
     69e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     6a2:	f150 0000 	adcs.w	r0, r0, #0
     6a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     6aa:	ea41 0105 	orr.w	r1, r1, r5
     6ae:	bd30      	pop	{r4, r5, pc}
     6b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     6b4:	4140      	adcs	r0, r0
     6b6:	eb41 0101 	adc.w	r1, r1, r1
     6ba:	3c01      	subs	r4, #1
     6bc:	bf28      	it	cs
     6be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     6c2:	d2e9      	bcs.n	698 <__adddf3+0x10c>
     6c4:	f091 0f00 	teq	r1, #0
     6c8:	bf04      	itt	eq
     6ca:	4601      	moveq	r1, r0
     6cc:	2000      	moveq	r0, #0
     6ce:	fab1 f381 	clz	r3, r1
     6d2:	bf08      	it	eq
     6d4:	3320      	addeq	r3, #32
     6d6:	f1a3 030b 	sub.w	r3, r3, #11
     6da:	f1b3 0220 	subs.w	r2, r3, #32
     6de:	da0c      	bge.n	6fa <__adddf3+0x16e>
     6e0:	320c      	adds	r2, #12
     6e2:	dd08      	ble.n	6f6 <__adddf3+0x16a>
     6e4:	f102 0c14 	add.w	ip, r2, #20
     6e8:	f1c2 020c 	rsb	r2, r2, #12
     6ec:	fa01 f00c 	lsl.w	r0, r1, ip
     6f0:	fa21 f102 	lsr.w	r1, r1, r2
     6f4:	e00c      	b.n	710 <__adddf3+0x184>
     6f6:	f102 0214 	add.w	r2, r2, #20
     6fa:	bfd8      	it	le
     6fc:	f1c2 0c20 	rsble	ip, r2, #32
     700:	fa01 f102 	lsl.w	r1, r1, r2
     704:	fa20 fc0c 	lsr.w	ip, r0, ip
     708:	bfdc      	itt	le
     70a:	ea41 010c 	orrle.w	r1, r1, ip
     70e:	4090      	lslle	r0, r2
     710:	1ae4      	subs	r4, r4, r3
     712:	bfa2      	ittt	ge
     714:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     718:	4329      	orrge	r1, r5
     71a:	bd30      	popge	{r4, r5, pc}
     71c:	ea6f 0404 	mvn.w	r4, r4
     720:	3c1f      	subs	r4, #31
     722:	da1c      	bge.n	75e <__adddf3+0x1d2>
     724:	340c      	adds	r4, #12
     726:	dc0e      	bgt.n	746 <__adddf3+0x1ba>
     728:	f104 0414 	add.w	r4, r4, #20
     72c:	f1c4 0220 	rsb	r2, r4, #32
     730:	fa20 f004 	lsr.w	r0, r0, r4
     734:	fa01 f302 	lsl.w	r3, r1, r2
     738:	ea40 0003 	orr.w	r0, r0, r3
     73c:	fa21 f304 	lsr.w	r3, r1, r4
     740:	ea45 0103 	orr.w	r1, r5, r3
     744:	bd30      	pop	{r4, r5, pc}
     746:	f1c4 040c 	rsb	r4, r4, #12
     74a:	f1c4 0220 	rsb	r2, r4, #32
     74e:	fa20 f002 	lsr.w	r0, r0, r2
     752:	fa01 f304 	lsl.w	r3, r1, r4
     756:	ea40 0003 	orr.w	r0, r0, r3
     75a:	4629      	mov	r1, r5
     75c:	bd30      	pop	{r4, r5, pc}
     75e:	fa21 f004 	lsr.w	r0, r1, r4
     762:	4629      	mov	r1, r5
     764:	bd30      	pop	{r4, r5, pc}
     766:	f094 0f00 	teq	r4, #0
     76a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     76e:	bf06      	itte	eq
     770:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     774:	3401      	addeq	r4, #1
     776:	3d01      	subne	r5, #1
     778:	e74e      	b.n	618 <__adddf3+0x8c>
     77a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     77e:	bf18      	it	ne
     780:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     784:	d029      	beq.n	7da <__adddf3+0x24e>
     786:	ea94 0f05 	teq	r4, r5
     78a:	bf08      	it	eq
     78c:	ea90 0f02 	teqeq	r0, r2
     790:	d005      	beq.n	79e <__adddf3+0x212>
     792:	ea54 0c00 	orrs.w	ip, r4, r0
     796:	bf04      	itt	eq
     798:	4619      	moveq	r1, r3
     79a:	4610      	moveq	r0, r2
     79c:	bd30      	pop	{r4, r5, pc}
     79e:	ea91 0f03 	teq	r1, r3
     7a2:	bf1e      	ittt	ne
     7a4:	2100      	movne	r1, #0
     7a6:	2000      	movne	r0, #0
     7a8:	bd30      	popne	{r4, r5, pc}
     7aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     7ae:	d105      	bne.n	7bc <__adddf3+0x230>
     7b0:	0040      	lsls	r0, r0, #1
     7b2:	4149      	adcs	r1, r1
     7b4:	bf28      	it	cs
     7b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     7ba:	bd30      	pop	{r4, r5, pc}
     7bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     7c0:	bf3c      	itt	cc
     7c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     7c6:	bd30      	popcc	{r4, r5, pc}
     7c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     7cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     7d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     7d4:	f04f 0000 	mov.w	r0, #0
     7d8:	bd30      	pop	{r4, r5, pc}
     7da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     7de:	bf1a      	itte	ne
     7e0:	4619      	movne	r1, r3
     7e2:	4610      	movne	r0, r2
     7e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     7e8:	bf1c      	itt	ne
     7ea:	460b      	movne	r3, r1
     7ec:	4602      	movne	r2, r0
     7ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     7f2:	bf06      	itte	eq
     7f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     7f8:	ea91 0f03 	teqeq	r1, r3
     7fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     800:	bd30      	pop	{r4, r5, pc}
     802:	bf00      	nop

00000804 <__aeabi_ui2d>:
     804:	f090 0f00 	teq	r0, #0
     808:	bf04      	itt	eq
     80a:	2100      	moveq	r1, #0
     80c:	4770      	bxeq	lr
     80e:	b530      	push	{r4, r5, lr}
     810:	f44f 6480 	mov.w	r4, #1024	; 0x400
     814:	f104 0432 	add.w	r4, r4, #50	; 0x32
     818:	f04f 0500 	mov.w	r5, #0
     81c:	f04f 0100 	mov.w	r1, #0
     820:	e750      	b.n	6c4 <__adddf3+0x138>
     822:	bf00      	nop

00000824 <__aeabi_i2d>:
     824:	f090 0f00 	teq	r0, #0
     828:	bf04      	itt	eq
     82a:	2100      	moveq	r1, #0
     82c:	4770      	bxeq	lr
     82e:	b530      	push	{r4, r5, lr}
     830:	f44f 6480 	mov.w	r4, #1024	; 0x400
     834:	f104 0432 	add.w	r4, r4, #50	; 0x32
     838:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     83c:	bf48      	it	mi
     83e:	4240      	negmi	r0, r0
     840:	f04f 0100 	mov.w	r1, #0
     844:	e73e      	b.n	6c4 <__adddf3+0x138>
     846:	bf00      	nop

00000848 <__aeabi_f2d>:
     848:	0042      	lsls	r2, r0, #1
     84a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     84e:	ea4f 0131 	mov.w	r1, r1, rrx
     852:	ea4f 7002 	mov.w	r0, r2, lsl #28
     856:	bf1f      	itttt	ne
     858:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     85c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     860:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     864:	4770      	bxne	lr
     866:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     86a:	bf08      	it	eq
     86c:	4770      	bxeq	lr
     86e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     872:	bf04      	itt	eq
     874:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     878:	4770      	bxeq	lr
     87a:	b530      	push	{r4, r5, lr}
     87c:	f44f 7460 	mov.w	r4, #896	; 0x380
     880:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     888:	e71c      	b.n	6c4 <__adddf3+0x138>
     88a:	bf00      	nop

0000088c <__aeabi_ul2d>:
     88c:	ea50 0201 	orrs.w	r2, r0, r1
     890:	bf08      	it	eq
     892:	4770      	bxeq	lr
     894:	b530      	push	{r4, r5, lr}
     896:	f04f 0500 	mov.w	r5, #0
     89a:	e00a      	b.n	8b2 <__aeabi_l2d+0x16>

0000089c <__aeabi_l2d>:
     89c:	ea50 0201 	orrs.w	r2, r0, r1
     8a0:	bf08      	it	eq
     8a2:	4770      	bxeq	lr
     8a4:	b530      	push	{r4, r5, lr}
     8a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     8aa:	d502      	bpl.n	8b2 <__aeabi_l2d+0x16>
     8ac:	4240      	negs	r0, r0
     8ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     8b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     8ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     8be:	f43f aed8 	beq.w	672 <__adddf3+0xe6>
     8c2:	f04f 0203 	mov.w	r2, #3
     8c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8ca:	bf18      	it	ne
     8cc:	3203      	addne	r2, #3
     8ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8d2:	bf18      	it	ne
     8d4:	3203      	addne	r2, #3
     8d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     8da:	f1c2 0320 	rsb	r3, r2, #32
     8de:	fa00 fc03 	lsl.w	ip, r0, r3
     8e2:	fa20 f002 	lsr.w	r0, r0, r2
     8e6:	fa01 fe03 	lsl.w	lr, r1, r3
     8ea:	ea40 000e 	orr.w	r0, r0, lr
     8ee:	fa21 f102 	lsr.w	r1, r1, r2
     8f2:	4414      	add	r4, r2
     8f4:	e6bd      	b.n	672 <__adddf3+0xe6>
     8f6:	bf00      	nop
	...

00000900 <memset>:
     900:	0783      	lsls	r3, r0, #30
     902:	b530      	push	{r4, r5, lr}
     904:	d048      	beq.n	998 <memset+0x98>
     906:	1e54      	subs	r4, r2, #1
     908:	2a00      	cmp	r2, #0
     90a:	d03f      	beq.n	98c <memset+0x8c>
     90c:	b2ca      	uxtb	r2, r1
     90e:	4603      	mov	r3, r0
     910:	e001      	b.n	916 <memset+0x16>
     912:	3c01      	subs	r4, #1
     914:	d33a      	bcc.n	98c <memset+0x8c>
     916:	f803 2b01 	strb.w	r2, [r3], #1
     91a:	079d      	lsls	r5, r3, #30
     91c:	d1f9      	bne.n	912 <memset+0x12>
     91e:	2c03      	cmp	r4, #3
     920:	d92d      	bls.n	97e <memset+0x7e>
     922:	b2cd      	uxtb	r5, r1
     924:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
     928:	2c0f      	cmp	r4, #15
     92a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
     92e:	d936      	bls.n	99e <memset+0x9e>
     930:	f1a4 0210 	sub.w	r2, r4, #16
     934:	f022 0c0f 	bic.w	ip, r2, #15
     938:	f103 0e20 	add.w	lr, r3, #32
     93c:	44e6      	add	lr, ip
     93e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
     942:	f103 0210 	add.w	r2, r3, #16
     946:	e942 5504 	strd	r5, r5, [r2, #-16]
     94a:	e942 5502 	strd	r5, r5, [r2, #-8]
     94e:	3210      	adds	r2, #16
     950:	4572      	cmp	r2, lr
     952:	d1f8      	bne.n	946 <memset+0x46>
     954:	f10c 0201 	add.w	r2, ip, #1
     958:	f014 0f0c 	tst.w	r4, #12
     95c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
     960:	f004 0c0f 	and.w	ip, r4, #15
     964:	d013      	beq.n	98e <memset+0x8e>
     966:	f1ac 0304 	sub.w	r3, ip, #4
     96a:	f023 0303 	bic.w	r3, r3, #3
     96e:	3304      	adds	r3, #4
     970:	4413      	add	r3, r2
     972:	f842 5b04 	str.w	r5, [r2], #4
     976:	4293      	cmp	r3, r2
     978:	d1fb      	bne.n	972 <memset+0x72>
     97a:	f00c 0403 	and.w	r4, ip, #3
     97e:	b12c      	cbz	r4, 98c <memset+0x8c>
     980:	b2ca      	uxtb	r2, r1
     982:	441c      	add	r4, r3
     984:	f803 2b01 	strb.w	r2, [r3], #1
     988:	429c      	cmp	r4, r3
     98a:	d1fb      	bne.n	984 <memset+0x84>
     98c:	bd30      	pop	{r4, r5, pc}
     98e:	4664      	mov	r4, ip
     990:	4613      	mov	r3, r2
     992:	2c00      	cmp	r4, #0
     994:	d1f4      	bne.n	980 <memset+0x80>
     996:	e7f9      	b.n	98c <memset+0x8c>
     998:	4603      	mov	r3, r0
     99a:	4614      	mov	r4, r2
     99c:	e7bf      	b.n	91e <memset+0x1e>
     99e:	461a      	mov	r2, r3
     9a0:	46a4      	mov	ip, r4
     9a2:	e7e0      	b.n	966 <memset+0x66>
	...
     9b0:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
     9b4:	205d524f 	subscs	r5, sp, pc, asr #4
     9b8:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
     9bc:	6b636162 	blvs	18d8f4c <SPWMGenerator_GenerateSamples+0x18d6fac>
     9c0:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
     9c4:	20646165 	rsbcs	r6, r4, r5, ror #2
     9c8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     9cc:	20646576 	rsbcs	r6, r4, r6, ror r5
     9d0:	20726f46 	rsbscs	r6, r2, r6, asr #30
     9d4:	706d6153 	rsbvc	r6, sp, r3, asr r1
     9d8:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
     9dc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     9e0:	0a217372 	beq	85d7b0 <SPWMGenerator_GenerateSamples+0x85b810>
     9e4:	616c5000 	cmnvs	ip, r0
     9e8:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     9ec:	6f6c206b 	svcvs	0x006c206b
     9f0:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     9f4:	61657268 	cmnvs	r5, r8, ror #4
     9f8:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     9fc:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     a00:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     a04:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     a10:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
     a14:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
     a18:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
     a1c:	61636f6c 	cmnvs	r3, ip, ror #30
     a20:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
     a24:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     a28:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
     a2c:	6567000a 	strbvs	r0, [r7, #-10]!
     a30:	6172656e 	cmnvs	r2, lr, ror #10
     a34:	5f726f74 	svcpl	0x00726f74
     a38:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     a3c:	616c7000 	cmnvs	ip, r0
     a40:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a44:	6f6c5f6b 	svcvs	0x006c5f6b
     a48:	4700706f 	strmi	r7, [r0, -pc, rrx]
     a4c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     a50:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     a54:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
     a58:	616c7020 	cmnvs	ip, r0, lsr #32
     a5c:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a60:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
     a64:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
     a68:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
     a6c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
     a70:	000a2e64 	andeq	r2, sl, r4, ror #28
     a74:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     a78:	6f746172 	svcvs	0x00746172
     a7c:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     a80:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     a84:	61627961 	cmnvs	r2, r1, ror #18
     a88:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     a8c:	61657268 	cmnvs	r5, r8, ror #4
     a90:	61207364 			; <UNDEFINED> instruction: 0x61207364
     a94:	61206572 			; <UNDEFINED> instruction: 0x61206572
     a98:	6165726c 	cmnvs	r5, ip, ror #4
     a9c:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
     aa0:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     aa4:	0a2e676e 	beq	b9a864 <SPWMGenerator_GenerateSamples+0xb988c4>
	...
     ab0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     ab4:	6f746172 	svcvs	0x00746172
     ab8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     abc:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     ac0:	61627961 	cmnvs	r2, r1, ror #18
     ac4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     ac8:	61657268 	cmnvs	r5, r8, ror #4
     acc:	73207364 			; <UNDEFINED> instruction: 0x73207364
     ad0:	70706f74 	rsbsvc	r6, r0, r4, ror pc
     ad4:	0a2e6465 	beq	b99c70 <SPWMGenerator_GenerateSamples+0xb97cd0>
     ad8:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
     adc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ae0:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
     ae4:	7020646e 	eorvc	r6, r0, lr, ror #8
     ae8:	6279616c 	rsbsvs	r6, r9, #108, 2
     aec:	206b6361 	rsbcs	r6, fp, r1, ror #6
     af0:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
     af4:	20736461 	rsbscs	r6, r3, r1, ror #8
     af8:	20657261 	rsbcs	r7, r5, r1, ror #4
     afc:	20746f6e 	rsbscs	r6, r4, lr, ror #30
     b00:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
     b04:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     b08:	0000000a 	andeq	r0, r0, sl
     b0c:	00000000 	andeq	r0, r0, r0
     b10:	73616f43 	cmnvc	r1, #268	; 0x10c
     b14:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     b18:	63654400 	cmnvs	r5, #0, 8
     b1c:	72656c65 	rsbvc	r6, r5, #25856	; 0x6500
     b20:	6e697461 	cdpvs	4, 6, cr7, cr9, cr1, {3}
     b24:	6e550067 	cdpvs	0, 5, cr0, cr5, cr7, {3}
     b28:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
     b2c:	6341006e 	movtvs	r0, #4206	; 0x106e
     b30:	656c6563 	strbvs	r6, [ip, #-1379]!	; 0xfffffa9d
     b34:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b38:	4400676e 	strmi	r6, [r0], #-1902	; 0xfffff892
     b3c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     b40:	0064656c 	rsbeq	r6, r4, ip, ror #10
     b44:	706d6152 	rsbvc	r6, sp, r2, asr r1
     b48:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b4c:	5200636e 	andpl	r6, r0, #-1207959551	; 0xb8000001
     b50:	6f646e61 	svcvs	0x00646e61
     b54:	5053206d 	subspl	r2, r3, sp, rrx
     b58:	53004d57 	movwpl	r4, #3415	; 0xd57
     b5c:	68636e79 	stmdavs	r3!, {r0, r3, r4, r5, r6, r9, sl, fp, sp, lr}^
     b60:	6f6e6f72 	svcvs	0x006e6f72
     b64:	46007375 			; <UNDEFINED> instruction: 0x46007375
     b68:	64657869 	strbtvs	r7, [r5], #-2153	; 0xfffff797
     b6c:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b70:	5700636e 	strpl	r6, [r0, -lr, ror #6]
     b74:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
     b78:	203a474e 	eorscs	r4, sl, lr, asr #14
     b7c:	706d6153 	rsbvc	r6, sp, r3, asr r1
     b80:	7220656c 	eorvc	r6, r0, #108, 10	; 0x1b000000
     b84:	20657461 	rsbcs	r7, r5, r1, ror #8
     b88:	206f6f74 	rsbcs	r6, pc, r4, ror pc	; <UNPREDICTABLE>
     b8c:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
     b90:	63412021 	movtvs	r2, #4129	; 0x1021
     b94:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
     b98:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     b9c:	202c6631 	eorcs	r6, ip, r1, lsr r6
     ba0:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0xfffff7bb
     ba4:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
     ba8:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     bac:	000a6631 	andeq	r6, sl, r1, lsr r6
     bb0:	6e654728 	cdpvs	7, 6, cr4, cr5, cr8, {1}
     bb4:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     bb8:	73206465 			; <UNDEFINED> instruction: 0x73206465
     bbc:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
     bc0:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
     bc4:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     bc8:	20296631 	eorcs	r6, r9, r1, lsr r6
     bcc:	6e6f4328 	cdpvs	3, 6, cr4, cr15, cr8, {1}
     bd0:	656d7573 	strbvs	r7, [sp, #-1395]!	; 0xfffffa8d
     bd4:	61732064 	cmnvs	r3, r4, rrx
     bd8:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
     bdc:	3a732f73 	bcc	1ccc9b0 <SPWMGenerator_GenerateSamples+0x1ccaa10>
     be0:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     be4:	000a2966 	andeq	r2, sl, r6, ror #18
     be8:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
     bec:	20746e65 	rsbscs	r6, r4, r5, ror #28
     bf0:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     bf4:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     bf8:	2066312e 	rsbcs	r3, r6, lr, lsr #2
     bfc:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     c00:	6341000a 	movtvs	r0, #4106	; 0x100a
     c04:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0xfffff68c
     c08:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     c0c:	52206465 	eorpl	r6, r0, #1694498816	; 0x65000000
     c10:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
     c14:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     c18:	2f6d6b20 	svccs	0x006d6b20
     c1c:	6f742068 	svcvs	0x00742068
     c20:	20662520 	rsbcs	r2, r6, r0, lsr #10
     c24:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     c28:	6f52000a 	svcvs	0x0052000a
     c2c:	20726f74 	rsbscs	r6, r2, r4, ror pc
     c30:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     c34:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
     c38:	53000a73 	movwpl	r0, #2675	; 0xa73
     c3c:	204d5750 	subcs	r5, sp, r0, asr r7
     c40:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     c44:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
     c48:	6143202c 	cmpvs	r3, ip, lsr #32
     c4c:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
     c50:	72462072 	subvc	r2, r6, #114	; 0x72
     c54:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     c58:	3a79636e 	bcc	1e59a18 <SPWMGenerator_GenerateSamples+0x1e57a78>
     c5c:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     c60:	2c7a4866 	ldclcs	8, cr4, [sl], #-408	; 0xfffffe68
     c64:	706d4120 	rsbvc	r4, sp, r0, lsr #2
     c68:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
     c6c:	25206564 	strcs	r6, [r0, #-1380]!	; 0xfffffa9c
     c70:	5666332e 	strbtpl	r3, [r6], -lr, lsr #6
     c74:	0000000a 	andeq	r0, r0, sl
	...
     c80:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     c84:	6f746172 	svcvs	0x00746172
     c88:	6f6c2072 	svcvs	0x006c2072
     c8c:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     c90:	61657268 	cmnvs	r5, r8, ror #4
     c94:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     c98:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     c9c:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     ca0:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     cb0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     cb4:	6f746172 	svcvs	0x00746172
     cb8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     cbc:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     cc0:	61627961 	cmnvs	r2, r1, ror #18
     cc4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     cc8:	61657268 	cmnvs	r5, r8, ror #4
     ccc:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
     cd0:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     cd4:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
     cd8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     cdc:	6f747320 	svcvs	0x00747320
     ce0:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
     ce4:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     ce8:	0a2e6e6f 	beq	b9c6ac <SPWMGenerator_GenerateSamples+0xb9a70c>
     cec:	00000000 	andeq	r0, r0, r0
     cf0:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
     cf4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     cf8:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
     cfc:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     d00:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     d04:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d08:	6f74732d 	svcvs	0x0074732d
     d0c:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
     d10:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     d14:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     d18:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d1c:	7465672d 	strbtvc	r6, [r5], #-1837	; 0xfffff8d3
     d20:	6174732d 	cmnvs	r4, sp, lsr #6
     d24:	65007374 	strvs	r7, [r0, #-884]	; 0xfffffc8c
     d28:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
     d2c:	6d2d7465 	cfstrsvs	mvf7, [sp, #-404]!	; 0xfffffe6c
     d30:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     d34:	7275632d 	rsbsvc	r6, r5, #-1275068416	; 0xb4000000
     d38:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
     d3c:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d40:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
     d44:	746f6d2d 	strbtvc	r6, [pc], #-3373	; d4c <memset+0x44c>
     d48:	682d726f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
     d4c:	7865007a 	stmdavc	r5!, {r1, r3, r4, r5, r6}^
     d50:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d54:	6f6d2d74 	svcvs	0x006d2d74
     d58:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
     d5c:	656c6f70 	strbvs	r6, [ip, #-3952]!	; 0xfffff090
     d60:	78650073 	stmdavc	r5!, {r0, r1, r4, r5, r6}^
     d64:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d68:	70732d74 	rsbsvc	r2, r3, r4, ror sp
     d6c:	2d646565 	cfstr64cs	mvdx6, [r4, #-404]!	; 0xfffffe6c
     d70:	00686d6b 	rsbeq	r6, r8, fp, ror #26
     d74:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
     d78:	6f6d206f 	svcvs	0x006d206f
     d7c:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0xfffffa9c
     d80:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
     d84:	6c616974 			; <UNDEFINED> instruction: 0x6c616974
     d88:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xfffff597
     d8c:	00000a2e 	andeq	r0, r0, lr, lsr #20
     d90:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     d94:	44207475 	strtmi	r7, [r0], #-1141	; 0xfffffb8b
     d98:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     d9c:	2064656c 	rsbcs	r6, r4, ip, ror #10
     da0:	6c6c6128 	stfvse	f6, [ip], #-160	; 0xffffff60
     da4:	29733020 	ldmdbcs	r3!, {r5, ip, sp}^
     da8:	20202000 	eorcs	r2, r0, r0
     dac:	57505320 	ldrbpl	r5, [r0, -r0, lsr #6]
     db0:	7954204d 	ldmdbvc	r4, {r0, r2, r3, r6, sp}^
     db4:	203a6570 	eorscs	r6, sl, r0, ror r5
     db8:	000a7325 	andeq	r7, sl, r5, lsr #6
     dbc:	20202020 	eorcs	r2, r0, r0, lsr #32
     dc0:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     dc4:	20726569 	rsbscs	r6, r2, r9, ror #10
     dc8:	71657246 	cmnvc	r5, r6, asr #4
     dcc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     dd0:	74532079 	ldrbvc	r2, [r3], #-121	; 0xffffff87
     dd4:	3a747261 	bcc	1d1d760 <SPWMGenerator_GenerateSamples+0x1d1b7c0>
     dd8:	20642520 	rsbcs	r2, r4, r0, lsr #10
     ddc:	000a7a48 	andeq	r7, sl, r8, asr #20
     de0:	20202020 	eorcs	r2, r0, r0, lsr #32
     de4:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     de8:	20726569 	rsbscs	r6, r2, r9, ror #10
     dec:	71657246 	cmnvc	r5, r6, asr #4
     df0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     df4:	6e452079 	mcrvs	0, 2, r2, cr5, cr9, {3}
     df8:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     dfc:	7a482064 	bvc	1208f94 <SPWMGenerator_GenerateSamples+0x1206ff4>
     e00:	2020000a 	eorcs	r0, r0, sl
     e04:	754e2020 	strbvc	r2, [lr, #-32]	; 0xffffffe0
     e08:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
     e0c:	20666f20 	rsbcs	r6, r6, r0, lsr #30
     e10:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
     e14:	203a7365 	eorscs	r7, sl, r5, ror #6
     e18:	000a6425 	andeq	r6, sl, r5, lsr #8
     e1c:	00000000 	andeq	r0, r0, r0
     e20:	6f727245 	svcvs	0x00727245
     e24:	43203a72 			; <UNDEFINED> instruction: 0x43203a72
     e28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e2c:	6f702067 	svcvs	0x00702067
     e30:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     e34:	73692072 	cmnvc	r9, #114	; 0x72
     e38:	4c554e20 	mrrcmi	14, 2, r4, r5, cr0
     e3c:	000a2e4c 	andeq	r2, sl, ip, asr #28
     e40:	65766e49 	ldrbvs	r6, [r6, #-3657]!	; 0xfffff1b7
     e44:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
     e48:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     e4c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     e50:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e54:	0a3a6e6f 	beq	e9c818 <SPWMGenerator_GenerateSamples+0xe9a878>
     e58:	52202000 	eorpl	r2, r0, #0
     e5c:	74204d50 	strtvc	r4, [r0], #-3408	; 0xfffff2b0
     e60:	7053206f 	subsvc	r2, r3, pc, rrx
     e64:	20646565 	rsbcs	r6, r4, r5, ror #10
     e68:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
     e6c:	25203a6f 	strcs	r3, [r0, #-2671]!	; 0xfffff591
     e70:	0a66362e 	beq	198e730 <SPWMGenerator_GenerateSamples+0x198c790>
     e74:	4d202000 	stcmi	0, cr2, [r0, #-0]
     e78:	53207861 			; <UNDEFINED> instruction: 0x53207861
     e7c:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e80:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     e84:	2f6d6b20 	svccs	0x006d6b20
     e88:	20000a68 	andcs	r0, r0, r8, ror #20
     e8c:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
     e90:	20726562 	rsbscs	r6, r2, r2, ror #10
     e94:	5320666f 			; <UNDEFINED> instruction: 0x5320666f
     e98:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e9c:	6e615220 	cdpvs	2, 6, cr5, cr1, cr0, {1}
     ea0:	3a736567 	bcc	1cda444 <SPWMGenerator_GenerateSamples+0x1cd84a4>
     ea4:	0a642520 	beq	190a32c <SPWMGenerator_GenerateSamples+0x190838c>
     ea8:	70530a00 	subsvc	r0, r3, r0, lsl #20
     eac:	20646565 	rsbcs	r6, r4, r5, ror #10
     eb0:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
     eb4:	64252065 	strtvs	r2, [r5], #-101	; 0xffffff9b
     eb8:	20000a3a 	andcs	r0, r0, sl, lsr sl
     ebc:	6e694d20 	cdpvs	13, 6, cr4, cr9, cr0, {1}
     ec0:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     ec4:	203a6465 	eorscs	r6, sl, r5, ror #8
     ec8:	6b206625 	blvs	81a764 <SPWMGenerator_GenerateSamples+0x8187c4>
     ecc:	0a682f6d 	beq	1a0cc88 <SPWMGenerator_GenerateSamples+0x1a0ace8>
     ed0:	41202000 			; <UNDEFINED> instruction: 0x41202000
     ed4:	6c656363 	stclvs	3, cr6, [r5], #-396	; 0xfffffe74
     ed8:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     edc:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     ee0:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     ee4:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     ee8:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     eec:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ef0:	0a3a6e6f 	beq	e9c8b4 <SPWMGenerator_GenerateSamples+0xe9a914>
     ef4:	43202000 	nopmi	{0}	; <UNPREDICTABLE>
     ef8:	7473616f 	ldrbtvc	r6, [r3], #-367	; 0xfffffe91
     efc:	20676e69 	rsbcs	r6, r7, r9, ror #28
     f00:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     f04:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     f08:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     f0c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f10:	0a3a6e6f 	beq	e9c8d4 <SPWMGenerator_GenerateSamples+0xe9a934>
     f14:	44202000 	strtmi	r2, [r0], #-0
     f18:	6c656365 	stclvs	3, cr6, [r5], #-404	; 0xfffffe6c
     f1c:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     f20:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     f24:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     f28:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     f2c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     f30:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f34:	0a3a6e6f 	beq	e9c8f8 <SPWMGenerator_GenerateSamples+0xe9a958>
	...

00000f40 <random_lookup_table>:
     f40:	0011002a 	andseq	r0, r1, sl, lsr #32
     f44:	003f0059 	eorseq	r0, pc, r9, asr r0	; <UNPREDICTABLE>
     f48:	0037001f 	eorseq	r0, r7, pc, lsl r0
     f4c:	0048000a 	subeq	r0, r8, sl
     f50:	001c005e 	andseq	r0, ip, lr, asr r0
     f54:	00240005 	eoreq	r0, r4, r5
     f58:	00160051 	andseq	r0, r6, r1, asr r0
     f5c:	000e0044 	andeq	r0, lr, r4, asr #32
     f60:	0031004d 	eorseq	r0, r1, sp, asr #32
     f64:	0021005a 	eoreq	r0, r1, sl, asr r0
     f68:	002d0008 	eoreq	r0, sp, r8
     f6c:	000c0063 	andeq	r0, ip, r3, rrx
     f70:	0019003c 	andseq	r0, r9, ip, lsr r0
     f74:	00280046 	eoreq	r0, r8, r6, asr #32
     f78:	00130053 	andseq	r0, r3, r3, asr r0
     f7c:	00320003 	eorseq	r0, r2, r3
     f80:	00070058 	andeq	r0, r7, r8, asr r0
     f84:	001d0041 	andseq	r0, sp, r1, asr #32
     f88:	0034004a 	eorseq	r0, r4, sl, asr #32
     f8c:	00150060 	andseq	r0, r5, r0, rrx
     f90:	00260001 	eoreq	r0, r6, r1
     f94:	0010004f 	andseq	r0, r0, pc, asr #32
     f98:	00220039 	eoreq	r0, r2, r9, lsr r0
     f9c:	002f0055 	eoreq	r0, pc, r5, asr r0	; <UNPREDICTABLE>
     fa0:	001a005c 	andseq	r0, sl, ip, asr r0
     fa4:	002c0009 	eoreq	r0, ip, r9
     fa8:	000d0062 	andeq	r0, sp, r2, rrx
     fac:	0018003d 	andseq	r0, r8, sp, lsr r0
     fb0:	00270047 	eoreq	r0, r7, r7, asr #32
     fb4:	00120054 	andseq	r0, r2, r4, asr r0
     fb8:	00330004 	eorseq	r0, r3, r4
     fbc:	00060057 	andeq	r0, r6, r7, asr r0
     fc0:	001e0042 	andseq	r0, lr, r2, asr #32
     fc4:	0035004b 	eorseq	r0, r5, fp, asr #32
     fc8:	0014005f 	andseq	r0, r4, pc, asr r0
     fcc:	00250002 	eoreq	r0, r5, r2
     fd0:	000f0050 	andeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
     fd4:	0023003a 	eoreq	r0, r3, sl, lsr r0
     fd8:	00300056 	eorseq	r0, r0, r6, asr r0
     fdc:	001b005b 	andseq	r0, fp, fp, asr r0
     fe0:	002e000b 	eoreq	r0, lr, fp
     fe4:	00170061 	andseq	r0, r7, r1, rrx
     fe8:	0020003e 	eoreq	r0, r0, lr, lsr r0
     fec:	0036004c 	eorseq	r0, r6, ip, asr #32
     ff0:	0029005d 	eoreq	r0, r9, sp, asr r0
     ff4:	002b0000 	eoreq	r0, fp, r0
     ff8:	0011004e 	andseq	r0, r1, lr, asr #32
     ffc:	0024003b 	eoreq	r0, r4, fp, lsr r0
    1000:	00310052 	eorseq	r0, r1, r2, asr r0
    1004:	00160059 	andseq	r0, r6, r9, asr r0
    1008:	00ea007b 	rsceq	r0, sl, fp, ror r0
    100c:	009100bd 	ldrheq	r0, [r1], sp
    1010:	00c90043 	sbceq	r0, r9, r3, asr #32
    1014:	00620084 	rsbeq	r0, r2, r4, lsl #1
    1018:	00d200b1 	ldrheq	r0, [r2], #1
    101c:	00780037 	rsbseq	r0, r8, r7, lsr r0
    1020:	00c80021 	sbceq	r0, r8, r1, lsr #32
    1024:	00960058 	addseq	r0, r6, r8, asr r0
    1028:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    102c:	0042006f 	subeq	r0, r2, pc, rrx
    1030:	0016004d 	andseq	r0, r6, sp, asr #32
    1034:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1038:	009b001e 	addseq	r0, fp, lr, lsl r0
    103c:	00a6002b 	adceq	r0, r6, fp, lsr #32
    1040:	00bc005c 	adcseq	r0, ip, ip, asr r0
    1044:	0090000a 	addseq	r0, r0, sl
    1048:	00c7004e 	sbceq	r0, r7, lr, asr #32
    104c:	007a0041 	rsbseq	r0, sl, r1, asr #32
    1050:	00210057 	eoreq	r0, r1, r7, asr r0
    1054:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1058:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    105c:	00580042 	subseq	r0, r8, r2, asr #32
    1060:	002c0096 	mlaeq	ip, r6, r0, r0
    1064:	00ea007b 	rsceq	r0, sl, fp, ror r0
    1068:	009100bd 	ldrheq	r0, [r1], sp
    106c:	00c90043 	sbceq	r0, r9, r3, asr #32
    1070:	00620084 	rsbeq	r0, r2, r4, lsl #1
    1074:	00d200b1 	ldrheq	r0, [r2], #1
    1078:	00780037 	rsbseq	r0, r8, r7, lsr r0
    107c:	00c80021 	sbceq	r0, r8, r1, lsr #32
    1080:	00960058 	addseq	r0, r6, r8, asr r0
    1084:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    1088:	0042006f 	subeq	r0, r2, pc, rrx
    108c:	0016004d 	andseq	r0, r6, sp, asr #32
    1090:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1094:	009b001e 	addseq	r0, fp, lr, lsl r0
    1098:	00a6002b 	adceq	r0, r6, fp, lsr #32
    109c:	00bc005c 	adcseq	r0, ip, ip, asr r0
    10a0:	0090000a 	addseq	r0, r0, sl
    10a4:	00c7004e 	sbceq	r0, r7, lr, asr #32
    10a8:	007a0041 	rsbseq	r0, sl, r1, asr #32
    10ac:	00210057 	eoreq	r0, r1, r7, asr r0
    10b0:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    10b4:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    10b8:	00580042 	subseq	r0, r8, r2, asr #32
    10bc:	002c0096 	mlaeq	ip, r6, r0, r0
    10c0:	00ea007b 	rsceq	r0, sl, fp, ror r0
    10c4:	009100bd 	ldrheq	r0, [r1], sp
    10c8:	00c90043 	sbceq	r0, r9, r3, asr #32
    10cc:	00620084 	rsbeq	r0, r2, r4, lsl #1
    10d0:	00d200b1 	ldrheq	r0, [r2], #1
    10d4:	00780037 	rsbseq	r0, r8, r7, lsr r0
    10d8:	00c80021 	sbceq	r0, r8, r1, lsr #32
    10dc:	00960058 	addseq	r0, r6, r8, asr r0
    10e0:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    10e4:	0042006f 	subeq	r0, r2, pc, rrx
    10e8:	0016004d 	andseq	r0, r6, sp, asr #32
    10ec:	00b400c7 	adcseq	r0, r4, r7, asr #1
    10f0:	009b001e 	addseq	r0, fp, lr, lsl r0
    10f4:	00a6002b 	adceq	r0, r6, fp, lsr #32
    10f8:	00bc005c 	adcseq	r0, ip, ip, asr r0
    10fc:	0090000a 	addseq	r0, r0, sl
    1100:	00c7004e 	sbceq	r0, r7, lr, asr #32
    1104:	007a0041 	rsbseq	r0, sl, r1, asr #32
    1108:	00210057 	eoreq	r0, r1, r7, asr r0
    110c:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1110:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    1114:	00580042 	subseq	r0, r8, r2, asr #32
    1118:	002c0096 	mlaeq	ip, r6, r0, r0
	...

Disassembly of section .text.playback_loop:

00001140 <playback_loop>:
    1140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1144:	4c30      	ldr	r4, [pc, #192]	; (1208 <playback_loop+0xc8>)
    1146:	4d31      	ldr	r5, [pc, #196]	; (120c <playback_loop+0xcc>)
    1148:	4e31      	ldr	r6, [pc, #196]	; (1210 <playback_loop+0xd0>)
    114a:	447c      	add	r4, pc
    114c:	447d      	add	r5, pc
    114e:	447e      	add	r6, pc
    1150:	7923      	ldrb	r3, [r4, #4]
    1152:	b1f3      	cbz	r3, 1192 <playback_loop+0x52>
    1154:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 1214 <playback_loop+0xd4>
    1158:	44f8      	add	r8, pc
    115a:	e012      	b.n	1182 <playback_loop+0x42>
    115c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
    1160:	2001      	movs	r0, #1
    1162:	4798      	blx	r3
    1164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
    1168:	4798      	blx	r3
    116a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    116e:	eeb4 0ae7 	vcmpe.f32	s0, s15
    1172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1176:	dd04      	ble.n	1182 <playback_loop+0x42>
    1178:	4827      	ldr	r0, [pc, #156]	; (1218 <playback_loop+0xd8>)
    117a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    117e:	4478      	add	r0, pc
    1180:	4798      	blx	r3
    1182:	682b      	ldr	r3, [r5, #0]
    1184:	7932      	ldrb	r2, [r6, #4]
    1186:	f818 1003 	ldrb.w	r1, [r8, r3]
    118a:	4f1d      	ldr	r7, [pc, #116]	; (1200 <playback_loop+0xc0>)
    118c:	b949      	cbnz	r1, 11a2 <playback_loop+0x62>
    118e:	2a00      	cmp	r2, #0
    1190:	d1e4      	bne.n	115c <playback_loop+0x1c>
    1192:	4b1b      	ldr	r3, [pc, #108]	; (1200 <playback_loop+0xc0>)
    1194:	4821      	ldr	r0, [pc, #132]	; (121c <playback_loop+0xdc>)
    1196:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    119a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    119e:	4478      	add	r0, pc
    11a0:	4718      	bx	r3
    11a2:	2a00      	cmp	r2, #0
    11a4:	d0f5      	beq.n	1192 <playback_loop+0x52>
    11a6:	4a1e      	ldr	r2, [pc, #120]	; (1220 <playback_loop+0xe0>)
    11a8:	447a      	add	r2, pc
    11aa:	6812      	ldr	r2, [r2, #0]
    11ac:	b16a      	cbz	r2, 11ca <playback_loop+0x8a>
    11ae:	481d      	ldr	r0, [pc, #116]	; (1224 <playback_loop+0xe4>)
    11b0:	491d      	ldr	r1, [pc, #116]	; (1228 <playback_loop+0xe8>)
    11b2:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
    11b6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 1204 <playback_loop+0xc4>
    11ba:	4478      	add	r0, pc
    11bc:	4479      	add	r1, pc
    11be:	edd1 0a00 	vldr	s1, [r1]
    11c2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    11c6:	21fa      	movs	r1, #250	; 0xfa
    11c8:	4790      	blx	r2
    11ca:	4a18      	ldr	r2, [pc, #96]	; (122c <playback_loop+0xec>)
    11cc:	447a      	add	r2, pc
    11ce:	f242 7010 	movw	r0, #10000	; 0x2710
    11d2:	6813      	ldr	r3, [r2, #0]
    11d4:	33fa      	adds	r3, #250	; 0xfa
    11d6:	6013      	str	r3, [r2, #0]
    11d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
    11dc:	4798      	blx	r3
    11de:	4914      	ldr	r1, [pc, #80]	; (1230 <playback_loop+0xf0>)
    11e0:	4a14      	ldr	r2, [pc, #80]	; (1234 <playback_loop+0xf4>)
    11e2:	4479      	add	r1, pc
    11e4:	447a      	add	r2, pc
    11e6:	680b      	ldr	r3, [r1, #0]
    11e8:	2000      	movs	r0, #0
    11ea:	54d0      	strb	r0, [r2, r3]
    11ec:	3301      	adds	r3, #1
    11ee:	2203      	movs	r2, #3
    11f0:	fb93 f2f2 	sdiv	r2, r3, r2
    11f4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    11f8:	1a9b      	subs	r3, r3, r2
    11fa:	600b      	str	r3, [r1, #0]
    11fc:	e7a8      	b.n	1150 <playback_loop+0x10>
    11fe:	bf00      	nop
    1200:	1000f800 	andne	pc, r0, r0, lsl #16
    1204:	46c35000 	strbmi	r5, [r3], r0
    1208:	fffff3fa 			; <UNDEFINED> instruction: 0xfffff3fa
    120c:	fffff390 			; <UNDEFINED> instruction: 0xfffff390
    1210:	fffff3f6 			; <UNDEFINED> instruction: 0xfffff3f6
    1214:	fffff374 			; <UNDEFINED> instruction: 0xfffff374
    1218:	fffff82e 			; <UNDEFINED> instruction: 0xfffff82e
    121c:	fffff843 			; <UNDEFINED> instruction: 0xfffff843
    1220:	fffff384 			; <UNDEFINED> instruction: 0xfffff384
    1224:	fffff316 			; <UNDEFINED> instruction: 0xfffff316
    1228:	fffff30c 			; <UNDEFINED> instruction: 0xfffff30c
    122c:	fffff398 			; <UNDEFINED> instruction: 0xfffff398
    1230:	fffff2fa 			; <UNDEFINED> instruction: 0xfffff2fa
    1234:	fffff2e8 			; <UNDEFINED> instruction: 0xfffff2e8

Disassembly of section .text.ext_start_audio_loop:

00001238 <ext_start_audio_loop>:
    1238:	4b29      	ldr	r3, [pc, #164]	; (12e0 <ext_start_audio_loop+0xa8>)
    123a:	447b      	add	r3, pc
    123c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1240:	791b      	ldrb	r3, [r3, #4]
    1242:	4c26      	ldr	r4, [pc, #152]	; (12dc <ext_start_audio_loop+0xa4>)
    1244:	2b00      	cmp	r3, #0
    1246:	d144      	bne.n	12d2 <ext_start_audio_loop+0x9a>
    1248:	4b26      	ldr	r3, [pc, #152]	; (12e4 <ext_start_audio_loop+0xac>)
    124a:	447b      	add	r3, pc
    124c:	791d      	ldrb	r5, [r3, #4]
    124e:	2d00      	cmp	r5, #0
    1250:	d13f      	bne.n	12d2 <ext_start_audio_loop+0x9a>
    1252:	4f25      	ldr	r7, [pc, #148]	; (12e8 <ext_start_audio_loop+0xb0>)
    1254:	4e25      	ldr	r6, [pc, #148]	; (12ec <ext_start_audio_loop+0xb4>)
    1256:	447f      	add	r7, pc
    1258:	447e      	add	r6, pc
    125a:	46a8      	mov	r8, r5
    125c:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
    1260:	20fa      	movs	r0, #250	; 0xfa
    1262:	4798      	blx	r3
    1264:	f847 0b04 	str.w	r0, [r7], #4
    1268:	b948      	cbnz	r0, 127e <ext_start_audio_loop+0x46>
    126a:	4821      	ldr	r0, [pc, #132]	; (12f0 <ext_start_audio_loop+0xb8>)
    126c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1270:	4629      	mov	r1, r5
    1272:	4478      	add	r0, pc
    1274:	4798      	blx	r3
    1276:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    127a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    127e:	3501      	adds	r5, #1
    1280:	2d03      	cmp	r5, #3
    1282:	f806 8b01 	strb.w	r8, [r6], #1
    1286:	d1e9      	bne.n	125c <ext_start_audio_loop+0x24>
    1288:	4e1a      	ldr	r6, [pc, #104]	; (12f4 <ext_start_audio_loop+0xbc>)
    128a:	4d1b      	ldr	r5, [pc, #108]	; (12f8 <ext_start_audio_loop+0xc0>)
    128c:	4a1b      	ldr	r2, [pc, #108]	; (12fc <ext_start_audio_loop+0xc4>)
    128e:	481c      	ldr	r0, [pc, #112]	; (1300 <ext_start_audio_loop+0xc8>)
    1290:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
    1294:	447e      	add	r6, pc
    1296:	447d      	add	r5, pc
    1298:	2301      	movs	r3, #1
    129a:	7133      	strb	r3, [r6, #4]
    129c:	712b      	strb	r3, [r5, #4]
    129e:	447a      	add	r2, pc
    12a0:	2300      	movs	r3, #0
    12a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    12a6:	4478      	add	r0, pc
    12a8:	47b8      	blx	r7
    12aa:	4a16      	ldr	r2, [pc, #88]	; (1304 <ext_start_audio_loop+0xcc>)
    12ac:	6030      	str	r0, [r6, #0]
    12ae:	4816      	ldr	r0, [pc, #88]	; (1308 <ext_start_audio_loop+0xd0>)
    12b0:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
    12b4:	2300      	movs	r3, #0
    12b6:	447a      	add	r2, pc
    12b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
    12bc:	4478      	add	r0, pc
    12be:	47b0      	blx	r6
    12c0:	6028      	str	r0, [r5, #0]
    12c2:	4812      	ldr	r0, [pc, #72]	; (130c <ext_start_audio_loop+0xd4>)
    12c4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    12c8:	4478      	add	r0, pc
    12ca:	4798      	blx	r3
    12cc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    12d0:	e7d3      	b.n	127a <ext_start_audio_loop+0x42>
    12d2:	480f      	ldr	r0, [pc, #60]	; (1310 <ext_start_audio_loop+0xd8>)
    12d4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    12d8:	4478      	add	r0, pc
    12da:	e7f6      	b.n	12ca <ext_start_audio_loop+0x92>
    12dc:	1000f800 	andne	pc, r0, r0, lsl #16
    12e0:	fffff2d2 			; <UNDEFINED> instruction: 0xfffff2d2
    12e4:	fffff2fa 			; <UNDEFINED> instruction: 0xfffff2fa
    12e8:	fffff27a 			; <UNDEFINED> instruction: 0xfffff27a
    12ec:	fffff274 			; <UNDEFINED> instruction: 0xfffff274
    12f0:	fffff79a 			; <UNDEFINED> instruction: 0xfffff79a
    12f4:	fffff278 			; <UNDEFINED> instruction: 0xfffff278
    12f8:	fffff2ae 			; <UNDEFINED> instruction: 0xfffff2ae
    12fc:	fffff78c 			; <UNDEFINED> instruction: 0xfffff78c
    1300:	00000347 	andeq	r0, r0, r7, asr #6
    1304:	fffff783 			; <UNDEFINED> instruction: 0xfffff783
    1308:	fffffe81 			; <UNDEFINED> instruction: 0xfffffe81
    130c:	fffff77f 			; <UNDEFINED> instruction: 0xfffff77f
    1310:	fffff798 			; <UNDEFINED> instruction: 0xfffff798

Disassembly of section .text.ext_stop_audio_loop:

00001314 <ext_stop_audio_loop>:
    1314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1316:	4b18      	ldr	r3, [pc, #96]	; (1378 <ext_stop_audio_loop+0x64>)
    1318:	4c16      	ldr	r4, [pc, #88]	; (1374 <ext_stop_audio_loop+0x60>)
    131a:	447b      	add	r3, pc
    131c:	791a      	ldrb	r2, [r3, #4]
    131e:	b31a      	cbz	r2, 1368 <ext_stop_audio_loop+0x54>
    1320:	4d16      	ldr	r5, [pc, #88]	; (137c <ext_stop_audio_loop+0x68>)
    1322:	447d      	add	r5, pc
    1324:	792a      	ldrb	r2, [r5, #4]
    1326:	b1fa      	cbz	r2, 1368 <ext_stop_audio_loop+0x54>
    1328:	6818      	ldr	r0, [r3, #0]
    132a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    132e:	4e14      	ldr	r6, [pc, #80]	; (1380 <ext_stop_audio_loop+0x6c>)
    1330:	2700      	movs	r7, #0
    1332:	711f      	strb	r7, [r3, #4]
    1334:	712f      	strb	r7, [r5, #4]
    1336:	4790      	blx	r2
    1338:	6828      	ldr	r0, [r5, #0]
    133a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    133e:	4798      	blx	r3
    1340:	447e      	add	r6, pc
    1342:	2503      	movs	r5, #3
    1344:	f856 0b04 	ldr.w	r0, [r6], #4
    1348:	b120      	cbz	r0, 1354 <ext_stop_audio_loop+0x40>
    134a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    134e:	4798      	blx	r3
    1350:	f846 7c04 	str.w	r7, [r6, #-4]
    1354:	3d01      	subs	r5, #1
    1356:	d1f5      	bne.n	1344 <ext_stop_audio_loop+0x30>
    1358:	480a      	ldr	r0, [pc, #40]	; (1384 <ext_stop_audio_loop+0x70>)
    135a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    135e:	4478      	add	r0, pc
    1360:	4798      	blx	r3
    1362:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1368:	4807      	ldr	r0, [pc, #28]	; (1388 <ext_stop_audio_loop+0x74>)
    136a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    136e:	4478      	add	r0, pc
    1370:	e7f6      	b.n	1360 <ext_stop_audio_loop+0x4c>
    1372:	bf00      	nop
    1374:	1000f800 	andne	pc, r0, r0, lsl #16
    1378:	fffff1f2 			; <UNDEFINED> instruction: 0xfffff1f2
    137c:	fffff222 			; <UNDEFINED> instruction: 0xfffff222
    1380:	fffff190 			; <UNDEFINED> instruction: 0xfffff190
    1384:	fffff74e 			; <UNDEFINED> instruction: 0xfffff74e
    1388:	fffff767 			; <UNDEFINED> instruction: 0xfffff767

Disassembly of section .text.ext_get_stats:

00001390 <ext_get_stats>:
    1390:	b5f0      	push	{r4, r5, r6, r7, lr}
    1392:	ed2d 8b02 	vpush	{d8}
    1396:	4c76      	ldr	r4, [pc, #472]	; (1570 <ext_get_stats+0x1e0>)
    1398:	b085      	sub	sp, #20
    139a:	b129      	cbz	r1, 13a8 <ext_get_stats+0x18>
    139c:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    13a0:	b005      	add	sp, #20
    13a2:	ecbd 8b02 	vpop	{d8}
    13a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13a8:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
    13ac:	4798      	blx	r3
    13ae:	4a72      	ldr	r2, [pc, #456]	; (1578 <ext_get_stats+0x1e8>)
    13b0:	447a      	add	r2, pc
    13b2:	edd2 7a00 	vldr	s15, [r2]
    13b6:	ee70 7a67 	vsub.f32	s15, s0, s15
    13ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    13be:	eef4 7ac7 	vcmpe.f32	s15, s14
    13c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    13c6:	f2c0 80ba 	blt.w	153e <ext_get_stats+0x1ae>
    13ca:	496c      	ldr	r1, [pc, #432]	; (157c <ext_get_stats+0x1ec>)
    13cc:	4b6c      	ldr	r3, [pc, #432]	; (1580 <ext_get_stats+0x1f0>)
    13ce:	4e6d      	ldr	r6, [pc, #436]	; (1584 <ext_get_stats+0x1f4>)
    13d0:	ed82 0a00 	vstr	s0, [r2]
    13d4:	4479      	add	r1, pc
    13d6:	447e      	add	r6, pc
    13d8:	447b      	add	r3, pc
    13da:	680d      	ldr	r5, [r1, #0]
    13dc:	496a      	ldr	r1, [pc, #424]	; (1588 <ext_get_stats+0x1f8>)
    13de:	681f      	ldr	r7, [r3, #0]
    13e0:	6833      	ldr	r3, [r6, #0]
    13e2:	6037      	str	r7, [r6, #0]
    13e4:	4479      	add	r1, pc
    13e6:	1afb      	subs	r3, r7, r3
    13e8:	6808      	ldr	r0, [r1, #0]
    13ea:	600d      	str	r5, [r1, #0]
    13ec:	ee07 3a90 	vmov	s15, r3
    13f0:	1a28      	subs	r0, r5, r0
    13f2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
    13f6:	ee07 0a90 	vmov	s15, r0
    13fa:	ee18 0a10 	vmov	r0, s16
    13fe:	eef8 8a67 	vcvt.f32.u32	s17, s15
    1402:	f7ff fa21 	bl	848 <__aeabi_f2d>
    1406:	eddf 7a5b 	vldr	s15, [pc, #364]	; 1574 <ext_get_stats+0x1e4>
    140a:	eeb4 8ae7 	vcmpe.f32	s16, s15
    140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1412:	4606      	mov	r6, r0
    1414:	460f      	mov	r7, r1
    1416:	dd0b      	ble.n	1430 <ext_get_stats+0xa0>
    1418:	a353      	add	r3, pc, #332	; (adr r3, 1568 <ext_get_stats+0x1d8>)
    141a:	e9d3 2300 	ldrd	r2, r3, [r3]
    141e:	e9cd 2300 	strd	r2, r3, [sp]
    1422:	485a      	ldr	r0, [pc, #360]	; (158c <ext_get_stats+0x1fc>)
    1424:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1428:	4632      	mov	r2, r6
    142a:	463b      	mov	r3, r7
    142c:	4478      	add	r0, pc
    142e:	4788      	blx	r1
    1430:	ee18 0a90 	vmov	r0, s17
    1434:	f7ff fa08 	bl	848 <__aeabi_f2d>
    1438:	e9cd 0100 	strd	r0, r1, [sp]
    143c:	4854      	ldr	r0, [pc, #336]	; (1590 <ext_get_stats+0x200>)
    143e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1442:	4d54      	ldr	r5, [pc, #336]	; (1594 <ext_get_stats+0x204>)
    1444:	4632      	mov	r2, r6
    1446:	463b      	mov	r3, r7
    1448:	4478      	add	r0, pc
    144a:	4788      	blx	r1
    144c:	4b52      	ldr	r3, [pc, #328]	; (1598 <ext_get_stats+0x208>)
    144e:	447b      	add	r3, pc
    1450:	edd3 7a00 	vldr	s15, [r3]
    1454:	4b51      	ldr	r3, [pc, #324]	; (159c <ext_get_stats+0x20c>)
    1456:	447b      	add	r3, pc
    1458:	edd3 6a00 	vldr	s13, [r3]
    145c:	4b50      	ldr	r3, [pc, #320]	; (15a0 <ext_get_stats+0x210>)
    145e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1462:	447b      	add	r3, pc
    1464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    1468:	447d      	add	r5, pc
    146a:	edd3 7a00 	vldr	s15, [r3]
    146e:	ee67 7a27 	vmul.f32	s15, s14, s15
    1472:	ee17 0a90 	vmov	r0, s15
    1476:	f7ff f9e7 	bl	848 <__aeabi_f2d>
    147a:	4602      	mov	r2, r0
    147c:	4849      	ldr	r0, [pc, #292]	; (15a4 <ext_get_stats+0x214>)
    147e:	460b      	mov	r3, r1
    1480:	4478      	add	r0, pc
    1482:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1486:	4788      	blx	r1
    1488:	6828      	ldr	r0, [r5, #0]
    148a:	f7ff f9dd 	bl	848 <__aeabi_f2d>
    148e:	4602      	mov	r2, r0
    1490:	460b      	mov	r3, r1
    1492:	6868      	ldr	r0, [r5, #4]
    1494:	e9cd 2302 	strd	r2, r3, [sp, #8]
    1498:	f7ff f9d6 	bl	848 <__aeabi_f2d>
    149c:	e9cd 0100 	strd	r0, r1, [sp]
    14a0:	4841      	ldr	r0, [pc, #260]	; (15a8 <ext_get_stats+0x218>)
    14a2:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    14a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    14aa:	4478      	add	r0, pc
    14ac:	4788      	blx	r1
    14ae:	4b3f      	ldr	r3, [pc, #252]	; (15ac <ext_get_stats+0x21c>)
    14b0:	447b      	add	r3, pc
    14b2:	781b      	ldrb	r3, [r3, #0]
    14b4:	2b01      	cmp	r3, #1
    14b6:	d01a      	beq.n	14ee <ext_get_stats+0x15e>
    14b8:	2b02      	cmp	r3, #2
    14ba:	d01b      	beq.n	14f4 <ext_get_stats+0x164>
    14bc:	b9eb      	cbnz	r3, 14fa <ext_get_stats+0x16a>
    14be:	493c      	ldr	r1, [pc, #240]	; (15b0 <ext_get_stats+0x220>)
    14c0:	4479      	add	r1, pc
    14c2:	483c      	ldr	r0, [pc, #240]	; (15b4 <ext_get_stats+0x224>)
    14c4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    14c8:	4478      	add	r0, pc
    14ca:	4798      	blx	r3
    14cc:	493a      	ldr	r1, [pc, #232]	; (15b8 <ext_get_stats+0x228>)
    14ce:	4a3b      	ldr	r2, [pc, #236]	; (15bc <ext_get_stats+0x22c>)
    14d0:	4479      	add	r1, pc
    14d2:	447a      	add	r2, pc
    14d4:	7809      	ldrb	r1, [r1, #0]
    14d6:	7a13      	ldrb	r3, [r2, #8]
    14d8:	2901      	cmp	r1, #1
    14da:	d011      	beq.n	1500 <ext_get_stats+0x170>
    14dc:	2902      	cmp	r1, #2
    14de:	d011      	beq.n	1504 <ext_get_stats+0x174>
    14e0:	2b04      	cmp	r3, #4
    14e2:	d83b      	bhi.n	155c <ext_get_stats+0x1cc>
    14e4:	e8df f003 	tbb	[pc, r3]
    14e8:	312e1137 			; <UNDEFINED> instruction: 0x312e1137
    14ec:	49340034 	ldmdbmi	r4!, {r2, r4, r5}
    14f0:	4479      	add	r1, pc
    14f2:	e7e6      	b.n	14c2 <ext_get_stats+0x132>
    14f4:	4933      	ldr	r1, [pc, #204]	; (15c4 <ext_get_stats+0x234>)
    14f6:	4479      	add	r1, pc
    14f8:	e7e3      	b.n	14c2 <ext_get_stats+0x132>
    14fa:	4933      	ldr	r1, [pc, #204]	; (15c8 <ext_get_stats+0x238>)
    14fc:	4479      	add	r1, pc
    14fe:	e7e0      	b.n	14c2 <ext_get_stats+0x132>
    1500:	7e13      	ldrb	r3, [r2, #24]
    1502:	e7ed      	b.n	14e0 <ext_get_stats+0x150>
    1504:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
    1508:	e7ea      	b.n	14e0 <ext_get_stats+0x150>
    150a:	4d30      	ldr	r5, [pc, #192]	; (15cc <ext_get_stats+0x23c>)
    150c:	447d      	add	r5, pc
    150e:	4b30      	ldr	r3, [pc, #192]	; (15d0 <ext_get_stats+0x240>)
    1510:	447b      	add	r3, pc
    1512:	6898      	ldr	r0, [r3, #8]
    1514:	f7ff f998 	bl	848 <__aeabi_f2d>
    1518:	460b      	mov	r3, r1
    151a:	492e      	ldr	r1, [pc, #184]	; (15d4 <ext_get_stats+0x244>)
    151c:	4479      	add	r1, pc
    151e:	4602      	mov	r2, r0
    1520:	6808      	ldr	r0, [r1, #0]
    1522:	e9cd 2302 	strd	r2, r3, [sp, #8]
    1526:	f7ff f98f 	bl	848 <__aeabi_f2d>
    152a:	e9cd 0100 	strd	r0, r1, [sp]
    152e:	482a      	ldr	r0, [pc, #168]	; (15d8 <ext_get_stats+0x248>)
    1530:	f8d4 60b4 	ldr.w	r6, [r4, #180]	; 0xb4
    1534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1538:	4629      	mov	r1, r5
    153a:	4478      	add	r0, pc
    153c:	47b0      	blx	r6
    153e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1542:	e72d      	b.n	13a0 <ext_get_stats+0x10>
    1544:	4d25      	ldr	r5, [pc, #148]	; (15dc <ext_get_stats+0x24c>)
    1546:	447d      	add	r5, pc
    1548:	e7e1      	b.n	150e <ext_get_stats+0x17e>
    154a:	4d25      	ldr	r5, [pc, #148]	; (15e0 <ext_get_stats+0x250>)
    154c:	447d      	add	r5, pc
    154e:	e7de      	b.n	150e <ext_get_stats+0x17e>
    1550:	4d24      	ldr	r5, [pc, #144]	; (15e4 <ext_get_stats+0x254>)
    1552:	447d      	add	r5, pc
    1554:	e7db      	b.n	150e <ext_get_stats+0x17e>
    1556:	4d24      	ldr	r5, [pc, #144]	; (15e8 <ext_get_stats+0x258>)
    1558:	447d      	add	r5, pc
    155a:	e7d8      	b.n	150e <ext_get_stats+0x17e>
    155c:	4d23      	ldr	r5, [pc, #140]	; (15ec <ext_get_stats+0x25c>)
    155e:	447d      	add	r5, pc
    1560:	e7d5      	b.n	150e <ext_get_stats+0x17e>
    1562:	bf00      	nop
    1564:	f3af 8000 	nop.w
    1568:	00000000 	andeq	r0, r0, r0
    156c:	40d86a00 	sbcsmi	r6, r8, r0, lsl #20
    1570:	1000f800 	andne	pc, r0, r0, lsl #16
    1574:	46ea6001 	strbtmi	r6, [sl], r1
    1578:	fffff18c 			; <UNDEFINED> instruction: 0xfffff18c
    157c:	fffff190 			; <UNDEFINED> instruction: 0xfffff190
    1580:	fffff190 			; <UNDEFINED> instruction: 0xfffff190
    1584:	fffff162 			; <UNDEFINED> instruction: 0xfffff162
    1588:	fffff150 			; <UNDEFINED> instruction: 0xfffff150
    158c:	fffff743 			; <UNDEFINED> instruction: 0xfffff743
    1590:	fffff764 			; <UNDEFINED> instruction: 0xfffff764
    1594:	ffffec88 			; <UNDEFINED> instruction: 0xffffec88
    1598:	fffff0f2 			; <UNDEFINED> instruction: 0xfffff0f2
    159c:	fffff0da 			; <UNDEFINED> instruction: 0xfffff0da
    15a0:	ffffecc6 			; <UNDEFINED> instruction: 0xffffecc6
    15a4:	fffff764 			; <UNDEFINED> instruction: 0xfffff764
    15a8:	fffff754 			; <UNDEFINED> instruction: 0xfffff754
    15ac:	ffffec3c 			; <UNDEFINED> instruction: 0xffffec3c
    15b0:	fffff66a 			; <UNDEFINED> instruction: 0xfffff66a
    15b4:	fffff75e 			; <UNDEFINED> instruction: 0xfffff75e
    15b8:	ffffec1c 			; <UNDEFINED> instruction: 0xffffec1c
    15bc:	ffffec1e 			; <UNDEFINED> instruction: 0xffffec1e
    15c0:	fffff61c 			; <UNDEFINED> instruction: 0xfffff61c
    15c4:	fffff61f 			; <UNDEFINED> instruction: 0xfffff61f
    15c8:	fffff626 			; <UNDEFINED> instruction: 0xfffff626
    15cc:	fffff657 			; <UNDEFINED> instruction: 0xfffff657
    15d0:	ffffefe4 			; <UNDEFINED> instruction: 0xffffefe4
    15d4:	ffffefac 			; <UNDEFINED> instruction: 0xffffefac
    15d8:	fffff6fd 			; <UNDEFINED> instruction: 0xfffff6fd
    15dc:	fffff5fa 			; <UNDEFINED> instruction: 0xfffff5fa
    15e0:	fffff5ff 			; <UNDEFINED> instruction: 0xfffff5ff
    15e4:	fffff605 			; <UNDEFINED> instruction: 0xfffff605
    15e8:	fffff5df 			; <UNDEFINED> instruction: 0xfffff5df
    15ec:	fffff5c4 			; <UNDEFINED> instruction: 0xfffff5c4

Disassembly of section .text.generator_loop:

000015f0 <generator_loop>:
    15f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    15f2:	482b      	ldr	r0, [pc, #172]	; (16a0 <generator_loop+0xb0>)
    15f4:	4d2b      	ldr	r5, [pc, #172]	; (16a4 <generator_loop+0xb4>)
    15f6:	4c2c      	ldr	r4, [pc, #176]	; (16a8 <generator_loop+0xb8>)
    15f8:	4e2c      	ldr	r6, [pc, #176]	; (16ac <generator_loop+0xbc>)
    15fa:	4478      	add	r0, pc
    15fc:	f000 fca4 	bl	1f48 <SPWMGenerator_Init>
    1600:	447d      	add	r5, pc
    1602:	447c      	add	r4, pc
    1604:	447e      	add	r6, pc
    1606:	792b      	ldrb	r3, [r5, #4]
    1608:	b16b      	cbz	r3, 1626 <generator_loop+0x36>
    160a:	4f29      	ldr	r7, [pc, #164]	; (16b0 <generator_loop+0xc0>)
    160c:	447f      	add	r7, pc
    160e:	e004      	b.n	161a <generator_loop+0x2a>
    1610:	4b22      	ldr	r3, [pc, #136]	; (169c <generator_loop+0xac>)
    1612:	2001      	movs	r0, #1
    1614:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    1618:	4798      	blx	r3
    161a:	6822      	ldr	r2, [r4, #0]
    161c:	7933      	ldrb	r3, [r6, #4]
    161e:	5cb9      	ldrb	r1, [r7, r2]
    1620:	b151      	cbz	r1, 1638 <generator_loop+0x48>
    1622:	2b00      	cmp	r3, #0
    1624:	d1f4      	bne.n	1610 <generator_loop+0x20>
    1626:	4b1d      	ldr	r3, [pc, #116]	; (169c <generator_loop+0xac>)
    1628:	4822      	ldr	r0, [pc, #136]	; (16b4 <generator_loop+0xc4>)
    162a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    162e:	4478      	add	r0, pc
    1630:	b003      	add	sp, #12
    1632:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    1636:	4718      	bx	r3
    1638:	2b00      	cmp	r3, #0
    163a:	d0f4      	beq.n	1626 <generator_loop+0x36>
    163c:	4b1e      	ldr	r3, [pc, #120]	; (16b8 <generator_loop+0xc8>)
    163e:	481f      	ldr	r0, [pc, #124]	; (16bc <generator_loop+0xcc>)
    1640:	447b      	add	r3, pc
    1642:	4478      	add	r0, pc
    1644:	7819      	ldrb	r1, [r3, #0]
    1646:	4b1e      	ldr	r3, [pc, #120]	; (16c0 <generator_loop+0xd0>)
    1648:	447b      	add	r3, pc
    164a:	681b      	ldr	r3, [r3, #0]
    164c:	9301      	str	r3, [sp, #4]
    164e:	4b1d      	ldr	r3, [pc, #116]	; (16c4 <generator_loop+0xd4>)
    1650:	447b      	add	r3, pc
    1652:	9300      	str	r3, [sp, #0]
    1654:	4b1c      	ldr	r3, [pc, #112]	; (16c8 <generator_loop+0xd8>)
    1656:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    165a:	481c      	ldr	r0, [pc, #112]	; (16cc <generator_loop+0xdc>)
    165c:	447b      	add	r3, pc
    165e:	edd3 0a00 	vldr	s1, [r3]
    1662:	4b1b      	ldr	r3, [pc, #108]	; (16d0 <generator_loop+0xe0>)
    1664:	447b      	add	r3, pc
    1666:	ed93 0a00 	vldr	s0, [r3]
    166a:	4478      	add	r0, pc
    166c:	23fa      	movs	r3, #250	; 0xfa
    166e:	f000 fc97 	bl	1fa0 <SPWMGenerator_GenerateSamples>
    1672:	4b18      	ldr	r3, [pc, #96]	; (16d4 <generator_loop+0xe4>)
    1674:	4918      	ldr	r1, [pc, #96]	; (16d8 <generator_loop+0xe8>)
    1676:	447b      	add	r3, pc
    1678:	4479      	add	r1, pc
    167a:	6018      	str	r0, [r3, #0]
    167c:	6823      	ldr	r3, [r4, #0]
    167e:	2201      	movs	r2, #1
    1680:	54fa      	strb	r2, [r7, r3]
    1682:	680a      	ldr	r2, [r1, #0]
    1684:	32fa      	adds	r2, #250	; 0xfa
    1686:	3301      	adds	r3, #1
    1688:	600a      	str	r2, [r1, #0]
    168a:	2203      	movs	r2, #3
    168c:	fb93 f2f2 	sdiv	r2, r3, r2
    1690:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    1694:	1a9b      	subs	r3, r3, r2
    1696:	6023      	str	r3, [r4, #0]
    1698:	e7b5      	b.n	1606 <generator_loop+0x16>
    169a:	bf00      	nop
    169c:	1000f800 	andne	pc, r0, r0, lsl #16
    16a0:	ffffeefa 			; <UNDEFINED> instruction: 0xffffeefa
    16a4:	ffffef0c 			; <UNDEFINED> instruction: 0xffffef0c
    16a8:	ffffef4a 			; <UNDEFINED> instruction: 0xffffef4a
    16ac:	ffffef08 			; <UNDEFINED> instruction: 0xffffef08
    16b0:	ffffeec0 			; <UNDEFINED> instruction: 0xffffeec0
    16b4:	fffff64e 			; <UNDEFINED> instruction: 0xfffff64e
    16b8:	ffffeaac 			; <UNDEFINED> instruction: 0xffffeaac
    16bc:	ffffee8e 			; <UNDEFINED> instruction: 0xffffee8e
    16c0:	ffffeef8 			; <UNDEFINED> instruction: 0xffffeef8
    16c4:	ffffeaa0 			; <UNDEFINED> instruction: 0xffffeaa0
    16c8:	ffffeacc 			; <UNDEFINED> instruction: 0xffffeacc
    16cc:	ffffee8a 			; <UNDEFINED> instruction: 0xffffee8a
    16d0:	ffffeecc 			; <UNDEFINED> instruction: 0xffffeecc
    16d4:	ffffeeb6 			; <UNDEFINED> instruction: 0xffffeeb6
    16d8:	ffffeef0 			; <UNDEFINED> instruction: 0xffffeef0

Disassembly of section .text.stop:

000016dc <stop>:
    16dc:	4b16      	ldr	r3, [pc, #88]	; (1738 <stop+0x5c>)
    16de:	447b      	add	r3, pc
    16e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    16e4:	791a      	ldrb	r2, [r3, #4]
    16e6:	b31a      	cbz	r2, 1730 <stop+0x54>
    16e8:	4d14      	ldr	r5, [pc, #80]	; (173c <stop+0x60>)
    16ea:	447d      	add	r5, pc
    16ec:	792a      	ldrb	r2, [r5, #4]
    16ee:	b1fa      	cbz	r2, 1730 <stop+0x54>
    16f0:	4c10      	ldr	r4, [pc, #64]	; (1734 <stop+0x58>)
    16f2:	6818      	ldr	r0, [r3, #0]
    16f4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    16f8:	4e11      	ldr	r6, [pc, #68]	; (1740 <stop+0x64>)
    16fa:	2700      	movs	r7, #0
    16fc:	711f      	strb	r7, [r3, #4]
    16fe:	712f      	strb	r7, [r5, #4]
    1700:	4790      	blx	r2
    1702:	6828      	ldr	r0, [r5, #0]
    1704:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    1708:	4798      	blx	r3
    170a:	447e      	add	r6, pc
    170c:	2503      	movs	r5, #3
    170e:	f856 0b04 	ldr.w	r0, [r6], #4
    1712:	b120      	cbz	r0, 171e <stop+0x42>
    1714:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    1718:	4798      	blx	r3
    171a:	f846 7c04 	str.w	r7, [r6, #-4]
    171e:	3d01      	subs	r5, #1
    1720:	d1f5      	bne.n	170e <stop+0x32>
    1722:	4808      	ldr	r0, [pc, #32]	; (1744 <stop+0x68>)
    1724:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1728:	4478      	add	r0, pc
    172a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    172e:	4718      	bx	r3
    1730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1734:	1000f800 	andne	pc, r0, r0, lsl #16
    1738:	ffffee2e 			; <UNDEFINED> instruction: 0xffffee2e
    173c:	ffffee5a 			; <UNDEFINED> instruction: 0xffffee5a
    1740:	ffffedc6 			; <UNDEFINED> instruction: 0xffffedc6
    1744:	fffff584 			; <UNDEFINED> instruction: 0xfffff584

Disassembly of section .text.map_value:

00001748 <map_value>:
    1748:	eef4 0a41 	vcmp.f32	s1, s2
    174c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1750:	d016      	beq.n	1780 <map_value+0x38>
    1752:	eef4 0ac0 	vcmpe.f32	s1, s0
    1756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    175a:	dc11      	bgt.n	1780 <map_value+0x38>
    175c:	eeb4 1ac0 	vcmpe.f32	s2, s0
    1760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1764:	bf5f      	itttt	pl
    1766:	ee30 0a60 	vsubpl.f32	s0, s0, s1
    176a:	ee31 1a60 	vsubpl.f32	s2, s2, s1
    176e:	ee32 2a61 	vsubpl.f32	s4, s4, s3
    1772:	eec0 7a01 	vdivpl.f32	s15, s0, s2
    1776:	bf4c      	ite	mi
    1778:	eef0 1a42 	vmovmi.f32	s3, s4
    177c:	eee7 1a82 	vfmapl.f32	s3, s15, s4
    1780:	eeb0 0a61 	vmov.f32	s0, s3
    1784:	4770      	bx	lr

Disassembly of section .text.update_spwm_settings:

00001788 <update_spwm_settings>:
    1788:	4b60      	ldr	r3, [pc, #384]	; (190c <update_spwm_settings+0x184>)
    178a:	4861      	ldr	r0, [pc, #388]	; (1910 <update_spwm_settings+0x188>)
    178c:	4a61      	ldr	r2, [pc, #388]	; (1914 <update_spwm_settings+0x18c>)
    178e:	447b      	add	r3, pc
    1790:	edd3 7a00 	vldr	s15, [r3]
    1794:	4b60      	ldr	r3, [pc, #384]	; (1918 <update_spwm_settings+0x190>)
    1796:	447b      	add	r3, pc
    1798:	edd3 6a00 	vldr	s13, [r3]
    179c:	4b5f      	ldr	r3, [pc, #380]	; (191c <update_spwm_settings+0x194>)
    179e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    17a2:	b570      	push	{r4, r5, r6, lr}
    17a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    17a8:	4478      	add	r0, pc
    17aa:	447b      	add	r3, pc
    17ac:	447a      	add	r2, pc
    17ae:	ed2d 8b02 	vpush	{d8}
    17b2:	ed93 8a00 	vldr	s16, [r3]
    17b6:	6803      	ldr	r3, [r0, #0]
    17b8:	eddf 8a51 	vldr	s17, [pc, #324]	; 1900 <update_spwm_settings+0x178>
    17bc:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    17c0:	ed81 7a00 	vstr	s14, [r1]
    17c4:	edd2 7a00 	vldr	s15, [r2]
    17c8:	edd2 6a01 	vldr	s13, [r2, #4]
    17cc:	ee77 7aa8 	vadd.f32	s15, s15, s17
    17d0:	3301      	adds	r3, #1
    17d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
    17d6:	edd2 6a02 	vldr	s13, [r2, #8]
    17da:	ee77 7aa6 	vadd.f32	s15, s15, s13
    17de:	edd2 6a03 	vldr	s13, [r2, #12]
    17e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
    17e6:	edd2 6a04 	vldr	s13, [r2, #16]
    17ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
    17ee:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    17f2:	ee87 6aa6 	vdiv.f32	s12, s15, s13
    17f6:	2105      	movs	r1, #5
    17f8:	fb93 f1f1 	sdiv	r1, r3, r1
    17fc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1800:	1a5b      	subs	r3, r3, r1
    1802:	b08e      	sub	sp, #56	; 0x38
    1804:	6003      	str	r3, [r0, #0]
    1806:	eddf 7a3f 	vldr	s15, [pc, #252]	; 1904 <update_spwm_settings+0x17c>
    180a:	ee76 6a47 	vsub.f32	s13, s12, s14
    180e:	ee27 8a08 	vmul.f32	s16, s14, s16
    1812:	eef4 6ae8 	vcmpe.f32	s13, s17
    1816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    181a:	bf48      	it	mi
    181c:	eef1 6a66 	vnegmi.f32	s13, s13
    1820:	eef4 6ae7 	vcmpe.f32	s13, s15
    1824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1828:	d858      	bhi.n	18dc <update_spwm_settings+0x154>
    182a:	4b3d      	ldr	r3, [pc, #244]	; (1920 <update_spwm_settings+0x198>)
    182c:	2201      	movs	r2, #1
    182e:	447b      	add	r3, pc
    1830:	4c3c      	ldr	r4, [pc, #240]	; (1924 <update_spwm_settings+0x19c>)
    1832:	eddf 1a33 	vldr	s3, [pc, #204]	; 1900 <update_spwm_settings+0x178>
    1836:	ed9f 1a34 	vldr	s2, [pc, #208]	; 1908 <update_spwm_settings+0x180>
    183a:	701a      	strb	r2, [r3, #0]
    183c:	447c      	add	r4, pc
    183e:	ed94 0a00 	vldr	s0, [r4]
    1842:	4d39      	ldr	r5, [pc, #228]	; (1928 <update_spwm_settings+0x1a0>)
    1844:	4e39      	ldr	r6, [pc, #228]	; (192c <update_spwm_settings+0x1a4>)
    1846:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
    184a:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
    184e:	f7ff ff7b 	bl	1748 <map_value>
    1852:	447d      	add	r5, pc
    1854:	ed85 0a00 	vstr	s0, [r5]
    1858:	ed9f 2a29 	vldr	s4, [pc, #164]	; 1900 <update_spwm_settings+0x178>
    185c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    1860:	eeb3 1a09 	vmov.f32	s2, #57	; 0x41c80000  25.0
    1864:	eef2 0a0c 	vmov.f32	s1, #44	; 0x41600000  14.0
    1868:	eeb0 0a48 	vmov.f32	s0, s16
    186c:	f7ff ff6c 	bl	1748 <map_value>
    1870:	edd5 7a00 	vldr	s15, [r5]
    1874:	492e      	ldr	r1, [pc, #184]	; (1930 <update_spwm_settings+0x1a8>)
    1876:	edd4 0a00 	vldr	s1, [r4]
    187a:	ee77 7aa8 	vadd.f32	s15, s15, s17
    187e:	466c      	mov	r4, sp
    1880:	ee27 0a80 	vmul.f32	s0, s15, s0
    1884:	4479      	add	r1, pc
    1886:	ed85 0a00 	vstr	s0, [r5]
    188a:	4620      	mov	r0, r4
    188c:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 1900 <update_spwm_settings+0x178>
    1890:	f000 f9e0 	bl	1c54 <GetSpeedRangeAtSpeed>
    1894:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1896:	447e      	add	r6, pc
    1898:	4635      	mov	r5, r6
    189a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    189c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    189e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    18a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    18a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    18a4:	4b23      	ldr	r3, [pc, #140]	; (1934 <update_spwm_settings+0x1ac>)
    18a6:	447b      	add	r3, pc
    18a8:	e894 0003 	ldmia.w	r4, {r0, r1}
    18ac:	781b      	ldrb	r3, [r3, #0]
    18ae:	2b01      	cmp	r3, #1
    18b0:	e885 0003 	stmia.w	r5, {r0, r1}
    18b4:	d01f      	beq.n	18f6 <update_spwm_settings+0x16e>
    18b6:	2b02      	cmp	r3, #2
    18b8:	d01f      	beq.n	18fa <update_spwm_settings+0x172>
    18ba:	b95b      	cbnz	r3, 18d4 <update_spwm_settings+0x14c>
    18bc:	3608      	adds	r6, #8
    18be:	4b1e      	ldr	r3, [pc, #120]	; (1938 <update_spwm_settings+0x1b0>)
    18c0:	edd6 7a01 	vldr	s15, [r6, #4]
    18c4:	447b      	add	r3, pc
    18c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    18ca:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    18ce:	edc3 7a02 	vstr	s15, [r3, #8]
    18d2:	611a      	str	r2, [r3, #16]
    18d4:	b00e      	add	sp, #56	; 0x38
    18d6:	ecbd 8b02 	vpop	{d8}
    18da:	bd70      	pop	{r4, r5, r6, pc}
    18dc:	eeb4 7ac6 	vcmpe.f32	s14, s12
    18e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    18e4:	dd03      	ble.n	18ee <update_spwm_settings+0x166>
    18e6:	4b15      	ldr	r3, [pc, #84]	; (193c <update_spwm_settings+0x1b4>)
    18e8:	2200      	movs	r2, #0
    18ea:	447b      	add	r3, pc
    18ec:	e7a0      	b.n	1830 <update_spwm_settings+0xa8>
    18ee:	4b14      	ldr	r3, [pc, #80]	; (1940 <update_spwm_settings+0x1b8>)
    18f0:	2202      	movs	r2, #2
    18f2:	447b      	add	r3, pc
    18f4:	e79c      	b.n	1830 <update_spwm_settings+0xa8>
    18f6:	3618      	adds	r6, #24
    18f8:	e7e1      	b.n	18be <update_spwm_settings+0x136>
    18fa:	3628      	adds	r6, #40	; 0x28
    18fc:	e7df      	b.n	18be <update_spwm_settings+0x136>
    18fe:	bf00      	nop
    1900:	00000000 	andeq	r0, r0, r0
    1904:	3dcccccd 	stclcc	12, cr12, [ip, #820]	; 0x334
    1908:	42f00000 	rscsmi	r0, r0, #0
    190c:	ffffedb2 			; <UNDEFINED> instruction: 0xffffedb2
    1910:	ffffed18 			; <UNDEFINED> instruction: 0xffffed18
    1914:	ffffeda4 			; <UNDEFINED> instruction: 0xffffeda4
    1918:	ffffed9a 			; <UNDEFINED> instruction: 0xffffed9a
    191c:	ffffe97e 			; <UNDEFINED> instruction: 0xffffe97e
    1920:	ffffe8be 			; <UNDEFINED> instruction: 0xffffe8be
    1924:	ffffecec 			; <UNDEFINED> instruction: 0xffffecec
    1928:	ffffec76 			; <UNDEFINED> instruction: 0xffffec76
    192c:	ffffe85a 			; <UNDEFINED> instruction: 0xffffe85a
    1930:	ffffe8a4 			; <UNDEFINED> instruction: 0xffffe8a4
    1934:	ffffe846 			; <UNDEFINED> instruction: 0xffffe846
    1938:	ffffec30 			; <UNDEFINED> instruction: 0xffffec30
    193c:	ffffe802 			; <UNDEFINED> instruction: 0xffffe802
    1940:	ffffe7fa 			; <UNDEFINED> instruction: 0xffffe7fa

Disassembly of section .text.ext_set_motor_current:

00001944 <ext_set_motor_current>:
    1944:	2901      	cmp	r1, #1
    1946:	b538      	push	{r3, r4, r5, lr}
    1948:	4c20      	ldr	r4, [pc, #128]	; (19cc <ext_set_motor_current+0x88>)
    194a:	4605      	mov	r5, r0
    194c:	d002      	beq.n	1954 <ext_set_motor_current+0x10>
    194e:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1952:	bd38      	pop	{r3, r4, r5, pc}
    1954:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1956:	6800      	ldr	r0, [r0, #0]
    1958:	4798      	blx	r3
    195a:	2800      	cmp	r0, #0
    195c:	d0f7      	beq.n	194e <ext_set_motor_current+0xa>
    195e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1960:	6828      	ldr	r0, [r5, #0]
    1962:	4798      	blx	r3
    1964:	481b      	ldr	r0, [pc, #108]	; (19d4 <ext_set_motor_current+0x90>)
    1966:	4a1c      	ldr	r2, [pc, #112]	; (19d8 <ext_set_motor_current+0x94>)
    1968:	ed9f 7a19 	vldr	s14, [pc, #100]	; 19d0 <ext_set_motor_current+0x8c>
    196c:	4478      	add	r0, pc
    196e:	447a      	add	r2, pc
    1970:	6803      	ldr	r3, [r0, #0]
    1972:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1976:	ed81 0a00 	vstr	s0, [r1]
    197a:	edd2 7a00 	vldr	s15, [r2]
    197e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1982:	ed92 7a01 	vldr	s14, [r2, #4]
    1986:	ee77 7a87 	vadd.f32	s15, s15, s14
    198a:	ed92 7a02 	vldr	s14, [r2, #8]
    198e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1992:	ed92 7a03 	vldr	s14, [r2, #12]
    1996:	ee77 7a87 	vadd.f32	s15, s15, s14
    199a:	ed92 7a04 	vldr	s14, [r2, #16]
    199e:	ee77 7a87 	vadd.f32	s15, s15, s14
    19a2:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    19a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    19aa:	3301      	adds	r3, #1
    19ac:	2105      	movs	r1, #5
    19ae:	fb93 f1f1 	sdiv	r1, r3, r1
    19b2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    19b6:	1a5b      	subs	r3, r3, r1
    19b8:	6003      	str	r3, [r0, #0]
    19ba:	4b08      	ldr	r3, [pc, #32]	; (19dc <ext_set_motor_current+0x98>)
    19bc:	447b      	add	r3, pc
    19be:	ed83 7a00 	vstr	s14, [r3]
    19c2:	f7ff fee1 	bl	1788 <update_spwm_settings>
    19c6:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    19ca:	e7c2      	b.n	1952 <ext_set_motor_current+0xe>
    19cc:	1000f800 	andne	pc, r0, r0, lsl #16
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	ffffeb4c 			; <UNDEFINED> instruction: 0xffffeb4c
    19d8:	ffffeb72 			; <UNDEFINED> instruction: 0xffffeb72
    19dc:	ffffeb6c 			; <UNDEFINED> instruction: 0xffffeb6c

Disassembly of section .text.ext_set_motor_hz:

000019e0 <ext_set_motor_hz>:
    19e0:	2901      	cmp	r1, #1
    19e2:	b538      	push	{r3, r4, r5, lr}
    19e4:	4c20      	ldr	r4, [pc, #128]	; (1a68 <ext_set_motor_hz+0x88>)
    19e6:	4605      	mov	r5, r0
    19e8:	d002      	beq.n	19f0 <ext_set_motor_hz+0x10>
    19ea:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    19ee:	bd38      	pop	{r3, r4, r5, pc}
    19f0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    19f2:	6800      	ldr	r0, [r0, #0]
    19f4:	4798      	blx	r3
    19f6:	2800      	cmp	r0, #0
    19f8:	d0f7      	beq.n	19ea <ext_set_motor_hz+0xa>
    19fa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    19fc:	6828      	ldr	r0, [r5, #0]
    19fe:	4798      	blx	r3
    1a00:	481b      	ldr	r0, [pc, #108]	; (1a70 <ext_set_motor_hz+0x90>)
    1a02:	4a1c      	ldr	r2, [pc, #112]	; (1a74 <ext_set_motor_hz+0x94>)
    1a04:	ed9f 7a19 	vldr	s14, [pc, #100]	; 1a6c <ext_set_motor_hz+0x8c>
    1a08:	4478      	add	r0, pc
    1a0a:	447a      	add	r2, pc
    1a0c:	6803      	ldr	r3, [r0, #0]
    1a0e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1a12:	ed81 0a00 	vstr	s0, [r1]
    1a16:	edd2 7a00 	vldr	s15, [r2]
    1a1a:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a1e:	ed92 7a01 	vldr	s14, [r2, #4]
    1a22:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a26:	ed92 7a02 	vldr	s14, [r2, #8]
    1a2a:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a2e:	ed92 7a03 	vldr	s14, [r2, #12]
    1a32:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a36:	ed92 7a04 	vldr	s14, [r2, #16]
    1a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
    1a3e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    1a42:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    1a46:	3301      	adds	r3, #1
    1a48:	2105      	movs	r1, #5
    1a4a:	fb93 f1f1 	sdiv	r1, r3, r1
    1a4e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1a52:	1a5b      	subs	r3, r3, r1
    1a54:	6003      	str	r3, [r0, #0]
    1a56:	4b08      	ldr	r3, [pc, #32]	; (1a78 <ext_set_motor_hz+0x98>)
    1a58:	447b      	add	r3, pc
    1a5a:	ed83 7a00 	vstr	s14, [r3]
    1a5e:	f7ff fe93 	bl	1788 <update_spwm_settings>
    1a62:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1a66:	e7c2      	b.n	19ee <ext_set_motor_hz+0xe>
    1a68:	1000f800 	andne	pc, r0, r0, lsl #16
    1a6c:	00000000 	andeq	r0, r0, r0
    1a70:	ffffeab4 			; <UNDEFINED> instruction: 0xffffeab4
    1a74:	ffffeb0a 			; <UNDEFINED> instruction: 0xffffeb0a
    1a78:	ffffead8 			; <UNDEFINED> instruction: 0xffffead8

Disassembly of section .text.ext_set_motor_poles:

00001a7c <ext_set_motor_poles>:
    1a7c:	2901      	cmp	r1, #1
    1a7e:	b538      	push	{r3, r4, r5, lr}
    1a80:	4c0c      	ldr	r4, [pc, #48]	; (1ab4 <ext_set_motor_poles+0x38>)
    1a82:	4605      	mov	r5, r0
    1a84:	d002      	beq.n	1a8c <ext_set_motor_poles+0x10>
    1a86:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1a8a:	bd38      	pop	{r3, r4, r5, pc}
    1a8c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1a8e:	6800      	ldr	r0, [r0, #0]
    1a90:	4798      	blx	r3
    1a92:	2800      	cmp	r0, #0
    1a94:	d0f7      	beq.n	1a86 <ext_set_motor_poles+0xa>
    1a96:	6828      	ldr	r0, [r5, #0]
    1a98:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1a9a:	4798      	blx	r3
    1a9c:	4b06      	ldr	r3, [pc, #24]	; (1ab8 <ext_set_motor_poles+0x3c>)
    1a9e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    1aa2:	447b      	add	r3, pc
    1aa4:	ed83 0a00 	vstr	s0, [r3]
    1aa8:	f7ff fe6e 	bl	1788 <update_spwm_settings>
    1aac:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1ab0:	e7eb      	b.n	1a8a <ext_set_motor_poles+0xe>
    1ab2:	bf00      	nop
    1ab4:	1000f800 	andne	pc, r0, r0, lsl #16
    1ab8:	ffffea9e 			; <UNDEFINED> instruction: 0xffffea9e

Disassembly of section .text.ext_set_speed_kmh:

00001abc <ext_set_speed_kmh>:
    1abc:	2901      	cmp	r1, #1
    1abe:	b538      	push	{r3, r4, r5, lr}
    1ac0:	4c0e      	ldr	r4, [pc, #56]	; (1afc <ext_set_speed_kmh+0x40>)
    1ac2:	4605      	mov	r5, r0
    1ac4:	d002      	beq.n	1acc <ext_set_speed_kmh+0x10>
    1ac6:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1aca:	bd38      	pop	{r3, r4, r5, pc}
    1acc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1ace:	6800      	ldr	r0, [r0, #0]
    1ad0:	4798      	blx	r3
    1ad2:	2800      	cmp	r0, #0
    1ad4:	d0f7      	beq.n	1ac6 <ext_set_speed_kmh+0xa>
    1ad6:	6828      	ldr	r0, [r5, #0]
    1ad8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1ada:	4798      	blx	r3
    1adc:	4908      	ldr	r1, [pc, #32]	; (1b00 <ext_set_speed_kmh+0x44>)
    1ade:	4479      	add	r1, pc
    1ae0:	2205      	movs	r2, #5
    1ae2:	680b      	ldr	r3, [r1, #0]
    1ae4:	3301      	adds	r3, #1
    1ae6:	fb93 f2f2 	sdiv	r2, r3, r2
    1aea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1aee:	1a9b      	subs	r3, r3, r2
    1af0:	600b      	str	r3, [r1, #0]
    1af2:	f7ff fe49 	bl	1788 <update_spwm_settings>
    1af6:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1afa:	e7e6      	b.n	1aca <ext_set_speed_kmh+0xe>
    1afc:	1000f800 	andne	pc, r0, r0, lsl #16
    1b00:	ffffe9e6 			; <UNDEFINED> instruction: 0xffffe9e6

Disassembly of section .text.wheel_diameter_to_kmh_factor:

00001b04 <wheel_diameter_to_kmh_factor>:
    1b04:	eddf 7a06 	vldr	s15, [pc, #24]	; 1b20 <wheel_diameter_to_kmh_factor+0x1c>
    1b08:	ee20 0a27 	vmul.f32	s0, s0, s15
    1b0c:	eddf 7a05 	vldr	s15, [pc, #20]	; 1b24 <wheel_diameter_to_kmh_factor+0x20>
    1b10:	ee20 0a27 	vmul.f32	s0, s0, s15
    1b14:	eddf 7a04 	vldr	s15, [pc, #16]	; 1b28 <wheel_diameter_to_kmh_factor+0x24>
    1b18:	ee20 0a27 	vmul.f32	s0, s0, s15
    1b1c:	4770      	bx	lr
    1b1e:	bf00      	nop
    1b20:	40490fdb 	ldrdmi	r0, [r9], #-251	; 0xffffff05
    1b24:	358637bd 	strcc	r3, [r6, #1981]	; 0x7bd
    1b28:	42700000 	rsbsmi	r0, r0, #0

Disassembly of section .text.AddSPWM_AsyncFixed:

00001b2c <AddSPWM_AsyncFixed>:
    1b2c:	2201      	movs	r2, #1
    1b2e:	7002      	strb	r2, [r0, #0]
    1b30:	2200      	movs	r2, #0
    1b32:	e9c0 1101 	strd	r1, r1, [r0, #4]
    1b36:	60c2      	str	r2, [r0, #12]
    1b38:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Acceleration:

00001b3a <SetSPWM_Acceleration>:
    1b3a:	b082      	sub	sp, #8
    1b3c:	b510      	push	{r4, lr}
    1b3e:	290f      	cmp	r1, #15
    1b40:	ac02      	add	r4, sp, #8
    1b42:	e884 000c 	stmia.w	r4, {r2, r3}
    1b46:	dc08      	bgt.n	1b5a <SetSPWM_Acceleration+0x20>
    1b48:	2438      	movs	r4, #56	; 0x38
    1b4a:	fb04 0001 	mla	r0, r4, r1, r0
    1b4e:	ab02      	add	r3, sp, #8
    1b50:	f100 0414 	add.w	r4, r0, #20
    1b54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1b56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b5e:	b002      	add	sp, #8
    1b60:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Coasting:

00001b62 <SetSPWM_Coasting>:
    1b62:	b082      	sub	sp, #8
    1b64:	b510      	push	{r4, lr}
    1b66:	290f      	cmp	r1, #15
    1b68:	ac02      	add	r4, sp, #8
    1b6a:	e884 000c 	stmia.w	r4, {r2, r3}
    1b6e:	dc08      	bgt.n	1b82 <SetSPWM_Coasting+0x20>
    1b70:	2438      	movs	r4, #56	; 0x38
    1b72:	fb04 0001 	mla	r0, r4, r1, r0
    1b76:	ab02      	add	r3, sp, #8
    1b78:	f100 0424 	add.w	r4, r0, #36	; 0x24
    1b7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1b7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1b82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b86:	b002      	add	sp, #8
    1b88:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Deceleration:

00001b8a <SetSPWM_Deceleration>:
    1b8a:	b082      	sub	sp, #8
    1b8c:	b510      	push	{r4, lr}
    1b8e:	290f      	cmp	r1, #15
    1b90:	ac02      	add	r4, sp, #8
    1b92:	e884 000c 	stmia.w	r4, {r2, r3}
    1b96:	dc08      	bgt.n	1baa <SetSPWM_Deceleration+0x20>
    1b98:	2438      	movs	r4, #56	; 0x38
    1b9a:	fb04 0001 	mla	r0, r4, r1, r0
    1b9e:	ab02      	add	r3, sp, #8
    1ba0:	f100 0434 	add.w	r4, r0, #52	; 0x34
    1ba4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1ba6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1bae:	b002      	add	sp, #8
    1bb0:	4770      	bx	lr

Disassembly of section .text.SetSpeedRangeSpeed:

00001bb2 <SetSpeedRangeSpeed>:
    1bb2:	290f      	cmp	r1, #15
    1bb4:	dc0b      	bgt.n	1bce <SetSpeedRangeSpeed+0x1c>
    1bb6:	2338      	movs	r3, #56	; 0x38
    1bb8:	fb03 0101 	mla	r1, r3, r1, r0
    1bbc:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
    1bc0:	ed81 0a03 	vstr	s0, [r1, #12]
    1bc4:	3301      	adds	r3, #1
    1bc6:	edc1 0a04 	vstr	s1, [r1, #16]
    1bca:	f8c0 338c 	str.w	r3, [r0, #908]	; 0x38c
    1bce:	4770      	bx	lr

Disassembly of section .text.InitializeConfiguration:

00001bd0 <InitializeConfiguration>:
    1bd0:	b570      	push	{r4, r5, r6, lr}
    1bd2:	4b1e      	ldr	r3, [pc, #120]	; (1c4c <InitializeConfiguration+0x7c>)
    1bd4:	6043      	str	r3, [r0, #4]
    1bd6:	b086      	sub	sp, #24
    1bd8:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 1c50 <InitializeConfiguration+0x80>
    1bdc:	4604      	mov	r4, r0
    1bde:	f7ff ff91 	bl	1b04 <wheel_diameter_to_kmh_factor>
    1be2:	ad02      	add	r5, sp, #8
    1be4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    1be8:	ed84 0a00 	vstr	s0, [r4]
    1bec:	ae04      	add	r6, sp, #16
    1bee:	60a3      	str	r3, [r4, #8]
    1bf0:	4628      	mov	r0, r5
    1bf2:	f241 7170 	movw	r1, #6000	; 0x1770
    1bf6:	f7ff ff99 	bl	1b2c <AddSPWM_AsyncFixed>
    1bfa:	e896 0003 	ldmia.w	r6, {r0, r1}
    1bfe:	e88d 0003 	stmia.w	sp, {r0, r1}
    1c02:	4620      	mov	r0, r4
    1c04:	e895 000c 	ldmia.w	r5, {r2, r3}
    1c08:	2100      	movs	r1, #0
    1c0a:	f7ff ff96 	bl	1b3a <SetSPWM_Acceleration>
    1c0e:	e896 0003 	ldmia.w	r6, {r0, r1}
    1c12:	e88d 0003 	stmia.w	sp, {r0, r1}
    1c16:	4620      	mov	r0, r4
    1c18:	e895 000c 	ldmia.w	r5, {r2, r3}
    1c1c:	2100      	movs	r1, #0
    1c1e:	f7ff ffa0 	bl	1b62 <SetSPWM_Coasting>
    1c22:	e896 0003 	ldmia.w	r6, {r0, r1}
    1c26:	e88d 0003 	stmia.w	sp, {r0, r1}
    1c2a:	4620      	mov	r0, r4
    1c2c:	e895 000c 	ldmia.w	r5, {r2, r3}
    1c30:	2100      	movs	r1, #0
    1c32:	f7ff ffaa 	bl	1b8a <SetSPWM_Deceleration>
    1c36:	eef3 0a0f 	vmov.f32	s1, #63	; 0x41f80000  31.0
    1c3a:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
    1c3e:	2100      	movs	r1, #0
    1c40:	4620      	mov	r0, r4
    1c42:	b006      	add	sp, #24
    1c44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1c48:	f7ff bfb3 	b.w	1bb2 <SetSpeedRangeSpeed>
    1c4c:	42c80000 	sbcmi	r0, r8, #0
    1c50:	44098000 	strmi	r8, [r9], #-0

Disassembly of section .text.GetSpeedRangeAtSpeed:

00001c54 <GetSpeedRangeAtSpeed>:
    1c54:	b570      	push	{r4, r5, r6, lr}
    1c56:	ed2d 8b02 	vpush	{d8}
    1c5a:	b08e      	sub	sp, #56	; 0x38
    1c5c:	460c      	mov	r4, r1
    1c5e:	4606      	mov	r6, r0
    1c60:	2238      	movs	r2, #56	; 0x38
    1c62:	2100      	movs	r1, #0
    1c64:	4668      	mov	r0, sp
    1c66:	eeb0 8a40 	vmov.f32	s16, s0
    1c6a:	eef0 8a60 	vmov.f32	s17, s1
    1c6e:	f7fe fe47 	bl	900 <memset>
    1c72:	b114      	cbz	r4, 1c7a <GetSpeedRangeAtSpeed+0x26>
    1c74:	f8d4 238c 	ldr.w	r2, [r4, #908]	; 0x38c
    1c78:	b992      	cbnz	r2, 1ca0 <GetSpeedRangeAtSpeed+0x4c>
    1c7a:	4b2a      	ldr	r3, [pc, #168]	; (1d24 <GetSpeedRangeAtSpeed+0xd0>)
    1c7c:	9301      	str	r3, [sp, #4]
    1c7e:	466d      	mov	r5, sp
    1c80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1c82:	4634      	mov	r4, r6
    1c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1c8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c8e:	e895 0003 	ldmia.w	r5, {r0, r1}
    1c92:	e884 0003 	stmia.w	r4, {r0, r1}
    1c96:	4630      	mov	r0, r6
    1c98:	b00e      	add	sp, #56	; 0x38
    1c9a:	ecbd 8b02 	vpop	{d8}
    1c9e:	bd70      	pop	{r4, r5, r6, pc}
    1ca0:	edd4 7a01 	vldr	s15, [r4, #4]
    1ca4:	eef4 7a48 	vcmp.f32	s15, s16
    1ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cac:	bf48      	it	mi
    1cae:	eeb0 8a67 	vmovmi.f32	s16, s15
    1cb2:	edd4 7a02 	vldr	s15, [r4, #8]
    1cb6:	eef4 7ac8 	vcmpe.f32	s15, s16
    1cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cbe:	dd06      	ble.n	1cce <GetSpeedRangeAtSpeed+0x7a>
    1cc0:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
    1cc4:	eef4 8ae7 	vcmpe.f32	s17, s15
    1cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1ccc:	d4d5      	bmi.n	1c7a <GetSpeedRangeAtSpeed+0x26>
    1cce:	4623      	mov	r3, r4
    1cd0:	2100      	movs	r1, #0
    1cd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    1cd6:	428a      	cmp	r2, r1
    1cd8:	ddcf      	ble.n	1c7a <GetSpeedRangeAtSpeed+0x26>
    1cda:	edd3 7a03 	vldr	s15, [r3, #12]
    1cde:	b909      	cbnz	r1, 1ce4 <GetSpeedRangeAtSpeed+0x90>
    1ce0:	ee77 7ac7 	vsub.f32	s15, s15, s14
    1ce4:	eeb4 8ae7 	vcmpe.f32	s16, s15
    1ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cec:	db16      	blt.n	1d1c <GetSpeedRangeAtSpeed+0xc8>
    1cee:	edd3 7a04 	vldr	s15, [r3, #16]
    1cf2:	eef4 7ac8 	vcmpe.f32	s15, s16
    1cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1cfa:	db0f      	blt.n	1d1c <GetSpeedRangeAtSpeed+0xc8>
    1cfc:	2338      	movs	r3, #56	; 0x38
    1cfe:	fb03 4401 	mla	r4, r3, r1, r4
    1d02:	340c      	adds	r4, #12
    1d04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1d06:	4635      	mov	r5, r6
    1d08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1d0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1d0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1d0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1d10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1d12:	e894 0003 	ldmia.w	r4, {r0, r1}
    1d16:	e885 0003 	stmia.w	r5, {r0, r1}
    1d1a:	e7bc      	b.n	1c96 <GetSpeedRangeAtSpeed+0x42>
    1d1c:	3101      	adds	r1, #1
    1d1e:	3338      	adds	r3, #56	; 0x38
    1d20:	e7d9      	b.n	1cd6 <GetSpeedRangeAtSpeed+0x82>
    1d22:	bf00      	nop
    1d24:	47c34f80 	strbmi	r4, [r3, r0, lsl #31]

Disassembly of section .text.PrintSPWMConfig:

00001d28 <PrintSPWMConfig>:
    1d28:	b570      	push	{r4, r5, r6, lr}
    1d2a:	7803      	ldrb	r3, [r0, #0]
    1d2c:	4604      	mov	r4, r0
    1d2e:	2b04      	cmp	r3, #4
    1d30:	d82e      	bhi.n	1d90 <PrintSPWMConfig+0x68>
    1d32:	e8df f003 	tbb	[pc, r3]
    1d36:	2421032a 	strtcs	r0, [r1], #-810	; 0xfffffcd6
    1d3a:	491b0027 	ldmdbmi	fp, {r0, r1, r2, r5}
    1d3e:	4479      	add	r1, pc
    1d40:	4d19      	ldr	r5, [pc, #100]	; (1da8 <PrintSPWMConfig+0x80>)
    1d42:	481b      	ldr	r0, [pc, #108]	; (1db0 <PrintSPWMConfig+0x88>)
    1d44:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d48:	4478      	add	r0, pc
    1d4a:	4798      	blx	r3
    1d4c:	7823      	ldrb	r3, [r4, #0]
    1d4e:	1e5a      	subs	r2, r3, #1
    1d50:	2a02      	cmp	r2, #2
    1d52:	d820      	bhi.n	1d96 <PrintSPWMConfig+0x6e>
    1d54:	4817      	ldr	r0, [pc, #92]	; (1db4 <PrintSPWMConfig+0x8c>)
    1d56:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d5a:	6861      	ldr	r1, [r4, #4]
    1d5c:	4478      	add	r0, pc
    1d5e:	4798      	blx	r3
    1d60:	7823      	ldrb	r3, [r4, #0]
    1d62:	3b02      	subs	r3, #2
    1d64:	2b01      	cmp	r3, #1
    1d66:	d81e      	bhi.n	1da6 <PrintSPWMConfig+0x7e>
    1d68:	4813      	ldr	r0, [pc, #76]	; (1db8 <PrintSPWMConfig+0x90>)
    1d6a:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1d6e:	68a1      	ldr	r1, [r4, #8]
    1d70:	4478      	add	r0, pc
    1d72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1d76:	4718      	bx	r3
    1d78:	4910      	ldr	r1, [pc, #64]	; (1dbc <PrintSPWMConfig+0x94>)
    1d7a:	4479      	add	r1, pc
    1d7c:	e7e0      	b.n	1d40 <PrintSPWMConfig+0x18>
    1d7e:	4910      	ldr	r1, [pc, #64]	; (1dc0 <PrintSPWMConfig+0x98>)
    1d80:	4479      	add	r1, pc
    1d82:	e7dd      	b.n	1d40 <PrintSPWMConfig+0x18>
    1d84:	490f      	ldr	r1, [pc, #60]	; (1dc4 <PrintSPWMConfig+0x9c>)
    1d86:	4479      	add	r1, pc
    1d88:	e7da      	b.n	1d40 <PrintSPWMConfig+0x18>
    1d8a:	490f      	ldr	r1, [pc, #60]	; (1dc8 <PrintSPWMConfig+0xa0>)
    1d8c:	4479      	add	r1, pc
    1d8e:	e7d7      	b.n	1d40 <PrintSPWMConfig+0x18>
    1d90:	490e      	ldr	r1, [pc, #56]	; (1dcc <PrintSPWMConfig+0xa4>)
    1d92:	4479      	add	r1, pc
    1d94:	e7d4      	b.n	1d40 <PrintSPWMConfig+0x18>
    1d96:	2b04      	cmp	r3, #4
    1d98:	d105      	bne.n	1da6 <PrintSPWMConfig+0x7e>
    1d9a:	480d      	ldr	r0, [pc, #52]	; (1dd0 <PrintSPWMConfig+0xa8>)
    1d9c:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1da0:	68e1      	ldr	r1, [r4, #12]
    1da2:	4478      	add	r0, pc
    1da4:	e7e5      	b.n	1d72 <PrintSPWMConfig+0x4a>
    1da6:	bd70      	pop	{r4, r5, r6, pc}
    1da8:	1000f800 	andne	pc, r0, r0, lsl #16
    1dac:	ffffee25 			; <UNDEFINED> instruction: 0xffffee25
    1db0:	fffff05d 			; <UNDEFINED> instruction: 0xfffff05d
    1db4:	fffff05c 			; <UNDEFINED> instruction: 0xfffff05c
    1db8:	fffff06c 			; <UNDEFINED> instruction: 0xfffff06c
    1dbc:	ffffedc6 			; <UNDEFINED> instruction: 0xffffedc6
    1dc0:	ffffedcb 			; <UNDEFINED> instruction: 0xffffedcb
    1dc4:	ffffedd1 			; <UNDEFINED> instruction: 0xffffedd1
    1dc8:	fffff000 			; <UNDEFINED> instruction: 0xfffff000
    1dcc:	ffffed90 			; <UNDEFINED> instruction: 0xffffed90
    1dd0:	fffff05c 			; <UNDEFINED> instruction: 0xfffff05c

Disassembly of section .text.PrintInverterConfig:

00001dd4 <PrintInverterConfig>:
    1dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1dd8:	4c37      	ldr	r4, [pc, #220]	; (1eb8 <PrintInverterConfig+0xe4>)
    1dda:	4605      	mov	r5, r0
    1ddc:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1de0:	b920      	cbnz	r0, 1dec <PrintInverterConfig+0x18>
    1de2:	4836      	ldr	r0, [pc, #216]	; (1ebc <PrintInverterConfig+0xe8>)
    1de4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1de8:	4478      	add	r0, pc
    1dea:	4718      	bx	r3
    1dec:	4834      	ldr	r0, [pc, #208]	; (1ec0 <PrintInverterConfig+0xec>)
    1dee:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 1ec4 <PrintInverterConfig+0xf0>
    1df2:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 1ec8 <PrintInverterConfig+0xf4>
    1df6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 1ecc <PrintInverterConfig+0xf8>
    1dfa:	4478      	add	r0, pc
    1dfc:	4798      	blx	r3
    1dfe:	6828      	ldr	r0, [r5, #0]
    1e00:	f7fe fd22 	bl	848 <__aeabi_f2d>
    1e04:	4602      	mov	r2, r0
    1e06:	4832      	ldr	r0, [pc, #200]	; (1ed0 <PrintInverterConfig+0xfc>)
    1e08:	460b      	mov	r3, r1
    1e0a:	4478      	add	r0, pc
    1e0c:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e10:	4788      	blx	r1
    1e12:	6868      	ldr	r0, [r5, #4]
    1e14:	f7fe fd18 	bl	848 <__aeabi_f2d>
    1e18:	4602      	mov	r2, r0
    1e1a:	482e      	ldr	r0, [pc, #184]	; (1ed4 <PrintInverterConfig+0x100>)
    1e1c:	460b      	mov	r3, r1
    1e1e:	4478      	add	r0, pc
    1e20:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e24:	4788      	blx	r1
    1e26:	482c      	ldr	r0, [pc, #176]	; (1ed8 <PrintInverterConfig+0x104>)
    1e28:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e2c:	f8d5 138c 	ldr.w	r1, [r5, #908]	; 0x38c
    1e30:	4478      	add	r0, pc
    1e32:	4798      	blx	r3
    1e34:	f105 0614 	add.w	r6, r5, #20
    1e38:	2700      	movs	r7, #0
    1e3a:	44f8      	add	r8, pc
    1e3c:	44f9      	add	r9, pc
    1e3e:	44fa      	add	sl, pc
    1e40:	f8d5 338c 	ldr.w	r3, [r5, #908]	; 0x38c
    1e44:	42bb      	cmp	r3, r7
    1e46:	dc01      	bgt.n	1e4c <PrintInverterConfig+0x78>
    1e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1e4c:	3701      	adds	r7, #1
    1e4e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e52:	4639      	mov	r1, r7
    1e54:	4640      	mov	r0, r8
    1e56:	4798      	blx	r3
    1e58:	f856 0c08 	ldr.w	r0, [r6, #-8]
    1e5c:	f7fe fcf4 	bl	848 <__aeabi_f2d>
    1e60:	4602      	mov	r2, r0
    1e62:	460b      	mov	r3, r1
    1e64:	4648      	mov	r0, r9
    1e66:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e6a:	4788      	blx	r1
    1e6c:	f856 0c04 	ldr.w	r0, [r6, #-4]
    1e70:	f7fe fcea 	bl	848 <__aeabi_f2d>
    1e74:	4602      	mov	r2, r0
    1e76:	460b      	mov	r3, r1
    1e78:	4650      	mov	r0, sl
    1e7a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1e7e:	4788      	blx	r1
    1e80:	4816      	ldr	r0, [pc, #88]	; (1edc <PrintInverterConfig+0x108>)
    1e82:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e86:	4478      	add	r0, pc
    1e88:	4798      	blx	r3
    1e8a:	4630      	mov	r0, r6
    1e8c:	f7ff ff4c 	bl	1d28 <PrintSPWMConfig>
    1e90:	4813      	ldr	r0, [pc, #76]	; (1ee0 <PrintInverterConfig+0x10c>)
    1e92:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1e96:	4478      	add	r0, pc
    1e98:	4798      	blx	r3
    1e9a:	f106 0010 	add.w	r0, r6, #16
    1e9e:	f7ff ff43 	bl	1d28 <PrintSPWMConfig>
    1ea2:	4810      	ldr	r0, [pc, #64]	; (1ee4 <PrintInverterConfig+0x110>)
    1ea4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1ea8:	4478      	add	r0, pc
    1eaa:	4798      	blx	r3
    1eac:	f106 0020 	add.w	r0, r6, #32
    1eb0:	f7ff ff3a 	bl	1d28 <PrintSPWMConfig>
    1eb4:	3638      	adds	r6, #56	; 0x38
    1eb6:	e7c3      	b.n	1e40 <PrintInverterConfig+0x6c>
    1eb8:	1000f800 	andne	pc, r0, r0, lsl #16
    1ebc:	fffff034 			; <UNDEFINED> instruction: 0xfffff034
    1ec0:	fffff042 			; <UNDEFINED> instruction: 0xfffff042
    1ec4:	fffff06b 			; <UNDEFINED> instruction: 0xfffff06b
    1ec8:	fffff07b 			; <UNDEFINED> instruction: 0xfffff07b
    1ecc:	fffff033 			; <UNDEFINED> instruction: 0xfffff033
    1ed0:	fffff04b 			; <UNDEFINED> instruction: 0xfffff04b
    1ed4:	fffff053 			; <UNDEFINED> instruction: 0xfffff053
    1ed8:	fffff057 			; <UNDEFINED> instruction: 0xfffff057
    1edc:	fffff047 			; <UNDEFINED> instruction: 0xfffff047
    1ee0:	fffff05b 			; <UNDEFINED> instruction: 0xfffff05b
    1ee4:	fffff069 			; <UNDEFINED> instruction: 0xfffff069

Disassembly of section .text.get_enhanced_random:

00001ee8 <get_enhanced_random>:
    1ee8:	4a0d      	ldr	r2, [pc, #52]	; (1f20 <get_enhanced_random+0x38>)
    1eea:	490e      	ldr	r1, [pc, #56]	; (1f24 <get_enhanced_random+0x3c>)
    1eec:	447a      	add	r2, pc
    1eee:	4479      	add	r1, pc
    1ef0:	8813      	ldrh	r3, [r2, #0]
    1ef2:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
    1ef6:	490c      	ldr	r1, [pc, #48]	; (1f28 <get_enhanced_random+0x40>)
    1ef8:	3301      	adds	r3, #1
    1efa:	4479      	add	r1, pc
    1efc:	b2db      	uxtb	r3, r3
    1efe:	8013      	strh	r3, [r2, #0]
    1f00:	880b      	ldrh	r3, [r1, #0]
    1f02:	08da      	lsrs	r2, r3, #3
    1f04:	ea82 0293 	eor.w	r2, r2, r3, lsr #2
    1f08:	405a      	eors	r2, r3
    1f0a:	ea82 1253 	eor.w	r2, r2, r3, lsr #5
    1f0e:	f002 0201 	and.w	r2, r2, #1
    1f12:	085b      	lsrs	r3, r3, #1
    1f14:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    1f18:	800b      	strh	r3, [r1, #0]
    1f1a:	4058      	eors	r0, r3
    1f1c:	4770      	bx	lr
    1f1e:	bf00      	nop
    1f20:	ffffe680 			; <UNDEFINED> instruction: 0xffffe680
    1f24:	fffff04e 			; <UNDEFINED> instruction: 0xfffff04e
    1f28:	ffffe1f4 			; <UNDEFINED> instruction: 0xffffe1f4

Disassembly of section .text.random_range:

00001f2c <random_range>:
    1f2c:	b538      	push	{r3, r4, r5, lr}
    1f2e:	4605      	mov	r5, r0
    1f30:	460c      	mov	r4, r1
    1f32:	f7ff ffd9 	bl	1ee8 <get_enhanced_random>
    1f36:	1b61      	subs	r1, r4, r5
    1f38:	3101      	adds	r1, #1
    1f3a:	fb90 f3f1 	sdiv	r3, r0, r1
    1f3e:	fb03 0011 	mls	r0, r3, r1, r0
    1f42:	4428      	add	r0, r5
    1f44:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.SPWMGenerator_Init:

00001f48 <SPWMGenerator_Init>:
    1f48:	4a05      	ldr	r2, [pc, #20]	; (1f60 <SPWMGenerator_Init+0x18>)
    1f4a:	6082      	str	r2, [r0, #8]
    1f4c:	4a05      	ldr	r2, [pc, #20]	; (1f64 <SPWMGenerator_Init+0x1c>)
    1f4e:	60c2      	str	r2, [r0, #12]
    1f50:	2300      	movs	r3, #0
    1f52:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1f56:	6003      	str	r3, [r0, #0]
    1f58:	6043      	str	r3, [r0, #4]
    1f5a:	6102      	str	r2, [r0, #16]
    1f5c:	6143      	str	r3, [r0, #20]
    1f5e:	4770      	bx	lr
    1f60:	447a0000 	ldrbtmi	r0, [sl], #-0
    1f64:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.SPWMGenerator_GenerateSawtooth:

00001f68 <SPWMGenerator_GenerateSawtooth>:
    1f68:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 1f98 <SPWMGenerator_GenerateSawtooth+0x30>
    1f6c:	eec0 7a07 	vdiv.f32	s15, s0, s14
    1f70:	b082      	sub	sp, #8
    1f72:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 1f9c <SPWMGenerator_GenerateSawtooth+0x34>
    1f76:	ee67 7a87 	vmul.f32	s15, s15, s14
    1f7a:	eef4 7a47 	vcmp.f32	s15, s14
    1f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1f82:	bfc8      	it	gt
    1f84:	eef0 7a47 	vmovgt.f32	s15, s14
    1f88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    1f8c:	edcd 7a01 	vstr	s15, [sp, #4]
    1f90:	f99d 0004 	ldrsb.w	r0, [sp, #4]
    1f94:	b002      	add	sp, #8
    1f96:	4770      	bx	lr
    1f98:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    1f9c:	42fe0000 	rscsmi	r0, lr, #0

Disassembly of section .text.SPWMGenerator_GenerateSamples:

00001fa0 <SPWMGenerator_GenerateSamples>:
    1fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1fa4:	ed2d 8b02 	vpush	{d8}
    1fa8:	9e08      	ldr	r6, [sp, #32]
    1faa:	4617      	mov	r7, r2
    1fac:	4698      	mov	r8, r3
    1fae:	4604      	mov	r4, r0
    1fb0:	b920      	cbnz	r0, 1fbc <SPWMGenerator_GenerateSamples+0x1c>
    1fb2:	2000      	movs	r0, #0
    1fb4:	ecbd 8b02 	vpop	{d8}
    1fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1fbc:	2a00      	cmp	r2, #0
    1fbe:	d0f8      	beq.n	1fb2 <SPWMGenerator_GenerateSamples+0x12>
    1fc0:	2e00      	cmp	r6, #0
    1fc2:	d0f6      	beq.n	1fb2 <SPWMGenerator_GenerateSamples+0x12>
    1fc4:	7a33      	ldrb	r3, [r6, #8]
    1fc6:	b933      	cbnz	r3, 1fd6 <SPWMGenerator_GenerateSamples+0x36>
    1fc8:	ea28 72e8 	bic.w	r2, r8, r8, asr #31
    1fcc:	4619      	mov	r1, r3
    1fce:	4638      	mov	r0, r7
    1fd0:	f7fe fc96 	bl	900 <memset>
    1fd4:	e7ed      	b.n	1fb2 <SPWMGenerator_GenerateSamples+0x12>
    1fd6:	2901      	cmp	r1, #1
    1fd8:	d016      	beq.n	2008 <SPWMGenerator_GenerateSamples+0x68>
    1fda:	2902      	cmp	r1, #2
    1fdc:	d017      	beq.n	200e <SPWMGenerator_GenerateSamples+0x6e>
    1fde:	b951      	cbnz	r1, 1ff6 <SPWMGenerator_GenerateSamples+0x56>
    1fe0:	f106 0508 	add.w	r5, r6, #8
    1fe4:	782b      	ldrb	r3, [r5, #0]
    1fe6:	2b01      	cmp	r3, #1
    1fe8:	d114      	bne.n	2014 <SPWMGenerator_GenerateSamples+0x74>
    1fea:	edd5 7a01 	vldr	s15, [r5, #4]
    1fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1ff2:	edc4 7a02 	vstr	s15, [r4, #8]
    1ff6:	ed9f 8a3a 	vldr	s16, [pc, #232]	; 20e0 <SPWMGenerator_GenerateSamples+0x140>
    1ffa:	eddf 8a3a 	vldr	s17, [pc, #232]	; 20e4 <SPWMGenerator_GenerateSamples+0x144>
    1ffe:	2500      	movs	r5, #0
    2000:	4545      	cmp	r5, r8
    2002:	db3b      	blt.n	207c <SPWMGenerator_GenerateSamples+0xdc>
    2004:	2001      	movs	r0, #1
    2006:	e7d5      	b.n	1fb4 <SPWMGenerator_GenerateSamples+0x14>
    2008:	f106 0518 	add.w	r5, r6, #24
    200c:	e7ea      	b.n	1fe4 <SPWMGenerator_GenerateSamples+0x44>
    200e:	f106 0528 	add.w	r5, r6, #40	; 0x28
    2012:	e7e7      	b.n	1fe4 <SPWMGenerator_GenerateSamples+0x44>
    2014:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
    2018:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    201c:	2b02      	cmp	r3, #2
    201e:	eec0 6a07 	vdiv.f32	s13, s0, s14
    2022:	d119      	bne.n	2058 <SPWMGenerator_GenerateSamples+0xb8>
    2024:	e9d5 1001 	ldrd	r1, r0, [r5, #4]
    2028:	1a40      	subs	r0, r0, r1
    202a:	ed96 6a00 	vldr	s12, [r6]
    202e:	ee07 0a90 	vmov	s15, r0
    2032:	eef0 5a46 	vmov.f32	s11, s12
    2036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    203a:	eed6 5aa0 	vfnms.f32	s11, s13, s1
    203e:	edd6 7a01 	vldr	s15, [r6, #4]
    2042:	ee77 7ac6 	vsub.f32	s15, s15, s12
    2046:	eec5 6aa7 	vdiv.f32	s13, s11, s15
    204a:	ee07 1a90 	vmov	s15, r1
    204e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2052:	eee7 7a26 	vfma.f32	s15, s14, s13
    2056:	e7cc      	b.n	1ff2 <SPWMGenerator_GenerateSamples+0x52>
    2058:	2b04      	cmp	r3, #4
    205a:	d106      	bne.n	206a <SPWMGenerator_GenerateSamples+0xca>
    205c:	edd5 7a03 	vldr	s15, [r5, #12]
    2060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2064:	ee67 7aa6 	vmul.f32	s15, s15, s13
    2068:	e7c3      	b.n	1ff2 <SPWMGenerator_GenerateSamples+0x52>
    206a:	2b03      	cmp	r3, #3
    206c:	d1c3      	bne.n	1ff6 <SPWMGenerator_GenerateSamples+0x56>
    206e:	e9d5 0101 	ldrd	r0, r1, [r5, #4]
    2072:	f7ff ff5b 	bl	1f2c <random_range>
    2076:	ee07 0a90 	vmov	s15, r0
    207a:	e7b8      	b.n	1fee <SPWMGenerator_GenerateSamples+0x4e>
    207c:	edd4 7a03 	vldr	s15, [r4, #12]
    2080:	edd4 6a02 	vldr	s13, [r4, #8]
    2084:	ee67 7a88 	vmul.f32	s15, s15, s16
    2088:	ee66 6a88 	vmul.f32	s13, s13, s16
    208c:	ee87 7aa8 	vdiv.f32	s14, s15, s17
    2090:	edd4 7a01 	vldr	s15, [r4, #4]
    2094:	ee37 7a27 	vadd.f32	s14, s14, s15
    2098:	eec6 7aa8 	vdiv.f32	s15, s13, s17
    209c:	edd4 6a00 	vldr	s13, [r4]
    20a0:	ed84 7a01 	vstr	s14, [r4, #4]
    20a4:	eeb4 7ac8 	vcmpe.f32	s14, s16
    20a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
    20ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    20b0:	bfa8      	it	ge
    20b2:	ee37 7a48 	vsubge.f32	s14, s14, s16
    20b6:	eef4 7ac8 	vcmpe.f32	s15, s16
    20ba:	bfa8      	it	ge
    20bc:	ed84 7a01 	vstrge	s14, [r4, #4]
    20c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    20c4:	edc4 7a00 	vstr	s15, [r4]
    20c8:	bfa4      	itt	ge
    20ca:	ee77 7ac8 	vsubge.f32	s15, s15, s16
    20ce:	edc4 7a00 	vstrge	s15, [r4]
    20d2:	ed94 0a00 	vldr	s0, [r4]
    20d6:	f7ff ff47 	bl	1f68 <SPWMGenerator_GenerateSawtooth>
    20da:	5578      	strb	r0, [r7, r5]
    20dc:	3501      	adds	r5, #1
    20de:	e78f      	b.n	2000 <SPWMGenerator_GenerateSamples+0x60>
    20e0:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    20e4:	46c35000 	strbmi	r5, [r3], r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <SPWMGenerator_GenerateSamples+0x10ced84>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	00000580 	andeq	r0, r0, r0, lsl #11
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <SPWMGenerator_GenerateSamples+0xffffe038>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <init+0xd0>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <SPWMGenerator_GenerateSamples+0xbc9e0c>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <SPWMGenerator_GenerateSamples+0xc9e7c>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	01bb0101 			; <UNDEFINED> instruction: 0x01bb0101
 188:	00030000 	andeq	r0, r3, r0
 18c:	000000c2 	andeq	r0, r0, r2, asr #1
 190:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 194:	0101000d 	tsteq	r1, sp
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000100 	andeq	r0, r0, r0, lsl #2
 1a0:	2f2e2e01 	svccs	0x002e2e01
 1a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1a8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1ac:	2f2e2e2f 	svccs	0x002e2e2f
 1b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1b8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1bc:	2f62696c 	svccs	0x0062696c
 1c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1c4:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 1c8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1cc:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 1d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 1e0:	61652d65 	cmnvs	r5, r5, ror #26
 1e4:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
 1e8:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1ec:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 1f0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1f4:	622f0065 	eorvs	r0, pc, #101	; 0x65
 1f8:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 1fc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 200:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 204:	30334270 	eorscc	r4, r3, r0, ror r2
 208:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
 20c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 210:	2e332d62 	cdpcs	13, 3, cr2, cr3, cr2, {3}
 214:	2f302e33 	svccs	0x00302e33
 218:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 21c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 80 <init+0x7c>
 220:	2f636269 	svccs	0x00636269
 224:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 228:	00656475 	rsbeq	r6, r5, r5, ror r4
 22c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 230:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 234:	00010063 	andeq	r0, r1, r3, rrx
 238:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 23c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 240:	00020068 	andeq	r0, r2, r8, rrx
 244:	72747300 	rsbsvc	r7, r4, #0, 6
 248:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 24c:	00030068 	andeq	r0, r3, r8, rrx
 250:	01050000 	mrseq	r0, (UNDEF: 5)
 254:	00020500 	andeq	r0, r2, r0, lsl #10
 258:	03000009 	movweq	r0, #9
 25c:	03050128 	movweq	r0, #20776	; 0x5128
 260:	13131513 	tstne	r3, #79691776	; 0x4c00000
 264:	09051513 	stmdbeq	r5, {r0, r1, r4, r8, sl, ip}
 268:	06010501 	streq	r0, [r1], -r1, lsl #10
 26c:	05207603 	streq	r7, [r0, #-1539]!	; 0xfffff9fd
 270:	200a0309 	andcs	r0, sl, r9, lsl #6
 274:	22060705 	andcs	r0, r6, #1310720	; 0x140000
 278:	01060c05 	tsteq	r6, r5, lsl #24
 27c:	05200a05 	streq	r0, [r0, #-2565]!	; 0xfffff5fb
 280:	09052f10 	stmdbeq	r5, {r4, r8, r9, sl, fp, sp}
 284:	05207403 	streq	r7, [r0, #-1027]!	; 0xfffffbfd
 288:	2e0b030a 	cdpcs	3, 0, cr0, cr11, cr10, {0}
 28c:	06070520 	streq	r0, [r7], -r0, lsr #10
 290:	13090520 	movwne	r0, #38176	; 0x9520
 294:	01060e05 	tsteq	r6, r5, lsl #28
 298:	2b060905 	blcs	1826b4 <SPWMGenerator_GenerateSamples+0x180714>
 29c:	05360305 	ldreq	r0, [r6, #-773]!	; 0xfffffcfb
 2a0:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 2a4:	2e750310 	mrccs	3, 3, r0, cr5, cr0, {0}
 2a8:	03060705 	movweq	r0, #26373	; 0x6705
 2ac:	0516200e 	ldreq	r2, [r6, #-14]
 2b0:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 2b4:	052f0607 	streq	r0, [pc, #-1543]!	; fffffcb5 <SPWMGenerator_GenerateSamples+0xffffdd15>
 2b8:	0517060d 	ldreq	r0, [r7, #-1549]	; 0xfffff9f3
 2bc:	07051b0e 	streq	r1, [r5, -lr, lsl #22]
 2c0:	14052f06 	strne	r2, [r5], #-3846	; 0xfffff0fa
 2c4:	160d0501 	strne	r0, [sp], -r1, lsl #10
 2c8:	0b052006 	bleq	1482e8 <SPWMGenerator_GenerateSamples+0x146348>
 2cc:	1b05ae06 	blne	16baec <SPWMGenerator_GenerateSamples+0x169b4c>
 2d0:	0b051306 	bleq	144ef0 <SPWMGenerator_GenerateSamples+0x142f50>
 2d4:	1b052f06 	blne	14bef4 <SPWMGenerator_GenerateSamples+0x149f54>
 2d8:	0b051306 	bleq	144ef8 <SPWMGenerator_GenerateSamples+0x142f58>
 2dc:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
 2e0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 2e4:	05410618 	strbeq	r0, [r1, #-1560]	; 0xfffff9e8
 2e8:	1805320d 	stmdane	r5, {r0, r2, r3, r9, ip, sp}
 2ec:	2f0d052a 	svccs	0x000d052a
 2f0:	20063106 	andcs	r3, r6, r6, lsl #2
 2f4:	060b052e 	streq	r0, [fp], -lr, lsr #10
 2f8:	061b054c 	ldreq	r0, [fp], -ip, asr #10
 2fc:	060b0501 	streq	r0, [fp], -r1, lsl #10
 300:	0f0d052f 	svceq	0x000d052f
 304:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
 308:	01063606 	tsteq	r6, r6, lsl #12
 30c:	5a031005 	bpl	c4328 <SPWMGenerator_GenerateSamples+0xc2388>
 310:	06050520 	streq	r0, [r5], -r0, lsr #10
 314:	052e2703 	streq	r2, [lr, #-1795]!	; 0xfffff8fd
 318:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 31c:	062d0609 	strteq	r0, [sp], -r9, lsl #12
 320:	32010501 	andcc	r0, r1, #4194304	; 0x400000
 324:	71030d05 	tstvc	r3, r5, lsl #26
 328:	1c180520 	cfldr32ne	mvfx0, [r8], {32}
 32c:	03060905 	movweq	r0, #26885	; 0x6905
 330:	0106200f 	tsteq	r6, pc
 334:	204e032e 	subcs	r0, lr, lr, lsr #6
 338:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
 33c:	2e15030d 	cdpcs	3, 1, cr0, cr5, cr13, {0}
 340:	01000302 	tsteq	r0, r2, lsl #6
 344:	Address 0x0000000000000344 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000580 	andeq	r0, r0, r0, lsl #11
  14:	000008f6 	strdeq	r0, [r0], -r6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	01338001 	teqeq	r3, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00f20104 	rscseq	r0, r2, r4, lsl #2
  34:	650c0000 	strvs	r0, [ip, #-0]
  38:	ac000001 	stcge	0, cr0, [r0], {1}
  3c:	00000001 	andeq	r0, r0, r1
  40:	a4000009 	strge	r0, [r0], #-9
  44:	86000000 	strhi	r0, [r0], -r0
  48:	02000001 	andeq	r0, r0, #1
  4c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  50:	b9030074 	stmdblt	r3, {r2, r4, r5, r6}
  54:	02000000 	andeq	r0, r0, #0
  58:	003817d1 	ldrsbteq	r1, [r8], -r1
  5c:	04040000 	streq	r0, [r4], #-0
  60:	0000ca07 	andeq	ip, r0, r7, lsl #20
  64:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  68:	000000ab 	andeq	r0, r0, fp, lsr #1
  6c:	09040804 	stmdbeq	r4, {r2, fp}
  70:	04000002 	streq	r0, [r0], #-2
  74:	00e60601 	rsceq	r0, r6, r1, lsl #12
  78:	01040000 	mrseq	r0, (UNDEF: 4)
  7c:	0000e408 	andeq	lr, r0, r8, lsl #8
  80:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
  84:	0000021c 	andeq	r0, r0, ip, lsl r2
  88:	99070204 	stmdbls	r7, {r2, r9}
  8c:	04000001 	streq	r0, [r0], #-1
  90:	00b00504 	adcseq	r0, r0, r4, lsl #10
  94:	04040000 	streq	r0, [r4], #-0
  98:	0000c507 	andeq	ip, r0, r7, lsl #10
  9c:	07080400 	streq	r0, [r8, -r0, lsl #8]
  a0:	000000c0 	andeq	r0, r0, r0, asr #1
  a4:	04060405 	streq	r0, [r6], #-1029	; 0xfffffbfb
  a8:	00000086 	andeq	r0, r0, r6, lsl #1
  ac:	ed080104 	stfs	f0, [r8, #-16]
  b0:	07000000 	streq	r0, [r0, -r0]
  b4:	00000215 	andeq	r0, r0, r5, lsl r2
  b8:	7e092103 	adfvce	f2, f1, f3
  bc:	00000000 	andeq	r0, r0, r0
  c0:	a4000009 	strge	r0, [r0], #-9
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0001309c 	muleq	r1, ip, r0
  cc:	006d0800 	rsbeq	r0, sp, r0, lsl #16
  d0:	7e0f2601 	cfmadd32vc	mvax0, mvfx2, mvfx15, mvfx1
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	00630850 	rsbeq	r0, r3, r0, asr r8
  dc:	25062701 	strcs	r2, [r6, #-1793]	; 0xfffff8ff
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	006e0951 	rsbeq	r0, lr, r1, asr r9
  e8:	2c092801 	stccs	8, cr2, [r9], {1}
  ec:	14000000 	strne	r0, [r0], #-0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0a000000 	beq	fc <ActiveSpeedRange+0x8>
  f8:	2a010073 	bcs	402cc <SPWMGenerator_GenerateSamples+0x3e32c>
  fc:	00008009 	andeq	r8, r0, r9
 100:	0000a600 	andeq	sl, r0, r0, lsl #12
 104:	00009000 	andeq	r9, r0, r0
 108:	00690a00 	rsbeq	r0, r9, r0, lsl #20
 10c:	38102d01 	ldmdacc	r0, {r0, r8, sl, fp, sp}
 110:	31000000 	mrscc	r0, (UNDEF: 0)
 114:	2b000001 	blcs	120 <ActiveSpeedRange+0x2c>
 118:	0b000001 	bleq	124 <ActiveSpeedRange+0x30>
 11c:	00000226 	andeq	r0, r0, r6, lsr #4
 120:	70112e01 	andsvc	r2, r1, r1, lsl #28
 124:	66000000 	strvs	r0, [r0], -r0
 128:	60000001 	andvs	r0, r0, r1
 12c:	0b000001 	bleq	138 <Conf+0xc>
 130:	000000d7 	ldrdeq	r0, [r0], -r7
 134:	30122f01 	andscc	r2, r2, r1, lsl #30
 138:	a1000001 	tstge	r0, r1
 13c:	8f000001 	svchi	0x00000001
 140:	0a000001 	beq	14c <Conf+0x20>
 144:	30010064 	andcc	r0, r1, r4, rrx
 148:	00003810 	andeq	r3, r0, r0, lsl r8
 14c:	00021400 	andeq	r1, r2, r0, lsl #8
 150:	00021200 	andeq	r1, r2, r0, lsl #4
 154:	04060000 	streq	r0, [r6], #-0
 158:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <SPWMGenerator_GenerateSamples+0x37ec74>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0024 	bleq	2c00c0 <SPWMGenerator_GenerateSamples+0x2be120>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	16030000 	strne	r0, [r3], -r0
  34:	3a0e0300 	bcc	380c3c <SPWMGenerator_GenerateSamples+0x37ec9c>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00240400 	eoreq	r0, r4, r0, lsl #8
  44:	0b3e0b0b 	bleq	f82c78 <SPWMGenerator_GenerateSamples+0xf80cd8>
  48:	00000e03 	andeq	r0, r0, r3, lsl #28
  4c:	0b000f05 	bleq	3c68 <SPWMGenerator_GenerateSamples+0x1cc8>
  50:	0600000b 	streq	r0, [r0], -fp
  54:	0b0b000f 	bleq	2c0098 <SPWMGenerator_GenerateSamples+0x2be0f8>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	3f012e07 	svccc	0x00012e07
  60:	3a0e0319 	bcc	380ccc <SPWMGenerator_GenerateSamples+0x37ed2c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  6c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <SPWMGenerator_GenerateSamples+0x1fece4>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	09000018 	stmdbeq	r0, {r3, r4}
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <SPWMGenerator_GenerateSamples+0xec0de0>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0a000017 	beq	100 <ActiveSpeedRange+0xc>
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <SPWMGenerator_GenerateSamples+0xec0df4>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0b000017 	bleq	114 <ActiveSpeedRange+0x20>
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <SPWMGenerator_GenerateSamples+0xec0e08>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000580 	andeq	r0, r0, r0, lsl #11
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000900 	andeq	r0, r0, r0, lsl #18
  34:	000000a4 	andeq	r0, r0, r4, lsr #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <SPWMGenerator_GenerateSamples+0x1b49688>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	6c003733 	stcvs	7, cr3, [r0], {51}	; 0x33
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	7a697300 	bvc	1a5ccc0 <SPWMGenerator_GenerateSamples+0x1a5ad20>
  bc:	00745f65 	rsbseq	r5, r4, r5, ror #30
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6100746e 	tstvs	r0, lr, ror #8
  d8:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  dc:	615f6465 	cmpvs	pc, r5, ror #8
  e0:	00726464 	rsbseq	r6, r2, r4, ror #8
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	31432055 	qdaddcc	r2, r5, r3
  f8:	30312037 	eorscc	r2, r1, r7, lsr r0
  fc:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 100:	32303220 	eorscc	r3, r0, #32, 4
 104:	32363031 	eorscc	r3, r6, #49	; 0x31
 108:	72282031 	eorvc	r2, r8, #49	; 0x31
 10c:	61656c65 	cmnvs	r5, r5, ror #24
 110:	20296573 	eorcs	r6, r9, r3, ror r5
 114:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 118:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 11c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 120:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 124:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 128:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 13c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 140:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 14c:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 150:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 154:	20324f2d 	eorscs	r4, r2, sp, lsr #30
 158:	6f6e662d 	svcvs	0x006e662d
 15c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 160:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 164:	2f2e2e00 	svccs	0x002e2e00
 168:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 16c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 170:	2f2e2e2f 	svccs	0x002e2e2f
 174:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 178:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 17c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 180:	2f62696c 	svccs	0x0062696c
 184:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 188:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 18c:	2f676e69 	svccs	0x00676e69
 190:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 194:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
 198:	6f687300 	svcvs	0x00687300
 19c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 1b0:	6e2f646c 	cdpvs	4, 2, cr6, cr15, cr12, {3}
 1b4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 1b8:	42702d62 	rsbsmi	r2, r0, #6272	; 0x1880
 1bc:	65643033 	strbvs	r3, [r4, #-51]!	; 0xffffffcd
 1c0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1c4:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 1c8:	2e332e33 	mrccs	14, 1, r2, cr3, cr3, {1}
 1cc:	75622f30 	strbvc	r2, [r2, #-3888]!	; 0xfffff0d0
 1d0:	2f646c69 	svccs	0x00646c69
 1d4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 1dc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1e0:	68742f69 	ldmdavs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 1e4:	2f626d75 	svccs	0x00626d75
 1e8:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 1ec:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 1f0:	7261682f 	rsbvc	r6, r1, #3080192	; 0x2f0000
 1f4:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 1f8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 1fc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 200:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
 204:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 208:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 20c:	6f642067 	svcvs	0x00642067
 210:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 214:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 218:	00746573 	rsbseq	r6, r4, r3, ror r5
 21c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 220:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 224:	75620074 	strbvc	r0, [r2, #-116]!	; 0xffffff8c
 228:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000580 	andeq	r0, r0, r0, lsl #11
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <SPWMGenerator_GenerateSamples+0xbe6c8>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000804 	andeq	r0, r0, r4, lsl #16
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <SPWMGenerator_GenerateSamples+0x123e6e8>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000824 	andeq	r0, r0, r4, lsr #16
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <SPWMGenerator_GenerateSamples+0x12be704>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000848 	andeq	r0, r0, r8, asr #16
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <SPWMGenerator_GenerateSamples+0x11be720>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000088c 	andeq	r0, r0, ip, lsl #17
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <SPWMGenerator_GenerateSamples+0x19fe748>
  ac:	0000000c 	andeq	r0, r0, ip
  b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  b4:	7c020001 	stcvc	0, cr0, [r2], {1}
  b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	000000ac 	andeq	r0, r0, ip, lsr #1
  c4:	00000900 	andeq	r0, r0, r0, lsl #18
  c8:	000000a4 	andeq	r0, r0, r4, lsr #1
  cc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  d0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  d4:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000001 	andeq	r0, r0, r1
   c:	01000000 	mrseq	r0, (UNDEF: 0)
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000008 	andeq	r0, r0, r8
  1c:	08520001 	ldmdaeq	r2, {r0}^
  20:	12000000 	andne	r0, r0, #0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00125400 	andseq	r5, r2, r0, lsl #8
  2c:	00140000 	andseq	r0, r4, r0
  30:	00030000 	andeq	r0, r3, r0
  34:	149f7f74 	ldrne	r7, [pc], #3956	; 3c <init+0x38>
  38:	16000000 	strne	r0, [r0], -r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00165400 	andseq	r5, r6, r0, lsl #8
  44:	001e0000 	andseq	r0, lr, r0
  48:	00030000 	andeq	r0, r3, r0
  4c:	649f7f74 	ldrvs	r7, [pc], #3956	; 54 <init+0x50>
  50:	66000000 	strvs	r0, [r0], -r0
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	008e5c00 	addeq	r5, lr, r0, lsl #24
  5c:	00920000 	addseq	r0, r2, r0
  60:	00010000 	andeq	r0, r1, r0
  64:	0000925c 	andeq	r9, r0, ip, asr r2
  68:	00009200 	andeq	r9, r0, r0, lsl #4
  6c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  70:	00000092 	muleq	r0, r2, r0
  74:	00000098 	muleq	r0, r8, r0
  78:	7f740003 	svcvc	0x00740003
  7c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00009e00 	andeq	r9, r0, r0, lsl #28
  84:	52000100 	andpl	r0, r0, #0, 2
	...
  90:	02000002 	andeq	r0, r0, #2
  94:	00000002 	andeq	r0, r0, r2
  98:	00010100 	andeq	r0, r1, r0, lsl #2
	...
  a8:	00120000 	andseq	r0, r2, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00001250 	andeq	r1, r0, r0, asr r2
  b4:	00001600 	andeq	r1, r0, r0, lsl #12
  b8:	53000100 	movwpl	r0, #256	; 0x100
  bc:	00000016 	andeq	r0, r0, r6, lsl r0
  c0:	0000001a 	andeq	r0, r0, sl, lsl r0
  c4:	01730003 	cmneq	r3, r3
  c8:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
  cc:	00006a00 	andeq	r6, r0, r0, lsl #20
  d0:	53000100 	movwpl	r0, #256	; 0x100
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
  d8:	00000084 	andeq	r0, r0, r4, lsl #1
  dc:	84530001 	ldrbhi	r0, [r3], #-1
  e0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  e4:	03000000 	movweq	r0, #0
  e8:	9f017300 	svcls	0x00017300
  ec:	00000088 	andeq	r0, r0, r8, lsl #1
  f0:	0000008c 	andeq	r0, r0, ip, lsl #1
  f4:	8e530001 	cdphi	0, 5, cr0, cr3, cr1, {0}
  f8:	96000000 	strls	r0, [r0], -r0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	00965300 	addseq	r5, r6, r0, lsl #6
 104:	00980000 	addseq	r0, r8, r0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00009852 	andeq	r9, r0, r2, asr r8
 110:	00009e00 	andeq	r9, r0, r0, lsl #28
 114:	50000100 	andpl	r0, r0, r0, lsl #2
 118:	0000009e 	muleq	r0, lr, r0
 11c:	000000a4 	andeq	r0, r0, r4, lsr #1
 120:	00530001 	subseq	r0, r3, r1
 124:	00000000 	andeq	r0, r0, r0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00000000 	andeq	r0, r0, r0
 130:	00002e00 	andeq	r2, r0, r0, lsl #28
 134:	00007e00 	andeq	r7, r0, r0, lsl #28
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	008e9f20 	addeq	r9, lr, r0, lsr #30
 140:	00980000 	addseq	r0, r8, r0
 144:	00030000 	andeq	r0, r3, r0
 148:	9e9f2008 	cdpls	0, 9, cr2, cr15, cr8, {0}
 14c:	a4000000 	strge	r0, [r0], #-0
 150:	03000000 	movweq	r0, #0
 154:	9f200800 	svcls	0x00200800
	...
 164:	00280000 	eoreq	r0, r8, r0
 168:	007e0000 	rsbseq	r0, lr, r0
 16c:	00010000 	andeq	r0, r1, r0
 170:	00008e55 	andeq	r8, r0, r5, asr lr
 174:	00009800 	andeq	r9, r0, r0, lsl #16
 178:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 17c:	0000009e 	muleq	r0, lr, r0
 180:	000000a4 	andeq	r0, r0, r4, lsr #1
 184:	00550001 	subseq	r0, r5, r1
 188:	00000000 	andeq	r0, r0, r0
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	01010100 	mrseq	r0, (UNDEF: 17)
 194:	00000001 	andeq	r0, r0, r1
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00002400 	andeq	r2, r0, r0, lsl #8
 1a4:	00004600 	andeq	r4, r0, r0, lsl #12
 1a8:	53000100 	movwpl	r0, #256	; 0x100
 1ac:	00000046 	andeq	r0, r0, r6, asr #32
 1b0:	0000004a 	andeq	r0, r0, sl, asr #32
 1b4:	74720003 	ldrbtvc	r0, [r2], #-3
 1b8:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 1bc:	00004e00 	andeq	r4, r0, r0, lsl #28
 1c0:	72000300 	andvc	r0, r0, #0, 6
 1c4:	00649f7c 	rsbeq	r9, r4, ip, ror pc
 1c8:	00660000 	rsbeq	r0, r6, r0
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00007252 	andeq	r7, r0, r2, asr r2
 1d4:	00007200 	andeq	r7, r0, r0, lsl #4
 1d8:	52000100 	andpl	r0, r0, #0, 2
 1dc:	00000072 	andeq	r0, r0, r2, ror r0
 1e0:	00000076 	andeq	r0, r0, r6, ror r0
 1e4:	04720003 	ldrbteq	r0, [r2], #-3
 1e8:	0000769f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
 1ec:	00007e00 	andeq	r7, r0, r0, lsl #28
 1f0:	52000100 	andpl	r0, r0, #0, 2
 1f4:	0000008e 	andeq	r0, r0, lr, lsl #1
 1f8:	00000098 	muleq	r0, r8, r0
 1fc:	9e520001 	cdpls	0, 5, cr0, cr2, cr1, {0}
 200:	a4000000 	strge	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005300 	andeq	r5, r0, r0, lsl #6
 20c:	00000000 	andeq	r0, r0, r0
 210:	00060000 	andeq	r0, r6, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	000000a4 	andeq	r0, r0, r4, lsr #1
 21c:	00710006 	rsbseq	r0, r1, r6
 220:	9f1aff08 	svcls	0x001aff08
	...
