INFO-FLOW: Workspace /home/coder/sparse/model_sparse/model_test_prj/solution1 opened at Thu Jan 30 18:45:09 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.59 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 3.69 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 3.91 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
Execute         set_directive_top model_test -name=model_test 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/model_test.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/model_test.cpp -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_1d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:79:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_2d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:80:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.69 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:183:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/model_test.cpp:158:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/model_test.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/model_test.cpp
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.1 seconds. CPU system time: 0.8 seconds. Elapsed time: 8.91 seconds; current allocated memory: 1.454 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.4 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.59 sec.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=model_test -mllvm -hls-db-dir -mllvm /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,571 Compile/Link /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 64,538 Unroll/Inline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 64,538 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,996 Performance/Pipeline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,996 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,950 Optimizations /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,950 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_1' (firmware/model_test.cpp:186:23) in function 'model_test' completely with a factor of 10 (firmware/model_test.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop1' (firmware/model_test.cpp:102:5) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop2' (firmware/model_test.cpp:110:9) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (firmware/model_test.cpp:70:22) in function 'sparse_input' completely with a factor of 10 (firmware/model_test.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'SparseFillLoop2' (firmware/model_test.cpp:74:9) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'ActiveBitLoop' (firmware/model_test.cpp:57:5) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'active_bit': Complete partitioning on dimension 1. (firmware/model_test.cpp:53:16)
INFO: [HLS 214-248] Applying array_partition to 'hash_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:175:14)
INFO: [HLS 214-248] Applying array_partition to 'feat_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:176:13)
INFO: [HLS 214-248] Applying array_partition to 'feat_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:181:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:152:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:152:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.82 seconds. CPU system time: 0.54 seconds. Elapsed time: 43.5 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.454 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top model_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.0.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.77 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.87 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.502 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc to /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:175:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'sparse_input'
	 'Block_entry13_proc'
	 'sparse_compute'
	 'Block_entry16_proc'
	 'Block_entry17_proc'.
Command           transform done; 5.38 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:105:17) to (firmware/model_test.cpp:113:24) in function 'sparse_compute'... converting 74 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:105:6) to (firmware/model_test.cpp:113:24) in function 'sparse_compute'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:105:6) to (firmware/model_test.cpp:144:1) in function 'sparse_compute'... converting 122 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_input' (firmware/model_test.cpp:53:17)...197 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_compute' (firmware/model_test.cpp:105:17)...70 expression(s) balanced.
Command           transform done; 1.44 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.568 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry13_proc' in function 'model_test' and propagating its result(s) since all actual argument(s) to the function are constants.
Execute             auto_get_db
Command           transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.596 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.51 sec.
Command       elaborate done; 64.13 sec.
Execute       ap_eval exec zip -j /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
Execute         ap_set_top_model model_test 
Execute         get_model_list model_test -filter all-wo-channel -topdown 
Execute         preproc_iomode -model model_test 
Execute         preproc_iomode -model Block_entry17_proc 
Execute         preproc_iomode -model Block_entry16_proc 
Execute         preproc_iomode -model sparse_compute 
Execute         preproc_iomode -model sparse_input 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : sparse_input ...
Execute         set_default_model sparse_input 
Execute         apply_spec_resource_limit sparse_input 
INFO-FLOW: Configuring Module : sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         apply_spec_resource_limit sparse_compute 
INFO-FLOW: Configuring Module : Block_entry16_proc ...
Execute         set_default_model Block_entry16_proc 
Execute         apply_spec_resource_limit Block_entry16_proc 
INFO-FLOW: Configuring Module : Block_entry17_proc ...
Execute         set_default_model Block_entry17_proc 
Execute         apply_spec_resource_limit Block_entry17_proc 
INFO-FLOW: Configuring Module : model_test ...
Execute         set_default_model model_test 
Execute         apply_spec_resource_limit model_test 
INFO-FLOW: Model list for preprocess: entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: sparse_input ...
Execute         set_default_model sparse_input 
Execute         cdfg_preprocess -model sparse_input 
Execute         rtl_gen_preprocess sparse_input 
INFO-FLOW: Preprocessing Module: sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         cdfg_preprocess -model sparse_compute 
Execute         rtl_gen_preprocess sparse_compute 
INFO-FLOW: Preprocessing Module: Block_entry16_proc ...
Execute         set_default_model Block_entry16_proc 
Execute         cdfg_preprocess -model Block_entry16_proc 
Execute         rtl_gen_preprocess Block_entry16_proc 
INFO-FLOW: Preprocessing Module: Block_entry17_proc ...
Execute         set_default_model Block_entry17_proc 
Execute         cdfg_preprocess -model Block_entry17_proc 
Execute         rtl_gen_preprocess Block_entry17_proc 
INFO-FLOW: Preprocessing Module: model_test ...
Execute         set_default_model model_test 
Execute         cdfg_preprocess -model model_test 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for synthesis: entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_input 
Execute         schedule -model sparse_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 49.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.05 seconds. CPU system time: 0.32 seconds. Elapsed time: 49.71 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling sparse_input.
Execute         set_default_model sparse_input 
Execute         bind -model sparse_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.16 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding sparse_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_compute 
Execute         schedule -model sparse_compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_compute.
Execute         set_default_model sparse_compute 
Execute         bind -model sparse_compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.bind.adb -f 
INFO-FLOW: Finish binding sparse_compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry16_proc 
Execute         schedule -model Block_entry16_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry16_proc.
Execute         set_default_model Block_entry16_proc 
Execute         bind -model Block_entry16_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry16_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry17_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry17_proc 
Execute         schedule -model Block_entry17_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry17_proc.
Execute         set_default_model Block_entry17_proc 
Execute         bind -model Block_entry17_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry17_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model model_test 
Execute         schedule -model model_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.sched.adb -f 
INFO-FLOW: Finish scheduling model_test.
Execute         set_default_model model_test 
Execute         bind -model model_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.106 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bind.adb -f 
INFO-FLOW: Finish binding model_test.
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess sparse_input 
Execute         rtl_gen_preprocess sparse_compute 
Execute         rtl_gen_preprocess Block_entry16_proc 
Execute         rtl_gen_preprocess Block_entry17_proc 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for RTL generation: entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model entry_proc -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_input -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input'.
Command         create_rtl_model done; 1.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_input -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_input 
Execute         gen_rtl sparse_input -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_input 
Execute         syn_report -csynth -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 5.02 sec.
Execute         syn_report -rtlxml -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 3.86 sec.
Execute         db_write -model sparse_input -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.adb 
Command         db_write done; 3.66 sec.
Execute         db_write -model sparse_input -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.66 sec.
Execute         gen_tb_info sparse_input -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_compute -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_5ns_19s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_5ns_20s_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_5s_19s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_5s_20s_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_6ns_19s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_6ns_20s_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_5s_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_6ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_18_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_compute'.
Command         create_rtl_model done; 0.95 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.99 seconds. CPU system time: 0.24 seconds. Elapsed time: 16.29 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_compute 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_compute 
Execute         syn_report -csynth -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.35 sec.
Execute         db_write -model sparse_compute -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.adb 
Command         db_write done; 0.35 sec.
Execute         db_write -model sparse_compute -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_compute -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry16_proc -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry16_proc'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry16_proc -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_Block_entry16_proc 
Execute         gen_rtl Block_entry16_proc -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_Block_entry16_proc 
Execute         syn_report -csynth -model Block_entry16_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/Block_entry16_proc_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model Block_entry16_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/Block_entry16_proc_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model Block_entry16_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model Block_entry16_proc -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.adb 
Execute         db_write -model Block_entry16_proc -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry16_proc -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry17_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry17_proc -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry17_proc'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry17_proc -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_Block_entry17_proc 
Execute         gen_rtl Block_entry17_proc -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_Block_entry17_proc 
Execute         syn_report -csynth -model Block_entry17_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/Block_entry17_proc_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model Block_entry17_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/Block_entry17_proc_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model Block_entry17_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model Block_entry17_proc -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.adb 
Execute         db_write -model Block_entry17_proc -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry17_proc -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model model_test -top_prefix  -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_4' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_5' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_6' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_7' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'model_test/layer2_out_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [RTMG 210-285] Implementing FIFO 'x_in_c_U(model_test_fifo_w1200_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_channel_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_1_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_2_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_3_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_4_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_5_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_6_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_7_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_8_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_9_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_10_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_11_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_12_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_13_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_14_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_15_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_16_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_17_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_18_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_channel_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_1_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_2_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_3_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_4_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_5_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_6_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_7_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_8_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_out_channel_U(model_test_fifo_w21_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_out_load_loc_channel_U(model_test_fifo_w21_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sparse_input_U0_U(model_test_start_for_sparse_input_U0)' using Shift Registers.
Command         create_rtl_model done; 7.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.85 seconds; current allocated memory: 2.106 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl model_test -istop -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test 
Command         gen_rtl done; 0.35 sec.
Execute         gen_rtl model_test -istop -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 3.78 sec.
Execute         db_write -model model_test -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model model_test -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info model_test -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test 
Execute         export_constraint_db -f -tool general -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         syn_report -designview -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.design.xml 
Command         syn_report done; 3.98 sec.
Execute         syn_report -csynthDesign -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.rpt -MHOut /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.protoinst 
Execute         sc_get_clocks model_test 
Execute         sc_get_portdomain model_test 
INFO-FLOW: Model list for RTL component generation: entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_input] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_compute] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO-FLOW: Found component model_test_mul_12s_8ns_19_1_1.
INFO-FLOW: Append model model_test_mul_12s_8ns_19_1_1
INFO-FLOW: Found component model_test_mul_12s_7ns_18_1_1.
INFO-FLOW: Append model model_test_mul_12s_7ns_18_1_1
INFO-FLOW: Found component model_test_mul_12s_6ns_17_1_1.
INFO-FLOW: Append model model_test_mul_12s_6ns_17_1_1
INFO-FLOW: Found component model_test_mul_12s_5s_17_1_1.
INFO-FLOW: Append model model_test_mul_12s_5s_17_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_5s_19s_19_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_5s_19s_19_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_5ns_19s_19_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_5ns_19s_19_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_6ns_19s_20_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_6ns_19s_20_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_5s_20s_20_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_5s_20s_20_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_5ns_20s_20_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_5ns_20s_20_1_1
INFO-FLOW: Found component model_test_mac_muladd_12s_6ns_20s_20_1_1.
INFO-FLOW: Append model model_test_mac_muladd_12s_6ns_20s_20_1_1
INFO-FLOW: Handling components in module [Block_entry16_proc] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry17_proc] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.compgen.tcl 
INFO-FLOW: Handling components in module [model_test] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO-FLOW: Found component model_test_fifo_w1200_d3_A.
INFO-FLOW: Append model model_test_fifo_w1200_d3_A
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w21_d2_S.
INFO-FLOW: Append model model_test_fifo_w21_d2_S
INFO-FLOW: Found component model_test_fifo_w21_d2_S.
INFO-FLOW: Append model model_test_fifo_w21_d2_S
INFO-FLOW: Found component model_test_start_for_sparse_input_U0.
INFO-FLOW: Append model model_test_start_for_sparse_input_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model sparse_input
INFO-FLOW: Append model sparse_compute
INFO-FLOW: Append model Block_entry16_proc
INFO-FLOW: Append model Block_entry17_proc
INFO-FLOW: Append model model_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: model_test_mul_12s_8ns_19_1_1 model_test_mul_12s_7ns_18_1_1 model_test_mul_12s_6ns_17_1_1 model_test_mul_12s_5s_17_1_1 model_test_mac_muladd_12s_5s_19s_19_1_1 model_test_mac_muladd_12s_5ns_19s_19_1_1 model_test_mac_muladd_12s_6ns_19s_20_1_1 model_test_mac_muladd_12s_5s_20s_20_1_1 model_test_mac_muladd_12s_5ns_20s_20_1_1 model_test_mac_muladd_12s_6ns_20s_20_1_1 model_test_fifo_w1200_d3_A model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w21_d2_S model_test_fifo_w21_d2_S model_test_start_for_sparse_input_U0 entry_proc sparse_input sparse_compute Block_entry16_proc Block_entry17_proc model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model model_test_mul_12s_8ns_19_1_1
INFO-FLOW: To file: write model model_test_mul_12s_7ns_18_1_1
INFO-FLOW: To file: write model model_test_mul_12s_6ns_17_1_1
INFO-FLOW: To file: write model model_test_mul_12s_5s_17_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_5s_19s_19_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_5ns_19s_19_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_6ns_19s_20_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_5s_20s_20_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_5ns_20s_20_1_1
INFO-FLOW: To file: write model model_test_mac_muladd_12s_6ns_20s_20_1_1
INFO-FLOW: To file: write model model_test_fifo_w1200_d3_A
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w21_d2_S
INFO-FLOW: To file: write model model_test_fifo_w21_d2_S
INFO-FLOW: To file: write model model_test_start_for_sparse_input_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model sparse_input
INFO-FLOW: To file: write model sparse_compute
INFO-FLOW: To file: write model Block_entry16_proc
INFO-FLOW: To file: write model Block_entry17_proc
INFO-FLOW: To file: write model model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vlog' tclDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db' modelList='model_test_mul_12s_8ns_19_1_1
model_test_mul_12s_7ns_18_1_1
model_test_mul_12s_6ns_17_1_1
model_test_mul_12s_5s_17_1_1
model_test_mac_muladd_12s_5s_19s_19_1_1
model_test_mac_muladd_12s_5ns_19s_19_1_1
model_test_mac_muladd_12s_6ns_19s_20_1_1
model_test_mac_muladd_12s_5s_20s_20_1_1
model_test_mac_muladd_12s_5ns_20s_20_1_1
model_test_mac_muladd_12s_6ns_20s_20_1_1
model_test_fifo_w1200_d3_A
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w21_d2_S
model_test_fifo_w21_d2_S
model_test_start_for_sparse_input_U0
entry_proc
sparse_input
sparse_compute
Block_entry16_proc
Block_entry17_proc
model_test
' expOnly='0'
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Command         ap_source done; 0.36 sec.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.74 seconds; current allocated memory: 2.106 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='model_test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name sparse_input
INFO-FLOW: No bind nodes found for module_name Block_entry16_proc
INFO-FLOW: No bind nodes found for module_name Block_entry17_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='model_test_mul_12s_8ns_19_1_1
model_test_mul_12s_7ns_18_1_1
model_test_mul_12s_6ns_17_1_1
model_test_mul_12s_5s_17_1_1
model_test_mac_muladd_12s_5s_19s_19_1_1
model_test_mac_muladd_12s_5ns_19s_19_1_1
model_test_mac_muladd_12s_6ns_19s_20_1_1
model_test_mac_muladd_12s_5s_20s_20_1_1
model_test_mac_muladd_12s_5ns_20s_20_1_1
model_test_mac_muladd_12s_6ns_20s_20_1_1
model_test_fifo_w1200_d3_A
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w21_d2_S
model_test_fifo_w21_d2_S
model_test_start_for_sparse_input_U0
entry_proc
sparse_input
sparse_compute
Block_entry16_proc
Block_entry17_proc
model_test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.dataonly.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry16_proc.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/Block_entry17_proc.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         sc_get_clocks model_test 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST model_test MODULE2INSTS {model_test model_test entry_proc entry_proc_U0 sparse_input sparse_input_U0 sparse_compute sparse_compute_U0 Block_entry16_proc Block_entry16_proc_U0 Block_entry17_proc Block_entry17_proc_U0} INST2MODULE {model_test model_test entry_proc_U0 entry_proc sparse_input_U0 sparse_input sparse_compute_U0 sparse_compute Block_entry16_proc_U0 Block_entry16_proc Block_entry17_proc_U0 Block_entry17_proc} INSTDATA {model_test {DEPTH 1 CHILDREN {entry_proc_U0 sparse_input_U0 sparse_compute_U0 Block_entry16_proc_U0 Block_entry17_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} sparse_input_U0 {DEPTH 2 CHILDREN {}} sparse_compute_U0 {DEPTH 2 CHILDREN {}} Block_entry16_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry17_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_compute {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8ns_19_1_1_U4 SOURCE firmware/model_test.cpp:106 VARIABLE mul_ln106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_650_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_662_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_fu_765_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_775_p2 SOURCE firmware/model_test.cpp:139 VARIABLE add_ln139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5s_19s_19_1_1_U20 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5s_19s_19_1_1_U20 SOURCE firmware/model_test.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_805_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_815_p2 SOURCE firmware/model_test.cpp:133 VARIABLE add_ln133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_839_p2 SOURCE firmware/model_test.cpp:130 VARIABLE sub_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_849_p2 SOURCE firmware/model_test.cpp:130 VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_fu_873_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_883_p2 SOURCE firmware/model_test.cpp:127 VARIABLE add_ln127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5ns_19s_19_1_1_U21 SOURCE firmware/model_test.cpp:124 VARIABLE mul_ln124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5ns_19s_19_1_1_U21 SOURCE firmware/model_test.cpp:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_fu_913_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_923_p2 SOURCE firmware/model_test.cpp:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_6ns_19s_20_1_1_U22 SOURCE firmware/model_test.cpp:118 VARIABLE mul_ln118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_6ns_19s_20_1_1_U22 SOURCE firmware/model_test.cpp:118 VARIABLE add_ln118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_1_fu_952_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_1_fu_964_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_1_fu_1067_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_1077_p2 SOURCE firmware/model_test.cpp:139 VARIABLE add_ln139_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U23 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U23 SOURCE firmware/model_test.cpp:136 VARIABLE add_ln136_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_1_fu_1100_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_1110_p2 SOURCE firmware/model_test.cpp:133 VARIABLE add_ln133_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_1_fu_1130_p2 SOURCE firmware/model_test.cpp:130 VARIABLE sub_ln130_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_1140_p2 SOURCE firmware/model_test.cpp:130 VARIABLE add_ln130_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_1_fu_1160_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_1170_p2 SOURCE firmware/model_test.cpp:127 VARIABLE add_ln127_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U24 SOURCE firmware/model_test.cpp:124 VARIABLE mul_ln124_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U24 SOURCE firmware/model_test.cpp:124 VARIABLE add_ln124_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_1_fu_1193_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_1203_p2 SOURCE firmware/model_test.cpp:121 VARIABLE add_ln121_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U25 SOURCE firmware/model_test.cpp:118 VARIABLE mul_ln118_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U25 SOURCE firmware/model_test.cpp:118 VARIABLE add_ln118_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_2_fu_1235_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_2_fu_1247_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_2_fu_1350_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_2_fu_1360_p2 SOURCE firmware/model_test.cpp:139 VARIABLE add_ln139_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U26 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U26 SOURCE firmware/model_test.cpp:136 VARIABLE add_ln136_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_2_fu_1377_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_2_fu_1387_p2 SOURCE firmware/model_test.cpp:133 VARIABLE add_ln133_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_2_fu_1404_p2 SOURCE firmware/model_test.cpp:130 VARIABLE sub_ln130_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_1414_p2 SOURCE firmware/model_test.cpp:130 VARIABLE add_ln130_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_2_fu_1431_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_1441_p2 SOURCE firmware/model_test.cpp:127 VARIABLE add_ln127_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U27 SOURCE firmware/model_test.cpp:124 VARIABLE mul_ln124_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U27 SOURCE firmware/model_test.cpp:124 VARIABLE add_ln124_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_2_fu_1458_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_1468_p2 SOURCE firmware/model_test.cpp:121 VARIABLE add_ln121_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U28 SOURCE firmware/model_test.cpp:118 VARIABLE mul_ln118_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U28 SOURCE firmware/model_test.cpp:118 VARIABLE add_ln118_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_3_fu_1497_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_3_fu_1509_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_3_fu_1612_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_3_fu_1622_p2 SOURCE firmware/model_test.cpp:139 VARIABLE add_ln139_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U29 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5s_20s_20_1_1_U29 SOURCE firmware/model_test.cpp:136 VARIABLE add_ln136_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_3_fu_1639_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_3_fu_1649_p2 SOURCE firmware/model_test.cpp:133 VARIABLE add_ln133_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_3_fu_1666_p2 SOURCE firmware/model_test.cpp:130 VARIABLE sub_ln130_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_3_fu_1676_p2 SOURCE firmware/model_test.cpp:130 VARIABLE add_ln130_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_3_fu_1693_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_3_fu_1703_p2 SOURCE firmware/model_test.cpp:127 VARIABLE add_ln127_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U30 SOURCE firmware/model_test.cpp:124 VARIABLE mul_ln124_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5ns_20s_20_1_1_U30 SOURCE firmware/model_test.cpp:124 VARIABLE add_ln124_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_3_fu_1720_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_1730_p2 SOURCE firmware/model_test.cpp:121 VARIABLE add_ln121_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U31 SOURCE firmware/model_test.cpp:118 VARIABLE mul_ln118_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_6ns_20s_20_1_1_U31 SOURCE firmware/model_test.cpp:118 VARIABLE add_ln118_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_4_fu_1752_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_4_fu_1764_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U5 SOURCE firmware/model_test.cpp:120 VARIABLE mul_ln120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_4_fu_3162_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_6ns_17_1_1_U6 SOURCE firmware/model_test.cpp:126 VARIABLE mul_ln126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_4_fu_3193_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_4_fu_3210_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_5s_17_1_1_U7 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_4_fu_3233_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_3309_p2 SOURCE firmware/model_test.cpp:135 VARIABLE add_ln135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_5_fu_2061_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_5_fu_2070_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U8 SOURCE firmware/model_test.cpp:120 VARIABLE mul_ln120_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_5_fu_3366_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_6ns_17_1_1_U9 SOURCE firmware/model_test.cpp:126 VARIABLE mul_ln126_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_5_fu_3397_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_5_fu_3414_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_5s_17_1_1_U10 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_5_fu_3437_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_3792_p2 SOURCE firmware/model_test.cpp:135 VARIABLE add_ln135_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_6_fu_2357_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_6_fu_2366_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U11 SOURCE firmware/model_test.cpp:120 VARIABLE mul_ln120_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_6_fu_3528_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_6ns_17_1_1_U12 SOURCE firmware/model_test.cpp:126 VARIABLE mul_ln126_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_6_fu_3559_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_6_fu_3576_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_5s_17_1_1_U13 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_6_fu_3599_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_2_fu_3829_p2 SOURCE firmware/model_test.cpp:135 VARIABLE add_ln135_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_7_fu_2652_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_7_fu_2661_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U14 SOURCE firmware/model_test.cpp:120 VARIABLE mul_ln120_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_7_fu_3886_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_6ns_17_1_1_U15 SOURCE firmware/model_test.cpp:126 VARIABLE mul_ln126_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_7_fu_3917_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_7_fu_3934_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_5s_17_1_1_U16 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_7_fu_3957_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_3_fu_4033_p2 SOURCE firmware/model_test.cpp:135 VARIABLE add_ln135_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_8_fu_2815_p2 SOURCE firmware/model_test.cpp:114 VARIABLE sub_ln114_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_8_fu_2824_p2 SOURCE firmware/model_test.cpp:115 VARIABLE sub_ln115_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U17 SOURCE firmware/model_test.cpp:120 VARIABLE mul_ln120_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_8_fu_4090_p2 SOURCE firmware/model_test.cpp:121 VARIABLE sub_ln121_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_6ns_17_1_1_U18 SOURCE firmware/model_test.cpp:126 VARIABLE mul_ln126_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln127_8_fu_4121_p2 SOURCE firmware/model_test.cpp:127 VARIABLE sub_ln127_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_8_fu_4138_p2 SOURCE firmware/model_test.cpp:133 VARIABLE sub_ln133_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_5s_17_1_1_U19 SOURCE firmware/model_test.cpp:136 VARIABLE mul_ln136_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_8_fu_4161_p2 SOURCE firmware/model_test.cpp:139 VARIABLE sub_ln139_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_4_fu_4237_p2 SOURCE firmware/model_test.cpp:135 VARIABLE add_ln135_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} model_test {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_in_c_U SOURCE {} VARIABLE x_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_channel_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_1_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_2_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_3_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_4_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_5_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_6_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_7_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_8_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_9_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_10_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_11_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_12_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_13_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_14_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_15_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_16_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_17_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_18_U SOURCE firmware/model_test.cpp:179 VARIABLE hash_arr_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_channel_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_1_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_2_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_3_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_4_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_5_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_6_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_7_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_8_U SOURCE firmware/model_test.cpp:179 VARIABLE feat_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_out_channel_U SOURCE firmware/model_test.cpp:183 VARIABLE feat_out_channel LOOP {} BUNDLEDNAME {} DSP 28 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_out_load_loc_channel_U SOURCE firmware/model_test.cpp:183 VARIABLE feat_out_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 28 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} sparse_input {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry16_proc {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry17_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.106 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
Execute         syn_report -model model_test -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 228.83 MHz
Command       autosyn done; 105.37 sec.
Command     csynth_design done; 169.62 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 141.69 seconds. CPU system time: 2.31 seconds. Elapsed time: 169.62 seconds; current allocated memory: 672.516 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.17 sec.
