
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Fri Jul  5 02:03:29 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           3  {divadf2/clk_out/opit_0_inv/Q}
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           3  {ad_delay/EN/opit_0_inv/Q}
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           3  {divadf/clk_out/opit_0_inv/Q}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 2           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf2/clk_out/Q[0]_Inferred           
 Inferred_clock_group_0        asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_1        asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_2        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_3        asynchronous               f_measure/gate/Q[0]_Inferred            
 Inferred_clock_group_6        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                              1.000 MHz     162.470 MHz       1000.000          6.155        993.845
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     162.470 MHz       1000.000          6.155        993.845
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     162.470 MHz       1000.000          6.155        993.845
 clk_fx_Inferred              1.000 MHz     448.833 MHz       1000.000          2.228        997.772
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   993.845       0.000              0            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   993.845       0.000              0            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   993.845       0.000              0            404
 clk_fx_Inferred        clk_fx_Inferred            997.772       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                    -0.368      -3.054             29            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                    -0.368      -3.054             29            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.368      -3.054             29            404
 clk_fx_Inferred        clk_fx_Inferred              0.493       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     498.551       0.000              0             81
 ad_delay/EN/Q[0]_Inferred                         498.585       0.000              0             81
 divadf/clk_out/Q[0]_Inferred                      498.503       0.000              0             81
 clk_fx_Inferred                                   499.496       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.241       0.000              0             31
 sys_clk_Inferred                                  499.491       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   995.147       0.000              0            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   995.147       0.000              0            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.147       0.000              0            404
 clk_fx_Inferred        clk_fx_Inferred            998.118       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                    -0.010      -0.010              1            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                    -0.010      -0.010              1            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.010      -0.010              1            404
 clk_fx_Inferred        clk_fx_Inferred              0.418       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     499.161       0.000              0             81
 ad_delay/EN/Q[0]_Inferred                         499.223       0.000              0             81
 divadf/clk_out/Q[0]_Inferred                      498.910       0.000              0             81
 clk_fx_Inferred                                   499.671       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.628       0.000              0             31
 sys_clk_Inferred                                  499.661       0.000              0              2
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       2.327         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.588 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       3.851         wr_en            
 CLMA_90_176/Y0                    td                    0.164       4.015 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       4.627         fifo/_N2812      
                                                         0.238       4.865 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.865         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       4.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.962         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       5.119 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.119         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.179 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.179         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.380       5.559 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.929       6.488         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.276       6.764 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.420       7.184         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.281       7.465 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       7.465         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.438       7.903 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.297       8.200         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.200         Logic Levels: 6  
                                                                                   Logic: 2.352ns(40.048%), Route: 3.521ns(59.952%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623    1000.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309    1000.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.998    1001.930         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297    1002.227                          
 clock uncertainty                                      -0.050    1002.177                          

 Setup time                                             -0.132    1002.045                          

 Data required time                                               1002.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.045                          
 Data arrival time                                                  -8.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.845                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       2.327         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.588 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.698       4.286         wr_en            
 CLMA_58_177/Y0                    td                    0.164       4.450 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.452       6.902         fifo/_N0         
 DRM_122_248/WEA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.902         Logic Levels: 1  
                                                                                   Logic: 0.425ns(9.290%), Route: 4.150ns(90.710%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623    1000.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309    1000.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.005    1001.937         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.260    1002.197                          
 clock uncertainty                                      -0.050    1002.147                          

 Setup time                                              0.018    1002.165                          

 Data required time                                               1002.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.165                          
 Data arrival time                                                  -6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.263                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.281
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       2.327         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.588 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       3.851         wr_en            
 CLMA_90_176/Y0                    td                    0.164       4.015 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       4.627         fifo/_N2812      
                                                         0.238       4.865 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.865         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       4.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.962         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       5.119 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.119         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.179 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.179         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/COUT                  td                    0.097       5.276 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.276         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
                                                         0.060       5.336 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.336         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
 CLMS_86_201/Y3                    td                    0.380       5.716 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[15]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.249       6.965         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [15]
 CLMA_86_160/B1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.965         Logic Levels: 5  
                                                                                   Logic: 1.514ns(32.643%), Route: 3.124ns(67.357%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623    1000.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309    1000.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.349    1002.281         _N2161           
 CLMA_86_160/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297    1002.578                          
 clock uncertainty                                      -0.050    1002.528                          

 Setup time                                             -0.240    1002.288                          

 Data required time                                               1002.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.288                          
 Data arrival time                                                  -6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.323                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  2.079
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623       0.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309       0.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.147       2.079         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.223       2.302 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.716       3.018         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   3.018         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.749%), Route: 0.716ns(76.251%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.349       3.541         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Hold time                                               0.142       3.386                          

 Data required time                                                  3.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.386                          
 Data arrival time                                                  -3.018                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.368                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.807
  Launch Clock Delay      :  1.982
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623       0.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309       0.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       1.982         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       2.205 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.105       3.310         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   3.310         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.792%), Route: 1.105ns(83.208%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.615       3.807         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Hold time                                               0.071       3.581                          

 Data required time                                                  3.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.581                          
 Data arrival time                                                  -3.310                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.271                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.291
  Launch Clock Delay      :  1.982
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.623       0.623         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.309       0.932 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       1.982         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       2.205 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.632       3.837         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_64/ADA_CAS                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.022%), Route: 1.632ns(87.978%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.810       0.810         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.382       1.192 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       3.099       4.291         _N2161           
 DRM_62_64/CLKA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       3.994                          
 clock uncertainty                                       0.000       3.994                          

 Hold time                                               0.071       4.065                          

 Data required time                                                  4.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.065                          
 Data arrival time                                                  -3.837                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.228                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.530
  Launch Clock Delay      :  1.838
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       1.838         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.099 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       3.362         wr_en            
 CLMA_90_176/Y0                    td                    0.164       3.526 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       4.138         fifo/_N2812      
                                                         0.238       4.376 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.376         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       4.473 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.473         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       4.533 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.533         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       4.630 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.630         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       4.690 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.690         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.380       5.070 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.929       5.999         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.276       6.275 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.420       6.695         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.281       6.976 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       6.976         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.438       7.414 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.297       7.711         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.711         Logic Levels: 6  
                                                                                   Logic: 2.352ns(40.048%), Route: 3.521ns(59.952%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310    1000.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222    1000.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.998    1001.530         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.208    1001.738                          
 clock uncertainty                                      -0.050    1001.688                          

 Setup time                                             -0.132    1001.556                          

 Data required time                                               1001.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.556                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.845                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.537
  Launch Clock Delay      :  1.838
  Clock Pessimism Removal :  0.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       1.838         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.099 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.698       3.797         wr_en            
 CLMA_58_177/Y0                    td                    0.164       3.961 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.452       6.413         fifo/_N0         
 DRM_122_248/WEA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.413         Logic Levels: 1  
                                                                                   Logic: 0.425ns(9.290%), Route: 4.150ns(90.710%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310    1000.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222    1000.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.005    1001.537         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.171    1001.708                          
 clock uncertainty                                      -0.050    1001.658                          

 Setup time                                              0.018    1001.676                          

 Data required time                                               1001.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.676                          
 Data arrival time                                                  -6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.263                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.881
  Launch Clock Delay      :  1.838
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       1.838         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       2.099 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       3.362         wr_en            
 CLMA_90_176/Y0                    td                    0.164       3.526 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       4.138         fifo/_N2812      
                                                         0.238       4.376 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.376         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       4.473 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.473         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       4.533 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.533         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       4.630 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.630         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       4.690 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.690         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/COUT                  td                    0.097       4.787 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.787         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
                                                         0.060       4.847 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.847         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
 CLMS_86_201/Y3                    td                    0.380       5.227 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[15]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.249       6.476         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [15]
 CLMA_86_160/B1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.476         Logic Levels: 5  
                                                                                   Logic: 1.514ns(32.643%), Route: 3.124ns(67.357%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310    1000.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222    1000.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.349    1001.881         _N2161           
 CLMA_86_160/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.208    1002.089                          
 clock uncertainty                                      -0.050    1002.039                          

 Setup time                                             -0.240    1001.799                          

 Data required time                                               1001.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.799                          
 Data arrival time                                                  -6.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.323                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.052
  Launch Clock Delay      :  1.679
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310       0.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222       0.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.147       1.679         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.223       1.902 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.716       2.618         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   2.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.749%), Route: 0.716ns(76.251%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.349       3.052         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.208       2.844                          
 clock uncertainty                                       0.000       2.844                          

 Hold time                                               0.142       2.986                          

 Data required time                                                  2.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.986                          
 Data arrival time                                                  -2.618                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.368                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.318
  Launch Clock Delay      :  1.582
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310       0.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222       0.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       1.582         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       1.805 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.105       2.910         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   2.910         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.792%), Route: 1.105ns(83.208%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.615       3.318         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.208       3.110                          
 clock uncertainty                                       0.000       3.110                          

 Hold time                                               0.071       3.181                          

 Data required time                                                  3.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.181                          
 Data arrival time                                                  -2.910                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.271                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  1.582
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.310       0.310         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.222       0.532 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       1.582         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       1.805 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.632       3.437         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_64/ADA_CAS                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   3.437         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.022%), Route: 1.632ns(87.978%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.427       0.427         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.276       0.703 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       3.099       3.802         _N2161           
 DRM_62_64/CLKA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.208       3.594                          
 clock uncertainty                                       0.000       3.594                          

 Hold time                                               0.071       3.665                          

 Data required time                                                  3.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.665                          
 Data arrival time                                                  -3.437                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.228                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.345
  Launch Clock Delay      :  4.006
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       4.006         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       4.267 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       5.530         wr_en            
 CLMA_90_176/Y0                    td                    0.164       5.694 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       6.306         fifo/_N2812      
                                                         0.238       6.544 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.544         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       6.641 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.641         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       6.701 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.701         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       6.798 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       6.858 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.858         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.380       7.238 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.929       8.167         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.276       8.443 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.420       8.863         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.281       9.144 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       9.144         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.438       9.582 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.297       9.879         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.879         Logic Levels: 6  
                                                                                   Logic: 2.352ns(40.048%), Route: 3.521ns(59.952%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043    1002.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304    1002.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.998    1003.345         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.561    1003.906                          
 clock uncertainty                                      -0.050    1003.856                          

 Setup time                                             -0.132    1003.724                          

 Data required time                                               1003.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.724                          
 Data arrival time                                                  -9.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.845                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.352
  Launch Clock Delay      :  4.006
  Clock Pessimism Removal :  0.524

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       4.006         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       4.267 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.698       5.965         wr_en            
 CLMA_58_177/Y0                    td                    0.164       6.129 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.452       8.581         fifo/_N0         
 DRM_122_248/WEA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   8.581         Logic Levels: 1  
                                                                                   Logic: 0.425ns(9.290%), Route: 4.150ns(90.710%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043    1002.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304    1002.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.005    1003.352         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.524    1003.876                          
 clock uncertainty                                      -0.050    1003.826                          

 Setup time                                              0.018    1003.844                          

 Data required time                                               1003.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.844                          
 Data arrival time                                                  -8.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.263                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.696
  Launch Clock Delay      :  4.006
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.135       4.006         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.261       4.267 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.263       5.530         wr_en            
 CLMA_90_176/Y0                    td                    0.164       5.694 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.612       6.306         fifo/_N2812      
                                                         0.238       6.544 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.544         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.097       6.641 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.641         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       6.701 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.701         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.097       6.798 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       6.858 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.858         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/COUT                  td                    0.097       6.955 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.955         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
                                                         0.060       7.015 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.015         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
 CLMS_86_201/Y3                    td                    0.380       7.395 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[15]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.249       8.644         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [15]
 CLMA_86_160/B1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.644         Logic Levels: 5  
                                                                                   Logic: 1.514ns(32.643%), Route: 3.124ns(67.357%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043    1002.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304    1002.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.349    1003.696         _N2161           
 CLMA_86_160/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.561    1004.257                          
 clock uncertainty                                      -0.050    1004.207                          

 Setup time                                             -0.240    1003.967                          

 Data required time                                               1003.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.967                          
 Data arrival time                                                  -8.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.323                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.220
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043       2.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304       2.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.147       3.494         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.223       3.717 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.716       4.433         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   4.433         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.749%), Route: 0.716ns(76.251%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.349       5.220         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.561       4.659                          
 clock uncertainty                                       0.000       4.659                          

 Hold time                                               0.142       4.801                          

 Data required time                                                  4.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.801                          
 Data arrival time                                                  -4.433                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.368                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043       2.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304       2.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       3.397         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       3.620 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.105       4.725         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   4.725         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.792%), Route: 1.105ns(83.208%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.615       5.486         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.561       4.925                          
 clock uncertainty                                       0.000       4.925                          

 Hold time                                               0.071       4.996                          

 Data required time                                                  4.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.996                          
 Data arrival time                                                  -4.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.271                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.970
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.043       2.043         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.304       2.347 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.050       3.397         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.223       3.620 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.632       5.252         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_64/ADA_CAS                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   5.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.022%), Route: 1.632ns(87.978%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.494       2.494         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.377       2.871 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       3.099       5.970         _N2161           
 DRM_62_64/CLKA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.561       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.071       5.480                          

 Data required time                                                  5.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.480                          
 Data arrival time                                                  -5.252                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.228                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.401
  Launch Clock Delay      :  3.959
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.823       3.959         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.261       4.220 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.263       4.483         f_measure/cnt_fx [1]
                                                         0.387       4.870 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.097       4.967 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         f_measure/_N1575 
                                                         0.060       5.027 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.097       5.124 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         f_measure/_N1579 
                                                         0.060       5.184 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.184         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.097       5.281 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         f_measure/_N1583 
                                                         0.060       5.341 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.341         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.097       5.438 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.438         f_measure/_N1587 
                                                         0.060       5.498 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.498         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.097       5.595 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.595         f_measure/_N1591 
                                                         0.060       5.655 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.655         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.097       5.752 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.752         f_measure/_N1595 
                                                         0.060       5.812 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.812         f_measure/_N1597 
 CLMA_86_336/COUT                  td                    0.097       5.909 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.909         f_measure/_N1599 
                                                         0.059       5.968 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.968         f_measure/_N1601 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   5.968         Logic Levels: 7  
                                                                                   Logic: 1.746ns(86.909%), Route: 0.263ns(13.091%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.577    1003.401         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.560    1003.961                          
 clock uncertainty                                      -0.050    1003.911                          

 Setup time                                             -0.171    1003.740                          

 Data required time                                               1003.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.740                          
 Data arrival time                                                  -5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.772                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.401
  Launch Clock Delay      :  3.959
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.823       3.959         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.261       4.220 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.263       4.483         f_measure/cnt_fx [1]
                                                         0.387       4.870 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.097       4.967 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         f_measure/_N1575 
                                                         0.060       5.027 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.097       5.124 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         f_measure/_N1579 
                                                         0.060       5.184 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.184         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.097       5.281 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         f_measure/_N1583 
                                                         0.060       5.341 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.341         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.097       5.438 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.438         f_measure/_N1587 
                                                         0.060       5.498 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.498         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.097       5.595 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.595         f_measure/_N1591 
                                                         0.060       5.655 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.655         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.097       5.752 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.752         f_measure/_N1595 
                                                         0.060       5.812 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.812         f_measure/_N1597 
 CLMA_86_336/COUT                  td                    0.095       5.907 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.907         f_measure/_N1599 
 CLMA_86_340/CIN                                                           f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.907         Logic Levels: 7  
                                                                                   Logic: 1.685ns(86.499%), Route: 0.263ns(13.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.577    1003.401         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.560    1003.961                          
 clock uncertainty                                      -0.050    1003.911                          

 Setup time                                             -0.171    1003.740                          

 Data required time                                               1003.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.740                          
 Data arrival time                                                  -5.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.833                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.959
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.823       3.959         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.261       4.220 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.263       4.483         f_measure/cnt_fx [1]
                                                         0.387       4.870 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.097       4.967 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         f_measure/_N1575 
                                                         0.060       5.027 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.097       5.124 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         f_measure/_N1579 
                                                         0.060       5.184 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.184         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.097       5.281 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         f_measure/_N1583 
                                                         0.060       5.341 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.341         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.097       5.438 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.438         f_measure/_N1587 
                                                         0.060       5.498 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.498         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.097       5.595 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.595         f_measure/_N1591 
                                                         0.060       5.655 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.655         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.097       5.752 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.752         f_measure/_N1595 
                                                         0.059       5.811 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.811         f_measure/_N1597 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.811         Logic Levels: 6  
                                                                                   Logic: 1.589ns(85.799%), Route: 0.263ns(14.201%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.572    1003.396         ntclkbufg_1      
 CLMA_86_336/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.560    1003.956                          
 clock uncertainty                                      -0.050    1003.906                          

 Setup time                                             -0.171    1003.735                          

 Data required time                                               1003.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.735                          
 Data arrival time                                                  -5.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.924                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.959
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.542       3.366         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q0                    tco                   0.223       3.589 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       3.734         f_measure/cnt_fx [0]
 CLMA_86_312/A0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.823       3.959         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.366                          
 clock uncertainty                                       0.000       3.366                          

 Hold time                                              -0.125       3.241                          

 Data required time                                                  3.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.241                          
 Data arrival time                                                  -3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.959
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.542       3.366         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q0                    tco                   0.223       3.589 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       3.734         f_measure/cnt_fx [0]
 CLMA_86_312/B0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.823       3.959         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.366                          
 clock uncertainty                                       0.000       3.366                          

 Hold time                                              -0.127       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                  -3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.994
  Launch Clock Delay      :  3.401
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.577       3.401         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK

 CLMA_86_340/Q0                    tco                   0.223       3.624 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       3.768         f_measure/cnt_fx [28]
 CLMA_86_340/A1                                                            f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.768         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.858       3.994         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.401                          
 clock uncertainty                                       0.000       3.401                          

 Hold time                                              -0.166       3.235                          

 Data required time                                                  3.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.235                          
 Data arrival time                                                  -3.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.806       4.370         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.261       4.631 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.570       5.201         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.230       5.431 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.027       7.458         _N2161           
 IOL_151_89/DO                     td                    0.122       7.580 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.580         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788      10.368 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157      10.525         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                  10.525         Logic Levels: 3  
                                                                                   Logic: 3.401ns(55.256%), Route: 2.754ns(44.744%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.806       4.370         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.261       4.631 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.570       5.201         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.230       5.431 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.338       6.769         _N2161           
 IOL_151_134/DO                    td                    0.122       6.891 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.891         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       9.679 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       9.750         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   9.750         Logic Levels: 3  
                                                                                   Logic: 3.401ns(63.216%), Route: 1.979ns(36.784%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.806       4.370         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.261       4.631 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.570       5.201         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.230       5.431 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.927       6.358         _N2161           
 IOL_151_253/DO                    td                    0.122       6.480 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.480         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.788       9.268 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       9.337         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   9.337         Logic Levels: 3  
                                                                                   Logic: 3.401ns(68.472%), Route: 1.566ns(31.528%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.498       1.572         nt_adc_data1[5]  
 CLMS_126_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.572         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.458%), Route: 0.543ns(34.542%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.935       0.970 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.970         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.094       1.064 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.845       1.909         nt_adc_data1[6]  
 CLMA_94_128/M0                                                            r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.909         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.903%), Route: 0.880ns(46.097%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[11] (port)
Endpoint    : adget/data_reg[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N16                                                     0.000       0.000 f       adc_data1[11] (port)
                                   net (fanout=1)        0.068       0.068         adc_data1[11]    
 IOBS_152_133/DIN                  td                    1.020       1.088 f       adc_data1_ibuf[11]/opit_0/O
                                   net (fanout=1)        0.000       1.088         adc_data1_ibuf[11]/ntD
 IOL_151_133/RX_DATA_DD            td                    0.095       1.183 f       adc_data1_ibuf[11]/opit_1/OUT
                                   net (fanout=1)        0.755       1.938         nt_adc_data1[11] 
 CLMS_102_137/M0                                                           f       adget/data_reg[7]/opit_0_inv/D

 Data arrival time                                                   1.938         Logic Levels: 2  
                                                                                   Logic: 1.115ns(57.534%), Route: 0.823ns(42.466%)
====================================================================================================

{divadf2/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.551     499.449         0.898           High Pulse Width  DRM_62_144/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.571     499.469         0.898           High Pulse Width  DRM_62_124/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.592     499.490         0.898           High Pulse Width  DRM_62_64/CLKA[0]       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{ad_delay/EN/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.585     499.483         0.898           High Pulse Width  DRM_62_144/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.605     499.503         0.898           High Pulse Width  DRM_62_124/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.626     499.524         0.898           High Pulse Width  DRM_62_64/CLKA[0]       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{divadf/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.503     499.401         0.898           High Pulse Width  DRM_62_144/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.523     499.421         0.898           High Pulse Width  DRM_62_124/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.544     499.442         0.898           High Pulse Width  DRM_62_64/CLKA[0]       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{clk_fx_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.496     499.916         0.420           Low Pulse Width   CLMA_86_340/CLK         f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 499.496     499.916         0.420           Low Pulse Width   CLMA_86_312/CLK         f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 499.496     499.916         0.420           Low Pulse Width   CLMA_86_336/CLK         f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
====================================================================================================

{f_measure/gate/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.241     499.861         0.620           High Pulse Width  CLMS_86_317/CLK         f_measure/fre[9]/opit_0_inv/CLK
 499.241     499.861         0.620           High Pulse Width  CLMS_86_317/CLK         f_measure/fre[12]/opit_0_inv/CLK
 499.241     499.861         0.620           High Pulse Width  CLMS_86_317/CLK         f_measure/fre[14]/opit_0_inv/CLK
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.491     499.911         0.420           Low Pulse Width   CLMA_142_196/CLK        trans/flag[1]/opit_0_inv_L5Q_perm/CLK
 499.491     499.911         0.420           Low Pulse Width   CLMA_146_193/CLK        trans/flag[0]/opit_0_inv_L5Q_perm/CLK
 499.661     500.081         0.420           High Pulse Width  CLMA_146_193/CLK        trans/flag[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.647
  Launch Clock Delay      :  1.878
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.878         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       2.087 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.949       3.036         wr_en            
 CLMA_90_176/Y0                    td                    0.131       3.167 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.496       3.663         fifo/_N2812      
                                                         0.190       3.853 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.853         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.083       3.936 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.936         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       3.993 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.993         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.083       4.076 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.076         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       4.133 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.133         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.305       4.438 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.708       5.146         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.221       5.367 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.359       5.726         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.225       5.951 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       5.951         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.351       6.302 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.238       6.540         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.540         Logic Levels: 6  
                                                                                   Logic: 1.912ns(41.012%), Route: 2.750ns(58.988%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512    1000.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273    1000.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.862    1001.647         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.163    1001.810                          
 clock uncertainty                                      -0.050    1001.760                          

 Setup time                                             -0.073    1001.687                          

 Data required time                                               1001.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.687                          
 Data arrival time                                                  -6.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.147                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.615
  Launch Clock Delay      :  1.878
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.878         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       2.087 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       3.434         wr_en            
 CLMA_58_177/Y0                    td                    0.139       3.573 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.015       5.588         fifo/_N0         
 DRM_122_248/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   5.588         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.380%), Route: 3.362ns(90.620%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512    1000.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273    1000.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.830    1001.615         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.144    1001.759                          
 clock uncertainty                                      -0.050    1001.709                          

 Setup time                                              0.010    1001.719                          

 Data required time                                               1001.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.719                          
 Data arrival time                                                  -5.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.131                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.811
  Launch Clock Delay      :  1.878
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.878         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       2.087 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       3.434         wr_en            
 CLMA_58_177/Y0                    td                    0.139       3.573 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.108       5.681         fifo/_N0         
 DRM_122_268/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   5.681         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.151%), Route: 3.455ns(90.849%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_165/Q1                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512    1000.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273    1000.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.026    1001.811         _N2161           
 DRM_122_268/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.144    1001.955                          
 clock uncertainty                                      -0.050    1001.905                          

 Setup time                                              0.010    1001.915                          

 Data required time                                               1001.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.915                          
 Data arrival time                                                  -5.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.234                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.828  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  1.780
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512       0.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273       0.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       1.780         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.197       1.977 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.684       2.661         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   2.661         Logic Levels: 0  
                                                                                   Logic: 0.197ns(22.361%), Route: 0.684ns(77.639%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.842       2.771         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.163       2.608                          
 clock uncertainty                                       0.000       2.608                          

 Hold time                                               0.063       2.671                          

 Data required time                                                  2.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.671                          
 Data arrival time                                                  -2.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.010                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.181  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.045
  Launch Clock Delay      :  1.701
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512       0.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273       0.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.916       1.701         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.198       1.899 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.055       2.954         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   2.954         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       3.045         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.163       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                               0.050       2.932                          

 Data required time                                                  2.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.932                          
 Data arrival time                                                  -2.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.045
  Launch Clock Delay      :  1.780
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.512       0.512         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.273       0.785 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       1.780         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.198       1.978 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.055       3.033         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_124/ADA0[6]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   3.033         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_165/Q1                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.622       0.622         ad_clk_3         
 CLMA_142_196/Y1                   td                    0.307       0.929 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       3.045         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.163       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                               0.052       2.934                          

 Data required time                                                  2.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.934                          
 Data arrival time                                                  -3.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.332
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.533         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       1.742 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.949       2.691         wr_en            
 CLMA_90_176/Y0                    td                    0.131       2.822 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.496       3.318         fifo/_N2812      
                                                         0.190       3.508 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.508         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.083       3.591 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.591         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       3.648 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.648         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.083       3.731 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.731         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       3.788 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.788         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.305       4.093 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.708       4.801         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.221       5.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.359       5.381         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.225       5.606 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       5.606         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.351       5.957 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.238       6.195         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.195         Logic Levels: 6  
                                                                                   Logic: 1.912ns(41.012%), Route: 2.750ns(58.988%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274    1000.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196    1000.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.862    1001.332         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.133    1001.465                          
 clock uncertainty                                      -0.050    1001.415                          

 Setup time                                             -0.073    1001.342                          

 Data required time                                               1001.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.342                          
 Data arrival time                                                  -6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.147                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.300
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.533         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       1.742 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       3.089         wr_en            
 CLMA_58_177/Y0                    td                    0.139       3.228 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.015       5.243         fifo/_N0         
 DRM_122_248/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   5.243         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.380%), Route: 3.362ns(90.620%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274    1000.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196    1000.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.830    1001.300         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.114    1001.414                          
 clock uncertainty                                      -0.050    1001.364                          

 Setup time                                              0.010    1001.374                          

 Data required time                                               1001.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.374                          
 Data arrival time                                                  -5.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.131                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.496
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       1.533         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       1.742 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       3.089         wr_en            
 CLMA_58_177/Y0                    td                    0.139       3.228 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.108       5.336         fifo/_N0         
 DRM_122_268/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   5.336         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.151%), Route: 3.455ns(90.849%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_196/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274    1000.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196    1000.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.026    1001.496         _N2161           
 DRM_122_268/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.114    1001.610                          
 clock uncertainty                                      -0.050    1001.560                          

 Setup time                                              0.010    1001.570                          

 Data required time                                               1001.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.570                          
 Data arrival time                                                  -5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.234                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.828  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.426
  Launch Clock Delay      :  1.465
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274       0.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196       0.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       1.465         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.197       1.662 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.684       2.346         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   2.346         Logic Levels: 0  
                                                                                   Logic: 0.197ns(22.361%), Route: 0.684ns(77.639%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.842       2.426         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.133       2.293                          
 clock uncertainty                                       0.000       2.293                          

 Hold time                                               0.063       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                  -2.346                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.010                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.181  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  1.386
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274       0.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196       0.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.916       1.386         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.198       1.584 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.055       2.639         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   2.639         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       2.700         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.133       2.567                          
 clock uncertainty                                       0.000       2.567                          

 Hold time                                               0.050       2.617                          

 Data required time                                                  2.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.617                          
 Data arrival time                                                  -2.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  1.465
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.274       0.274         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.196       0.470 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       1.465         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.198       1.663 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.055       2.718         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_124/ADA0[6]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   2.718         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_196/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.363       0.363         ad_clk_2         
 CLMA_142_196/Y1                   td                    0.221       0.584 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       2.700         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.133       2.567                          
 clock uncertainty                                       0.000       2.567                          

 Hold time                                               0.052       2.619                          

 Data required time                                                  2.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.619                          
 Data arrival time                                                  -2.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       3.265         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       3.474 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.949       4.423         wr_en            
 CLMA_90_176/Y0                    td                    0.131       4.554 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.496       5.050         fifo/_N2812      
                                                         0.190       5.240 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.240         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_86_189/COUT                  td                    0.083       5.323 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.323         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       5.380 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.380         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_86_193/COUT                  td                    0.083       5.463 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.463         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       5.520 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.520         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_86_197/Y3                    td                    0.305       5.825 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.708       6.533         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_176/Y1                    td                    0.221       6.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.359       7.113         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                         0.225       7.338 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_4/gateop_A2/Cout
                                                         0.000       7.338         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.co [10]
 CLMA_90_173/Y3                    td                    0.351       7.689 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.238       7.927         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_90_176/D4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.927         Logic Levels: 6  
                                                                                   Logic: 1.912ns(41.012%), Route: 2.750ns(58.988%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787    1001.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269    1002.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.862    1002.918         _N2161           
 CLMA_90_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279    1003.197                          
 clock uncertainty                                      -0.050    1003.147                          

 Setup time                                             -0.073    1003.074                          

 Data required time                                               1003.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.074                          
 Data arrival time                                                  -7.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.147                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       3.265         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       3.474 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       4.821         wr_en            
 CLMA_58_177/Y0                    td                    0.139       4.960 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.015       6.975         fifo/_N0         
 DRM_122_248/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.975         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.380%), Route: 3.362ns(90.620%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787    1001.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269    1002.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.830    1002.886         _N2161           
 DRM_122_248/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.260    1003.146                          
 clock uncertainty                                      -0.050    1003.096                          

 Setup time                                              0.010    1003.106                          

 Data required time                                               1003.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.106                          
 Data arrival time                                                  -6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.131                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.949       3.265         _N2161           
 CLMS_102_213/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_102_213/Q0                   tco                   0.209       3.474 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.347       4.821         wr_en            
 CLMA_58_177/Y0                    td                    0.139       4.960 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.108       7.068         fifo/_N0         
 DRM_122_268/WEA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.068         Logic Levels: 1  
                                                                                   Logic: 0.348ns(9.151%), Route: 3.455ns(90.849%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_292/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787    1001.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269    1002.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.026    1003.082         _N2161           
 DRM_122_268/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.260    1003.342                          
 clock uncertainty                                      -0.050    1003.292                          

 Setup time                                              0.010    1003.302                          

 Data required time                                               1003.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.302                          
 Data arrival time                                                  -7.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.234                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.828  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  3.051
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787       1.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269       2.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       3.051         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.197       3.248 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       0.684       3.932         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_144/ADA0[6]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.197ns(22.361%), Route: 0.684ns(77.639%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.842       4.158         _N2161           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       3.879                          
 clock uncertainty                                       0.000       3.879                          

 Hold time                                               0.063       3.942                          

 Data required time                                                  3.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.942                          
 Data arrival time                                                  -3.932                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.010                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.181  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787       1.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269       2.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.916       2.972         _N2161           
 CLMS_86_201/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_86_201/Q1                    tco                   0.198       3.170 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       1.055       4.225         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [13]
 DRM_62_124/ADA_CAS                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       4.432         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.050       4.203                          

 Data required time                                                  4.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.203                          
 Data arrival time                                                  -4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.051
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.787       1.787         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.269       2.056 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.995       3.051         _N2161           
 CLMS_86_193/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_86_193/Q2                    tco                   0.198       3.249 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.055       4.304         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [6]
 DRM_62_124/ADA0[6]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   4.304         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.802%), Route: 1.055ns(84.198%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_292/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.014       2.014         ad_clk_1         
 CLMA_142_196/Y1                   td                    0.302       2.316 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       2.116       4.432         _N2161           
 DRM_62_124/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.052       4.205                          

 Data required time                                                  4.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.205                          
 Data arrival time                                                  -4.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.490       3.219         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.209       3.428 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.242       3.670         f_measure/cnt_fx [1]
                                                         0.310       3.980 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.980         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.083       4.063 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.063         f_measure/_N1575 
                                                         0.055       4.118 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.118         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.083       4.201 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.201         f_measure/_N1579 
                                                         0.055       4.256 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.256         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.083       4.339 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.339         f_measure/_N1583 
                                                         0.055       4.394 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.394         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.083       4.477 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.477         f_measure/_N1587 
                                                         0.055       4.532 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.532         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.083       4.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.615         f_measure/_N1591 
                                                         0.055       4.670 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.670         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.083       4.753 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.753         f_measure/_N1595 
                                                         0.055       4.808 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         f_measure/_N1597 
 CLMA_86_336/COUT                  td                    0.083       4.891 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.891         f_measure/_N1599 
                                                         0.055       4.946 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.946         f_measure/_N1601 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   4.946         Logic Levels: 7  
                                                                                   Logic: 1.485ns(85.987%), Route: 0.242ns(14.013%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.322    1002.833         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.391    1003.224                          
 clock uncertainty                                      -0.050    1003.174                          

 Setup time                                             -0.110    1003.064                          

 Data required time                                               1003.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.064                          
 Data arrival time                                                  -4.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.118                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.490       3.219         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.209       3.428 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.242       3.670         f_measure/cnt_fx [1]
                                                         0.310       3.980 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.980         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.083       4.063 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.063         f_measure/_N1575 
                                                         0.055       4.118 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.118         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.083       4.201 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.201         f_measure/_N1579 
                                                         0.055       4.256 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.256         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.083       4.339 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.339         f_measure/_N1583 
                                                         0.055       4.394 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.394         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.083       4.477 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.477         f_measure/_N1587 
                                                         0.055       4.532 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.532         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.083       4.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.615         f_measure/_N1591 
                                                         0.055       4.670 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.670         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.083       4.753 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.753         f_measure/_N1595 
                                                         0.055       4.808 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         f_measure/_N1597 
 CLMA_86_336/COUT                  td                    0.082       4.890 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.890         f_measure/_N1599 
 CLMA_86_340/CIN                                                           f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.890         Logic Levels: 7  
                                                                                   Logic: 1.429ns(85.518%), Route: 0.242ns(14.482%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.322    1002.833         ntclkbufg_1      
 CLMA_86_340/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.391    1003.224                          
 clock uncertainty                                      -0.050    1003.174                          

 Setup time                                             -0.110    1003.064                          

 Data required time                                               1003.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.064                          
 Data arrival time                                                  -4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.174                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.828
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.490       3.219         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q1                    tco                   0.209       3.428 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.242       3.670         f_measure/cnt_fx [1]
                                                         0.310       3.980 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.980         f_measure/_N1573 
 CLMA_86_312/COUT                  td                    0.083       4.063 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.063         f_measure/_N1575 
                                                         0.055       4.118 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.118         f_measure/_N1577 
 CLMA_86_316/COUT                  td                    0.083       4.201 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.201         f_measure/_N1579 
                                                         0.055       4.256 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.256         f_measure/_N1581 
 CLMA_86_320/COUT                  td                    0.083       4.339 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.339         f_measure/_N1583 
                                                         0.055       4.394 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.394         f_measure/_N1585 
 CLMA_86_324/COUT                  td                    0.083       4.477 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.477         f_measure/_N1587 
                                                         0.055       4.532 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.532         f_measure/_N1589 
 CLMA_86_328/COUT                  td                    0.083       4.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.615         f_measure/_N1591 
                                                         0.055       4.670 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.670         f_measure/_N1593 
 CLMA_86_332/COUT                  td                    0.083       4.753 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.753         f_measure/_N1595 
                                                         0.055       4.808 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         f_measure/_N1597 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.808         Logic Levels: 6  
                                                                                   Logic: 1.347ns(84.770%), Route: 0.242ns(15.230%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.317    1002.828         ntclkbufg_1      
 CLMA_86_336/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.391    1003.219                          
 clock uncertainty                                      -0.050    1003.169                          

 Setup time                                             -0.110    1003.059                          

 Data required time                                               1003.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.059                          
 Data arrival time                                                  -4.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.251                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  2.801
  Clock Pessimism Removal :  -0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.290       2.801         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q0                    tco                   0.197       2.998 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.137         f_measure/cnt_fx [0]
 CLMA_86_312/A0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.137         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.490       3.219         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.418       2.801                          
 clock uncertainty                                       0.000       2.801                          

 Hold time                                              -0.082       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                  -3.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  2.801
  Clock Pessimism Removal :  -0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.290       2.801         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_312/Q0                    tco                   0.197       2.998 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.137         f_measure/cnt_fx [0]
 CLMA_86_312/B0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.137         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.490       3.219         ntclkbufg_1      
 CLMA_86_312/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.418       2.801                          
 clock uncertainty                                       0.000       2.801                          

 Hold time                                              -0.082       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                  -3.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/I11
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.247
  Launch Clock Delay      :  2.828
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.317       2.828         ntclkbufg_1      
 CLMA_86_336/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK

 CLMA_86_336/Q3                    tco                   0.197       3.025 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.138       3.163         f_measure/cnt_fx [27]
 CLMA_86_336/D1                                                            f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.163         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.518       3.247         ntclkbufg_1      
 CLMA_86_336/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.419       2.828                          
 clock uncertainty                                       0.000       2.828                          

 Hold time                                              -0.112       2.716                          

 Data required time                                                  2.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.716                          
 Data arrival time                                                  -3.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.466       3.533         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.209       3.742 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.464       4.206         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.185       4.391 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.860       6.251         _N2161           
 IOL_151_89/DO                     td                    0.081       6.332 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.332         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       8.381 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       8.538         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   8.538         Logic Levels: 3  
                                                                                   Logic: 2.524ns(50.430%), Route: 2.481ns(49.570%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.466       3.533         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.209       3.742 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.464       4.206         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.185       4.391 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       1.231       5.622         _N2161           
 IOL_151_134/DO                    td                    0.081       5.703 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.703         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       7.752 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       7.823         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   7.823         Logic Levels: 3  
                                                                                   Logic: 2.524ns(58.834%), Route: 1.766ns(41.166%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.466       3.533         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_193/Q0                   tco                   0.209       3.742 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.464       4.206         trans/flag [0]   
 CLMA_142_196/Y1                   td                    0.185       4.391 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=84)       0.854       5.245         _N2161           
 IOL_151_253/DO                    td                    0.081       5.326 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.326         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.049       7.375 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       7.444         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   7.444         Logic Levels: 3  
                                                                                   Logic: 2.524ns(64.536%), Route: 1.387ns(35.464%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.781       0.826 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.826         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.071       0.897 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.456       1.353         nt_adc_data1[5]  
 CLMS_126_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.353         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.971%), Route: 0.501ns(37.029%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.781       0.816 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.816         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.071       0.887 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.738       1.625         nt_adc_data1[6]  
 CLMA_94_128/M0                                                            r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.625         Logic Levels: 2  
                                                                                   Logic: 0.852ns(52.431%), Route: 0.773ns(47.569%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[11] (port)
Endpoint    : adget/data_reg[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N16                                                     0.000       0.000 r       adc_data1[11] (port)
                                   net (fanout=1)        0.068       0.068         adc_data1[11]    
 IOBS_152_133/DIN                  td                    0.781       0.849 r       adc_data1_ibuf[11]/opit_0/O
                                   net (fanout=1)        0.000       0.849         adc_data1_ibuf[11]/ntD
 IOL_151_133/RX_DATA_DD            td                    0.071       0.920 r       adc_data1_ibuf[11]/opit_1/OUT
                                   net (fanout=1)        0.742       1.662         nt_adc_data1[11] 
 CLMS_102_137/M0                                                           r       adget/data_reg[7]/opit_0_inv/D

 Data arrival time                                                   1.662         Logic Levels: 2  
                                                                                   Logic: 0.852ns(51.264%), Route: 0.810ns(48.736%)
====================================================================================================

{divadf2/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.161     499.714         0.553           Low Pulse Width   DRM_62_288/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.238     499.791         0.553           Low Pulse Width   DRM_62_248/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.255     499.808         0.553           Low Pulse Width   DRM_62_268/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{ad_delay/EN/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.223     499.776         0.553           Low Pulse Width   DRM_62_288/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.294     499.847         0.553           Low Pulse Width   DRM_62_268/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.297     499.850         0.553           Low Pulse Width   DRM_62_248/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{divadf/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.910     499.463         0.553           Low Pulse Width   DRM_62_288/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 498.987     499.540         0.553           Low Pulse Width   DRM_62_248/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.004     499.557         0.553           Low Pulse Width   DRM_62_268/CLKA[0]      fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{clk_fx_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.671     499.971         0.300           Low Pulse Width   CLMA_86_336/CLK         f_measure/cnt_fx[25]/opit_0_inv_A2Q21/CLK
 499.671     499.971         0.300           Low Pulse Width   CLMA_86_316/CLK         f_measure/cnt_fx[5]/opit_0_inv_A2Q21/CLK
 499.671     499.971         0.300           Low Pulse Width   CLMA_86_336/CLK         f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
====================================================================================================

{f_measure/gate/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.628     499.928         0.300           High Pulse Width  CLMA_90_328/CLK         f_measure/fre[18]/opit_0_inv/CLK
 499.643     499.943         0.300           High Pulse Width  CLMA_82_329/CLK         f_measure/fre[21]/opit_0_inv/CLK
 499.643     499.943         0.300           High Pulse Width  CLMA_82_329/CLK         f_measure/fre[20]/opit_0_inv/CLK
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.661     499.961         0.300           Low Pulse Width   CLMA_142_196/CLK        trans/flag[1]/opit_0_inv_L5Q_perm/CLK
 499.662     499.962         0.300           Low Pulse Width   CLMA_146_193/CLK        trans/flag[0]/opit_0_inv_L5Q_perm/CLK
 499.724     500.024         0.300           High Pulse Width  CLMA_146_193/CLK        trans/flag[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------+
| Type       | File Name                                                
+------------------------------------------------------------------------+
| Input      | F:/longxindaima/test3/test/place_route/top_pnr.adf       
| Output     | F:/longxindaima/test3/test/report_timing/top_rtp.adf     
|            | F:/longxindaima/test3/test/report_timing/top.rtr         
+------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 380,092,416 bytes
Total CPU  time to report_timing completion : 5.766 sec
Total real time to report_timing completion : 7.000 sec
