#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020ca79bda70 .scope module, "test_adder" "test_adder" 2 19;
 .timescale 0 0;
v0000020ca7a25d20_0 .var "a", 15 0;
v0000020ca7a24560_0 .net "answer", 15 0, L_0000020ca7a2d230;  1 drivers
v0000020ca7a24880_0 .var "b", 15 0;
v0000020ca7a256e0_0 .net "carry", 0 0, L_0000020ca7a2cf10;  1 drivers
v0000020ca7a25c80_0 .var/i "i", 31 0;
v0000020ca7a24380_0 .var "res", 16 0;
S_0000020ca793dbf0 .scope module, "adder" "adder" 2 25, 3 16 0, S_0000020ca79bda70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "ans";
    .port_info 3 /OUTPUT 1 "carry";
L_0000020ca7d80088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ca7a250a0_0 .net/2s *"_ivl_116", 0 0, L_0000020ca7d80088;  1 drivers
v0000020ca7a25b40_0 .net "a", 15 0, v0000020ca7a25d20_0;  1 drivers
v0000020ca7a249c0_0 .net "ans", 15 0, L_0000020ca7a2d230;  alias, 1 drivers
v0000020ca7a246a0_0 .net "b", 15 0, v0000020ca7a24880_0;  1 drivers
v0000020ca7a25be0_0 .net "c", 16 0, L_0000020ca7a2d190;  1 drivers
v0000020ca7a242e0_0 .net "carry", 0 0, L_0000020ca7a2cf10;  alias, 1 drivers
L_0000020ca7a25320 .part v0000020ca7a25d20_0, 0, 1;
L_0000020ca7a24e20 .part v0000020ca7a24880_0, 0, 1;
L_0000020ca7a24420 .part L_0000020ca7a2d190, 0, 1;
L_0000020ca7a24600 .part v0000020ca7a25d20_0, 1, 1;
L_0000020ca7a25780 .part v0000020ca7a24880_0, 1, 1;
L_0000020ca7a25f00 .part L_0000020ca7a2d190, 1, 1;
L_0000020ca7a258c0 .part v0000020ca7a25d20_0, 2, 1;
L_0000020ca7a25000 .part v0000020ca7a24880_0, 2, 1;
L_0000020ca7a24ce0 .part L_0000020ca7a2d190, 2, 1;
L_0000020ca7a25140 .part v0000020ca7a25d20_0, 3, 1;
L_0000020ca7a25dc0 .part v0000020ca7a24880_0, 3, 1;
L_0000020ca7a244c0 .part L_0000020ca7a2d190, 3, 1;
L_0000020ca7a25820 .part v0000020ca7a25d20_0, 4, 1;
L_0000020ca7a25e60 .part v0000020ca7a24880_0, 4, 1;
L_0000020ca7a251e0 .part L_0000020ca7a2d190, 4, 1;
L_0000020ca7a24740 .part v0000020ca7a25d20_0, 5, 1;
L_0000020ca7a25280 .part v0000020ca7a24880_0, 5, 1;
L_0000020ca7a25fa0 .part L_0000020ca7a2d190, 5, 1;
L_0000020ca7a255a0 .part v0000020ca7a25d20_0, 6, 1;
L_0000020ca7a253c0 .part v0000020ca7a24880_0, 6, 1;
L_0000020ca7a24f60 .part L_0000020ca7a2d190, 6, 1;
L_0000020ca7a26040 .part v0000020ca7a25d20_0, 7, 1;
L_0000020ca7a25aa0 .part v0000020ca7a24880_0, 7, 1;
L_0000020ca7a247e0 .part L_0000020ca7a2d190, 7, 1;
L_0000020ca7a25960 .part v0000020ca7a25d20_0, 8, 1;
L_0000020ca7a24920 .part v0000020ca7a24880_0, 8, 1;
L_0000020ca7a24a60 .part L_0000020ca7a2d190, 8, 1;
L_0000020ca7a24b00 .part v0000020ca7a25d20_0, 9, 1;
L_0000020ca7a260e0 .part v0000020ca7a24880_0, 9, 1;
L_0000020ca7a24ba0 .part L_0000020ca7a2d190, 9, 1;
L_0000020ca7a24240 .part v0000020ca7a25d20_0, 10, 1;
L_0000020ca7a25460 .part v0000020ca7a24880_0, 10, 1;
L_0000020ca7a25500 .part L_0000020ca7a2d190, 10, 1;
L_0000020ca7a25a00 .part v0000020ca7a25d20_0, 11, 1;
L_0000020ca7a25640 .part v0000020ca7a24880_0, 11, 1;
L_0000020ca7a24c40 .part L_0000020ca7a2d190, 11, 1;
L_0000020ca7a24d80 .part v0000020ca7a25d20_0, 12, 1;
L_0000020ca7a24ec0 .part v0000020ca7a24880_0, 12, 1;
L_0000020ca7a2c8d0 .part L_0000020ca7a2d190, 12, 1;
L_0000020ca7a2cfb0 .part v0000020ca7a25d20_0, 13, 1;
L_0000020ca7a2b9d0 .part v0000020ca7a24880_0, 13, 1;
L_0000020ca7a2b750 .part L_0000020ca7a2d190, 13, 1;
L_0000020ca7a2c6f0 .part v0000020ca7a25d20_0, 14, 1;
L_0000020ca7a2c970 .part v0000020ca7a24880_0, 14, 1;
L_0000020ca7a2cdd0 .part L_0000020ca7a2d190, 14, 1;
L_0000020ca7a2d0f0 .part v0000020ca7a25d20_0, 15, 1;
L_0000020ca7a2c290 .part v0000020ca7a24880_0, 15, 1;
L_0000020ca7a2bbb0 .part L_0000020ca7a2d190, 15, 1;
LS_0000020ca7a2d230_0_0 .concat8 [ 1 1 1 1], L_0000020ca79baaa0, L_0000020ca79ba870, L_0000020ca79bad40, L_0000020ca79bb050;
LS_0000020ca7a2d230_0_4 .concat8 [ 1 1 1 1], L_0000020ca79bb2f0, L_0000020ca7a28ea0, L_0000020ca7a28420, L_0000020ca7a28570;
LS_0000020ca7a2d230_0_8 .concat8 [ 1 1 1 1], L_0000020ca7a28c70, L_0000020ca7a28ff0, L_0000020ca7a28260, L_0000020ca7a2b0c0;
LS_0000020ca7a2d230_0_12 .concat8 [ 1 1 1 1], L_0000020ca7a2a5d0, L_0000020ca7a2acd0, L_0000020ca7a2b360, L_0000020ca7a2ad40;
L_0000020ca7a2d230 .concat8 [ 4 4 4 4], LS_0000020ca7a2d230_0_0, LS_0000020ca7a2d230_0_4, LS_0000020ca7a2d230_0_8, LS_0000020ca7a2d230_0_12;
LS_0000020ca7a2d190_0_0 .concat8 [ 1 1 1 1], L_0000020ca7d80088, L_0000020ca79ba640, L_0000020ca79bb130, L_0000020ca79badb0;
LS_0000020ca7a2d190_0_4 .concat8 [ 1 1 1 1], L_0000020ca79bb1a0, L_0000020ca7a28880, L_0000020ca7a288f0, L_0000020ca7a28ce0;
LS_0000020ca7a2d190_0_8 .concat8 [ 1 1 1 1], L_0000020ca7a28960, L_0000020ca7a28f80, L_0000020ca7a28340, L_0000020ca7a2af70;
LS_0000020ca7a2d190_0_12 .concat8 [ 1 1 1 1], L_0000020ca7a2b130, L_0000020ca7a2b2f0, L_0000020ca7a2a560, L_0000020ca7a2a640;
LS_0000020ca7a2d190_0_16 .concat8 [ 1 0 0 0], L_0000020ca7a2a800;
LS_0000020ca7a2d190_1_0 .concat8 [ 4 4 4 4], LS_0000020ca7a2d190_0_0, LS_0000020ca7a2d190_0_4, LS_0000020ca7a2d190_0_8, LS_0000020ca7a2d190_0_12;
LS_0000020ca7a2d190_1_4 .concat8 [ 1 0 0 0], LS_0000020ca7a2d190_0_16;
L_0000020ca7a2d190 .concat8 [ 16 1 0 0], LS_0000020ca7a2d190_1_0, LS_0000020ca7a2d190_1_4;
L_0000020ca7a2cf10 .part L_0000020ca7a2d190, 16, 1;
S_0000020ca793dd80 .scope generate, "genblk1[0]" "genblk1[0]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79be630 .param/l "i" 0 3 27, +C4<00>;
S_0000020ca793c9a0 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca793dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca79bae90 .functor XOR 1, L_0000020ca7a25320, L_0000020ca7a24e20, C4<0>, C4<0>;
L_0000020ca79baaa0 .functor XOR 1, L_0000020ca79bae90, L_0000020ca7a24420, C4<0>, C4<0>;
L_0000020ca79baf70 .functor AND 1, L_0000020ca7a25320, L_0000020ca7a24e20, C4<1>, C4<1>;
L_0000020ca79baa30 .functor OR 1, L_0000020ca7a25320, L_0000020ca7a24e20, C4<0>, C4<0>;
L_0000020ca79bab10 .functor AND 1, L_0000020ca7a24420, L_0000020ca79baa30, C4<1>, C4<1>;
L_0000020ca79ba640 .functor OR 1, L_0000020ca79baf70, L_0000020ca79bab10, C4<0>, C4<0>;
v0000020ca79b4aa0_0 .net *"_ivl_0", 0 0, L_0000020ca79bae90;  1 drivers
v0000020ca79b4d20_0 .net *"_ivl_4", 0 0, L_0000020ca79baf70;  1 drivers
v0000020ca79b50e0_0 .net *"_ivl_6", 0 0, L_0000020ca79baa30;  1 drivers
v0000020ca79b3c40_0 .net *"_ivl_8", 0 0, L_0000020ca79bab10;  1 drivers
v0000020ca79b5220_0 .net "a", 0 0, L_0000020ca7a25320;  1 drivers
v0000020ca79b3ce0_0 .net "ans", 0 0, L_0000020ca79baaa0;  1 drivers
v0000020ca79b4fa0_0 .net "b", 0 0, L_0000020ca7a24e20;  1 drivers
v0000020ca79b3d80_0 .net "carry_in", 0 0, L_0000020ca7a24420;  1 drivers
v0000020ca79b3ec0_0 .net "carry_out", 0 0, L_0000020ca79ba640;  1 drivers
S_0000020ca793cb30 .scope generate, "genblk1[1]" "genblk1[1]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bea30 .param/l "i" 0 3 27, +C4<01>;
S_0000020ca79c1370 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca793cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca79ba8e0 .functor XOR 1, L_0000020ca7a24600, L_0000020ca7a25780, C4<0>, C4<0>;
L_0000020ca79ba870 .functor XOR 1, L_0000020ca79ba8e0, L_0000020ca7a25f00, C4<0>, C4<0>;
L_0000020ca79ba950 .functor AND 1, L_0000020ca7a24600, L_0000020ca7a25780, C4<1>, C4<1>;
L_0000020ca79bab80 .functor OR 1, L_0000020ca7a24600, L_0000020ca7a25780, C4<0>, C4<0>;
L_0000020ca79bae20 .functor AND 1, L_0000020ca7a25f00, L_0000020ca79bab80, C4<1>, C4<1>;
L_0000020ca79bb130 .functor OR 1, L_0000020ca79ba950, L_0000020ca79bae20, C4<0>, C4<0>;
v0000020ca79b3880_0 .net *"_ivl_0", 0 0, L_0000020ca79ba8e0;  1 drivers
v0000020ca79b4640_0 .net *"_ivl_4", 0 0, L_0000020ca79ba950;  1 drivers
v0000020ca79b46e0_0 .net *"_ivl_6", 0 0, L_0000020ca79bab80;  1 drivers
v0000020ca79b4dc0_0 .net *"_ivl_8", 0 0, L_0000020ca79bae20;  1 drivers
v0000020ca79b4e60_0 .net "a", 0 0, L_0000020ca7a24600;  1 drivers
v0000020ca79b36a0_0 .net "ans", 0 0, L_0000020ca79ba870;  1 drivers
v0000020ca79b52c0_0 .net "b", 0 0, L_0000020ca7a25780;  1 drivers
v0000020ca79b48c0_0 .net "carry_in", 0 0, L_0000020ca7a25f00;  1 drivers
v0000020ca79b34c0_0 .net "carry_out", 0 0, L_0000020ca79bb130;  1 drivers
S_0000020ca79c1500 .scope generate, "genblk1[2]" "genblk1[2]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bf1f0 .param/l "i" 0 3 27, +C4<010>;
S_0000020ca79c1690 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca79c1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca79bb210 .functor XOR 1, L_0000020ca7a258c0, L_0000020ca7a25000, C4<0>, C4<0>;
L_0000020ca79bad40 .functor XOR 1, L_0000020ca79bb210, L_0000020ca7a24ce0, C4<0>, C4<0>;
L_0000020ca79baf00 .functor AND 1, L_0000020ca7a258c0, L_0000020ca7a25000, C4<1>, C4<1>;
L_0000020ca79ba560 .functor OR 1, L_0000020ca7a258c0, L_0000020ca7a25000, C4<0>, C4<0>;
L_0000020ca79bb360 .functor AND 1, L_0000020ca7a24ce0, L_0000020ca79ba560, C4<1>, C4<1>;
L_0000020ca79badb0 .functor OR 1, L_0000020ca79baf00, L_0000020ca79bb360, C4<0>, C4<0>;
v0000020ca79b3560_0 .net *"_ivl_0", 0 0, L_0000020ca79bb210;  1 drivers
v0000020ca79b37e0_0 .net *"_ivl_4", 0 0, L_0000020ca79baf00;  1 drivers
v0000020ca79b4b40_0 .net *"_ivl_6", 0 0, L_0000020ca79ba560;  1 drivers
v0000020ca799ba00_0 .net *"_ivl_8", 0 0, L_0000020ca79bb360;  1 drivers
v0000020ca799b0a0_0 .net "a", 0 0, L_0000020ca7a258c0;  1 drivers
v0000020ca799c180_0 .net "ans", 0 0, L_0000020ca79bad40;  1 drivers
v0000020ca799b320_0 .net "b", 0 0, L_0000020ca7a25000;  1 drivers
v0000020ca799baa0_0 .net "carry_in", 0 0, L_0000020ca7a24ce0;  1 drivers
v0000020ca799a600_0 .net "carry_out", 0 0, L_0000020ca79badb0;  1 drivers
S_0000020ca79c1820 .scope generate, "genblk1[3]" "genblk1[3]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79be7b0 .param/l "i" 0 3 27, +C4<011>;
S_0000020ca7a1a120 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca79c1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca79bafe0 .functor XOR 1, L_0000020ca7a25140, L_0000020ca7a25dc0, C4<0>, C4<0>;
L_0000020ca79bb050 .functor XOR 1, L_0000020ca79bafe0, L_0000020ca7a244c0, C4<0>, C4<0>;
L_0000020ca79ba5d0 .functor AND 1, L_0000020ca7a25140, L_0000020ca7a25dc0, C4<1>, C4<1>;
L_0000020ca79bb0c0 .functor OR 1, L_0000020ca7a25140, L_0000020ca7a25dc0, C4<0>, C4<0>;
L_0000020ca79bb280 .functor AND 1, L_0000020ca7a244c0, L_0000020ca79bb0c0, C4<1>, C4<1>;
L_0000020ca79bb1a0 .functor OR 1, L_0000020ca79ba5d0, L_0000020ca79bb280, C4<0>, C4<0>;
v0000020ca799a740_0 .net *"_ivl_0", 0 0, L_0000020ca79bafe0;  1 drivers
v0000020ca799b140_0 .net *"_ivl_4", 0 0, L_0000020ca79ba5d0;  1 drivers
v0000020ca799bb40_0 .net *"_ivl_6", 0 0, L_0000020ca79bb0c0;  1 drivers
v0000020ca799bdc0_0 .net *"_ivl_8", 0 0, L_0000020ca79bb280;  1 drivers
v0000020ca79a5290_0 .net "a", 0 0, L_0000020ca7a25140;  1 drivers
v0000020ca79a67d0_0 .net "ans", 0 0, L_0000020ca79bb050;  1 drivers
v0000020ca79a5470_0 .net "b", 0 0, L_0000020ca7a25dc0;  1 drivers
v0000020ca79a55b0_0 .net "carry_in", 0 0, L_0000020ca7a244c0;  1 drivers
v0000020ca79a5790_0 .net "carry_out", 0 0, L_0000020ca79bb1a0;  1 drivers
S_0000020ca7a1a2b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79befb0 .param/l "i" 0 3 27, +C4<0100>;
S_0000020ca7a1a440 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca79ba4f0 .functor XOR 1, L_0000020ca7a25820, L_0000020ca7a25e60, C4<0>, C4<0>;
L_0000020ca79bb2f0 .functor XOR 1, L_0000020ca79ba4f0, L_0000020ca7a251e0, C4<0>, C4<0>;
L_0000020ca79ba720 .functor AND 1, L_0000020ca7a25820, L_0000020ca7a25e60, C4<1>, C4<1>;
L_0000020ca7a283b0 .functor OR 1, L_0000020ca7a25820, L_0000020ca7a25e60, C4<0>, C4<0>;
L_0000020ca7a286c0 .functor AND 1, L_0000020ca7a251e0, L_0000020ca7a283b0, C4<1>, C4<1>;
L_0000020ca7a28880 .functor OR 1, L_0000020ca79ba720, L_0000020ca7a286c0, C4<0>, C4<0>;
v0000020ca79a5c90_0 .net *"_ivl_0", 0 0, L_0000020ca79ba4f0;  1 drivers
v0000020ca79a5d30_0 .net *"_ivl_4", 0 0, L_0000020ca79ba720;  1 drivers
v0000020ca79a5fb0_0 .net *"_ivl_6", 0 0, L_0000020ca7a283b0;  1 drivers
v0000020ca79a6410_0 .net *"_ivl_8", 0 0, L_0000020ca7a286c0;  1 drivers
v0000020ca7994650_0 .net "a", 0 0, L_0000020ca7a25820;  1 drivers
v0000020ca7993f70_0 .net "ans", 0 0, L_0000020ca79bb2f0;  1 drivers
v0000020ca79948d0_0 .net "b", 0 0, L_0000020ca7a25e60;  1 drivers
v0000020ca79943d0_0 .net "carry_in", 0 0, L_0000020ca7a251e0;  1 drivers
v0000020ca7a1b480_0 .net "carry_out", 0 0, L_0000020ca7a28880;  1 drivers
S_0000020ca7a1c5e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79beb70 .param/l "i" 0 3 27, +C4<0101>;
S_0000020ca7a1c770 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a28810 .functor XOR 1, L_0000020ca7a24740, L_0000020ca7a25280, C4<0>, C4<0>;
L_0000020ca7a28ea0 .functor XOR 1, L_0000020ca7a28810, L_0000020ca7a25fa0, C4<0>, C4<0>;
L_0000020ca7a28500 .functor AND 1, L_0000020ca7a24740, L_0000020ca7a25280, C4<1>, C4<1>;
L_0000020ca7a28dc0 .functor OR 1, L_0000020ca7a24740, L_0000020ca7a25280, C4<0>, C4<0>;
L_0000020ca7a289d0 .functor AND 1, L_0000020ca7a25fa0, L_0000020ca7a28dc0, C4<1>, C4<1>;
L_0000020ca7a288f0 .functor OR 1, L_0000020ca7a28500, L_0000020ca7a289d0, C4<0>, C4<0>;
v0000020ca7a1b980_0 .net *"_ivl_0", 0 0, L_0000020ca7a28810;  1 drivers
v0000020ca7a1a620_0 .net *"_ivl_4", 0 0, L_0000020ca7a28500;  1 drivers
v0000020ca7a1ad00_0 .net *"_ivl_6", 0 0, L_0000020ca7a28dc0;  1 drivers
v0000020ca7a1c4c0_0 .net *"_ivl_8", 0 0, L_0000020ca7a289d0;  1 drivers
v0000020ca7a1c420_0 .net "a", 0 0, L_0000020ca7a24740;  1 drivers
v0000020ca7a1bca0_0 .net "ans", 0 0, L_0000020ca7a28ea0;  1 drivers
v0000020ca7a1ba20_0 .net "b", 0 0, L_0000020ca7a25280;  1 drivers
v0000020ca7a1b3e0_0 .net "carry_in", 0 0, L_0000020ca7a25fa0;  1 drivers
v0000020ca7a1c060_0 .net "carry_out", 0 0, L_0000020ca7a288f0;  1 drivers
S_0000020ca7a1c900 .scope generate, "genblk1[6]" "genblk1[6]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bf0b0 .param/l "i" 0 3 27, +C4<0110>;
S_0000020ca7a1ca90 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a28a40 .functor XOR 1, L_0000020ca7a255a0, L_0000020ca7a253c0, C4<0>, C4<0>;
L_0000020ca7a28420 .functor XOR 1, L_0000020ca7a28a40, L_0000020ca7a24f60, C4<0>, C4<0>;
L_0000020ca7a28b20 .functor AND 1, L_0000020ca7a255a0, L_0000020ca7a253c0, C4<1>, C4<1>;
L_0000020ca7a28730 .functor OR 1, L_0000020ca7a255a0, L_0000020ca7a253c0, C4<0>, C4<0>;
L_0000020ca7a28ab0 .functor AND 1, L_0000020ca7a24f60, L_0000020ca7a28730, C4<1>, C4<1>;
L_0000020ca7a28ce0 .functor OR 1, L_0000020ca7a28b20, L_0000020ca7a28ab0, C4<0>, C4<0>;
v0000020ca7a1abc0_0 .net *"_ivl_0", 0 0, L_0000020ca7a28a40;  1 drivers
v0000020ca7a1af80_0 .net *"_ivl_4", 0 0, L_0000020ca7a28b20;  1 drivers
v0000020ca7a1bac0_0 .net *"_ivl_6", 0 0, L_0000020ca7a28730;  1 drivers
v0000020ca7a1b700_0 .net *"_ivl_8", 0 0, L_0000020ca7a28ab0;  1 drivers
v0000020ca7a1c100_0 .net "a", 0 0, L_0000020ca7a255a0;  1 drivers
v0000020ca7a1ab20_0 .net "ans", 0 0, L_0000020ca7a28420;  1 drivers
v0000020ca7a1aa80_0 .net "b", 0 0, L_0000020ca7a253c0;  1 drivers
v0000020ca7a1b8e0_0 .net "carry_in", 0 0, L_0000020ca7a24f60;  1 drivers
v0000020ca7a1b7a0_0 .net "carry_out", 0 0, L_0000020ca7a28ce0;  1 drivers
S_0000020ca7a1cc20 .scope generate, "genblk1[7]" "genblk1[7]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bea70 .param/l "i" 0 3 27, +C4<0111>;
S_0000020ca7a1d760 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a28e30 .functor XOR 1, L_0000020ca7a26040, L_0000020ca7a25aa0, C4<0>, C4<0>;
L_0000020ca7a28570 .functor XOR 1, L_0000020ca7a28e30, L_0000020ca7a247e0, C4<0>, C4<0>;
L_0000020ca7a28d50 .functor AND 1, L_0000020ca7a26040, L_0000020ca7a25aa0, C4<1>, C4<1>;
L_0000020ca7a28b90 .functor OR 1, L_0000020ca7a26040, L_0000020ca7a25aa0, C4<0>, C4<0>;
L_0000020ca7a28c00 .functor AND 1, L_0000020ca7a247e0, L_0000020ca7a28b90, C4<1>, C4<1>;
L_0000020ca7a28960 .functor OR 1, L_0000020ca7a28d50, L_0000020ca7a28c00, C4<0>, C4<0>;
v0000020ca7a1b340_0 .net *"_ivl_0", 0 0, L_0000020ca7a28e30;  1 drivers
v0000020ca7a1bb60_0 .net *"_ivl_4", 0 0, L_0000020ca7a28d50;  1 drivers
v0000020ca7a1bd40_0 .net *"_ivl_6", 0 0, L_0000020ca7a28b90;  1 drivers
v0000020ca7a1b520_0 .net *"_ivl_8", 0 0, L_0000020ca7a28c00;  1 drivers
v0000020ca7a1ac60_0 .net "a", 0 0, L_0000020ca7a26040;  1 drivers
v0000020ca7a1ada0_0 .net "ans", 0 0, L_0000020ca7a28570;  1 drivers
v0000020ca7a1bde0_0 .net "b", 0 0, L_0000020ca7a25aa0;  1 drivers
v0000020ca7a1b5c0_0 .net "carry_in", 0 0, L_0000020ca7a247e0;  1 drivers
v0000020ca7a1a800_0 .net "carry_out", 0 0, L_0000020ca7a28960;  1 drivers
S_0000020ca7a1d2b0 .scope generate, "genblk1[8]" "genblk1[8]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bee30 .param/l "i" 0 3 27, +C4<01000>;
S_0000020ca7a1da80 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1d2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a285e0 .functor XOR 1, L_0000020ca7a25960, L_0000020ca7a24920, C4<0>, C4<0>;
L_0000020ca7a28c70 .functor XOR 1, L_0000020ca7a285e0, L_0000020ca7a24a60, C4<0>, C4<0>;
L_0000020ca7a28f10 .functor AND 1, L_0000020ca7a25960, L_0000020ca7a24920, C4<1>, C4<1>;
L_0000020ca7a290d0 .functor OR 1, L_0000020ca7a25960, L_0000020ca7a24920, C4<0>, C4<0>;
L_0000020ca7a282d0 .functor AND 1, L_0000020ca7a24a60, L_0000020ca7a290d0, C4<1>, C4<1>;
L_0000020ca7a28f80 .functor OR 1, L_0000020ca7a28f10, L_0000020ca7a282d0, C4<0>, C4<0>;
v0000020ca7a1c240_0 .net *"_ivl_0", 0 0, L_0000020ca7a285e0;  1 drivers
v0000020ca7a1b840_0 .net *"_ivl_4", 0 0, L_0000020ca7a28f10;  1 drivers
v0000020ca7a1a8a0_0 .net *"_ivl_6", 0 0, L_0000020ca7a290d0;  1 drivers
v0000020ca7a1c2e0_0 .net *"_ivl_8", 0 0, L_0000020ca7a282d0;  1 drivers
v0000020ca7a1a6c0_0 .net "a", 0 0, L_0000020ca7a25960;  1 drivers
v0000020ca7a1b660_0 .net "ans", 0 0, L_0000020ca7a28c70;  1 drivers
v0000020ca7a1b020_0 .net "b", 0 0, L_0000020ca7a24920;  1 drivers
v0000020ca7a1ae40_0 .net "carry_in", 0 0, L_0000020ca7a24a60;  1 drivers
v0000020ca7a1a760_0 .net "carry_out", 0 0, L_0000020ca7a28f80;  1 drivers
S_0000020ca7a1d8f0 .scope generate, "genblk1[9]" "genblk1[9]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79be570 .param/l "i" 0 3 27, +C4<01001>;
S_0000020ca7a1d120 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a29140 .functor XOR 1, L_0000020ca7a24b00, L_0000020ca7a260e0, C4<0>, C4<0>;
L_0000020ca7a28ff0 .functor XOR 1, L_0000020ca7a29140, L_0000020ca7a24ba0, C4<0>, C4<0>;
L_0000020ca7a29060 .functor AND 1, L_0000020ca7a24b00, L_0000020ca7a260e0, C4<1>, C4<1>;
L_0000020ca7a287a0 .functor OR 1, L_0000020ca7a24b00, L_0000020ca7a260e0, C4<0>, C4<0>;
L_0000020ca7a28650 .functor AND 1, L_0000020ca7a24ba0, L_0000020ca7a287a0, C4<1>, C4<1>;
L_0000020ca7a28340 .functor OR 1, L_0000020ca7a29060, L_0000020ca7a28650, C4<0>, C4<0>;
v0000020ca7a1bc00_0 .net *"_ivl_0", 0 0, L_0000020ca7a29140;  1 drivers
v0000020ca7a1a940_0 .net *"_ivl_4", 0 0, L_0000020ca7a29060;  1 drivers
v0000020ca7a1be80_0 .net *"_ivl_6", 0 0, L_0000020ca7a287a0;  1 drivers
v0000020ca7a1bf20_0 .net *"_ivl_8", 0 0, L_0000020ca7a28650;  1 drivers
v0000020ca7a1bfc0_0 .net "a", 0 0, L_0000020ca7a24b00;  1 drivers
v0000020ca7a1c1a0_0 .net "ans", 0 0, L_0000020ca7a28ff0;  1 drivers
v0000020ca7a1a9e0_0 .net "b", 0 0, L_0000020ca7a260e0;  1 drivers
v0000020ca7a1aee0_0 .net "carry_in", 0 0, L_0000020ca7a24ba0;  1 drivers
v0000020ca7a1c380_0 .net "carry_out", 0 0, L_0000020ca7a28340;  1 drivers
S_0000020ca7a1dc10 .scope generate, "genblk1[10]" "genblk1[10]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bec30 .param/l "i" 0 3 27, +C4<01010>;
S_0000020ca7a1d440 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1dc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a28490 .functor XOR 1, L_0000020ca7a24240, L_0000020ca7a25460, C4<0>, C4<0>;
L_0000020ca7a28260 .functor XOR 1, L_0000020ca7a28490, L_0000020ca7a25500, C4<0>, C4<0>;
L_0000020ca79bb3d0 .functor AND 1, L_0000020ca7a24240, L_0000020ca7a25460, C4<1>, C4<1>;
L_0000020ca7a2b050 .functor OR 1, L_0000020ca7a24240, L_0000020ca7a25460, C4<0>, C4<0>;
L_0000020ca7a2b440 .functor AND 1, L_0000020ca7a25500, L_0000020ca7a2b050, C4<1>, C4<1>;
L_0000020ca7a2af70 .functor OR 1, L_0000020ca79bb3d0, L_0000020ca7a2b440, C4<0>, C4<0>;
v0000020ca7a1b0c0_0 .net *"_ivl_0", 0 0, L_0000020ca7a28490;  1 drivers
v0000020ca7a1b160_0 .net *"_ivl_4", 0 0, L_0000020ca79bb3d0;  1 drivers
v0000020ca7a1b200_0 .net *"_ivl_6", 0 0, L_0000020ca7a2b050;  1 drivers
v0000020ca7a1b2a0_0 .net *"_ivl_8", 0 0, L_0000020ca7a2b440;  1 drivers
v0000020ca7a1e130_0 .net "a", 0 0, L_0000020ca7a24240;  1 drivers
v0000020ca7a1e4f0_0 .net "ans", 0 0, L_0000020ca7a28260;  1 drivers
v0000020ca7a1f7b0_0 .net "b", 0 0, L_0000020ca7a25460;  1 drivers
v0000020ca7a1f2b0_0 .net "carry_in", 0 0, L_0000020ca7a25500;  1 drivers
v0000020ca7a1eb30_0 .net "carry_out", 0 0, L_0000020ca7a2af70;  1 drivers
S_0000020ca7a1d5d0 .scope generate, "genblk1[11]" "genblk1[11]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bf0f0 .param/l "i" 0 3 27, +C4<01011>;
S_0000020ca7a1ce00 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a2adb0 .functor XOR 1, L_0000020ca7a25a00, L_0000020ca7a25640, C4<0>, C4<0>;
L_0000020ca7a2b0c0 .functor XOR 1, L_0000020ca7a2adb0, L_0000020ca7a24c40, C4<0>, C4<0>;
L_0000020ca7a2afe0 .functor AND 1, L_0000020ca7a25a00, L_0000020ca7a25640, C4<1>, C4<1>;
L_0000020ca7a2a9c0 .functor OR 1, L_0000020ca7a25a00, L_0000020ca7a25640, C4<0>, C4<0>;
L_0000020ca7a2ab10 .functor AND 1, L_0000020ca7a24c40, L_0000020ca7a2a9c0, C4<1>, C4<1>;
L_0000020ca7a2b130 .functor OR 1, L_0000020ca7a2afe0, L_0000020ca7a2ab10, C4<0>, C4<0>;
v0000020ca7a1deb0_0 .net *"_ivl_0", 0 0, L_0000020ca7a2adb0;  1 drivers
v0000020ca7a1edb0_0 .net *"_ivl_4", 0 0, L_0000020ca7a2afe0;  1 drivers
v0000020ca7a1e1d0_0 .net *"_ivl_6", 0 0, L_0000020ca7a2a9c0;  1 drivers
v0000020ca7a1e590_0 .net *"_ivl_8", 0 0, L_0000020ca7a2ab10;  1 drivers
v0000020ca7a1f5d0_0 .net "a", 0 0, L_0000020ca7a25a00;  1 drivers
v0000020ca7a1e3b0_0 .net "ans", 0 0, L_0000020ca7a2b0c0;  1 drivers
v0000020ca7a1f670_0 .net "b", 0 0, L_0000020ca7a25640;  1 drivers
v0000020ca7a1f030_0 .net "carry_in", 0 0, L_0000020ca7a24c40;  1 drivers
v0000020ca7a1e450_0 .net "carry_out", 0 0, L_0000020ca7a2b130;  1 drivers
S_0000020ca7a1cf90 .scope generate, "genblk1[12]" "genblk1[12]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79beab0 .param/l "i" 0 3 27, +C4<01100>;
S_0000020ca7a1fe20 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a2a870 .functor XOR 1, L_0000020ca7a24d80, L_0000020ca7a24ec0, C4<0>, C4<0>;
L_0000020ca7a2a5d0 .functor XOR 1, L_0000020ca7a2a870, L_0000020ca7a2c8d0, C4<0>, C4<0>;
L_0000020ca7a2ae20 .functor AND 1, L_0000020ca7a24d80, L_0000020ca7a24ec0, C4<1>, C4<1>;
L_0000020ca7a2b1a0 .functor OR 1, L_0000020ca7a24d80, L_0000020ca7a24ec0, C4<0>, C4<0>;
L_0000020ca7a2a950 .functor AND 1, L_0000020ca7a2c8d0, L_0000020ca7a2b1a0, C4<1>, C4<1>;
L_0000020ca7a2b2f0 .functor OR 1, L_0000020ca7a2ae20, L_0000020ca7a2a950, C4<0>, C4<0>;
v0000020ca7a1e630_0 .net *"_ivl_0", 0 0, L_0000020ca7a2a870;  1 drivers
v0000020ca7a1f170_0 .net *"_ivl_4", 0 0, L_0000020ca7a2ae20;  1 drivers
v0000020ca7a1f850_0 .net *"_ivl_6", 0 0, L_0000020ca7a2b1a0;  1 drivers
v0000020ca7a1e310_0 .net *"_ivl_8", 0 0, L_0000020ca7a2a950;  1 drivers
v0000020ca7a1e950_0 .net "a", 0 0, L_0000020ca7a24d80;  1 drivers
v0000020ca7a1ec70_0 .net "ans", 0 0, L_0000020ca7a2a5d0;  1 drivers
v0000020ca7a1ed10_0 .net "b", 0 0, L_0000020ca7a24ec0;  1 drivers
v0000020ca7a1e090_0 .net "carry_in", 0 0, L_0000020ca7a2c8d0;  1 drivers
v0000020ca7a1e6d0_0 .net "carry_out", 0 0, L_0000020ca7a2b2f0;  1 drivers
S_0000020ca7a20780 .scope generate, "genblk1[13]" "genblk1[13]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bf170 .param/l "i" 0 3 27, +C4<01101>;
S_0000020ca7a21400 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a20780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a2aa30 .functor XOR 1, L_0000020ca7a2cfb0, L_0000020ca7a2b9d0, C4<0>, C4<0>;
L_0000020ca7a2acd0 .functor XOR 1, L_0000020ca7a2aa30, L_0000020ca7a2b750, C4<0>, C4<0>;
L_0000020ca7a2b3d0 .functor AND 1, L_0000020ca7a2cfb0, L_0000020ca7a2b9d0, C4<1>, C4<1>;
L_0000020ca7a2a8e0 .functor OR 1, L_0000020ca7a2cfb0, L_0000020ca7a2b9d0, C4<0>, C4<0>;
L_0000020ca7a2aaa0 .functor AND 1, L_0000020ca7a2b750, L_0000020ca7a2a8e0, C4<1>, C4<1>;
L_0000020ca7a2a560 .functor OR 1, L_0000020ca7a2b3d0, L_0000020ca7a2aaa0, C4<0>, C4<0>;
v0000020ca7a1f710_0 .net *"_ivl_0", 0 0, L_0000020ca7a2aa30;  1 drivers
v0000020ca7a1e270_0 .net *"_ivl_4", 0 0, L_0000020ca7a2b3d0;  1 drivers
v0000020ca7a1e770_0 .net *"_ivl_6", 0 0, L_0000020ca7a2a8e0;  1 drivers
v0000020ca7a1f3f0_0 .net *"_ivl_8", 0 0, L_0000020ca7a2aaa0;  1 drivers
v0000020ca7a1e810_0 .net "a", 0 0, L_0000020ca7a2cfb0;  1 drivers
v0000020ca7a1f8f0_0 .net "ans", 0 0, L_0000020ca7a2acd0;  1 drivers
v0000020ca7a1f0d0_0 .net "b", 0 0, L_0000020ca7a2b9d0;  1 drivers
v0000020ca7a1f990_0 .net "carry_in", 0 0, L_0000020ca7a2b750;  1 drivers
v0000020ca7a1f490_0 .net "carry_out", 0 0, L_0000020ca7a2a560;  1 drivers
S_0000020ca7a1ffb0 .scope generate, "genblk1[14]" "genblk1[14]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79bf130 .param/l "i" 0 3 27, +C4<01110>;
S_0000020ca7a205f0 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a1ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a2b210 .functor XOR 1, L_0000020ca7a2c6f0, L_0000020ca7a2c970, C4<0>, C4<0>;
L_0000020ca7a2b360 .functor XOR 1, L_0000020ca7a2b210, L_0000020ca7a2cdd0, C4<0>, C4<0>;
L_0000020ca7a2ae90 .functor AND 1, L_0000020ca7a2c6f0, L_0000020ca7a2c970, C4<1>, C4<1>;
L_0000020ca7a2b280 .functor OR 1, L_0000020ca7a2c6f0, L_0000020ca7a2c970, C4<0>, C4<0>;
L_0000020ca7a2ac60 .functor AND 1, L_0000020ca7a2cdd0, L_0000020ca7a2b280, C4<1>, C4<1>;
L_0000020ca7a2a640 .functor OR 1, L_0000020ca7a2ae90, L_0000020ca7a2ac60, C4<0>, C4<0>;
v0000020ca7a1f210_0 .net *"_ivl_0", 0 0, L_0000020ca7a2b210;  1 drivers
v0000020ca7a1ee50_0 .net *"_ivl_4", 0 0, L_0000020ca7a2ae90;  1 drivers
v0000020ca7a1ebd0_0 .net *"_ivl_6", 0 0, L_0000020ca7a2b280;  1 drivers
v0000020ca7a1fc10_0 .net *"_ivl_8", 0 0, L_0000020ca7a2ac60;  1 drivers
v0000020ca7a1e8b0_0 .net "a", 0 0, L_0000020ca7a2c6f0;  1 drivers
v0000020ca7a1fa30_0 .net "ans", 0 0, L_0000020ca7a2b360;  1 drivers
v0000020ca7a1fad0_0 .net "b", 0 0, L_0000020ca7a2c970;  1 drivers
v0000020ca7a1fb70_0 .net "carry_in", 0 0, L_0000020ca7a2cdd0;  1 drivers
v0000020ca7a1eef0_0 .net "carry_out", 0 0, L_0000020ca7a2a640;  1 drivers
S_0000020ca7a21a40 .scope generate, "genblk1[15]" "genblk1[15]" 3 27, 3 27 0, S_0000020ca793dbf0;
 .timescale 0 0;
P_0000020ca79beaf0 .param/l "i" 0 3 27, +C4<01111>;
S_0000020ca7a218b0 .scope module, "fa" "FullAdder" 3 28, 3 44 0, S_0000020ca7a21a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "carry_out";
    .port_info 4 /OUTPUT 1 "ans";
L_0000020ca7a2a6b0 .functor XOR 1, L_0000020ca7a2d0f0, L_0000020ca7a2c290, C4<0>, C4<0>;
L_0000020ca7a2ad40 .functor XOR 1, L_0000020ca7a2a6b0, L_0000020ca7a2bbb0, C4<0>, C4<0>;
L_0000020ca7a2a720 .functor AND 1, L_0000020ca7a2d0f0, L_0000020ca7a2c290, C4<1>, C4<1>;
L_0000020ca7a2af00 .functor OR 1, L_0000020ca7a2d0f0, L_0000020ca7a2c290, C4<0>, C4<0>;
L_0000020ca7a2a790 .functor AND 1, L_0000020ca7a2bbb0, L_0000020ca7a2af00, C4<1>, C4<1>;
L_0000020ca7a2a800 .functor OR 1, L_0000020ca7a2a720, L_0000020ca7a2a790, C4<0>, C4<0>;
v0000020ca7a1ef90_0 .net *"_ivl_0", 0 0, L_0000020ca7a2a6b0;  1 drivers
v0000020ca7a1e9f0_0 .net *"_ivl_4", 0 0, L_0000020ca7a2a720;  1 drivers
v0000020ca7a1ea90_0 .net *"_ivl_6", 0 0, L_0000020ca7a2af00;  1 drivers
v0000020ca7a1df50_0 .net *"_ivl_8", 0 0, L_0000020ca7a2a790;  1 drivers
v0000020ca7a1f530_0 .net "a", 0 0, L_0000020ca7a2d0f0;  1 drivers
v0000020ca7a1f350_0 .net "ans", 0 0, L_0000020ca7a2ad40;  1 drivers
v0000020ca7a1fcb0_0 .net "b", 0 0, L_0000020ca7a2c290;  1 drivers
v0000020ca7a1de10_0 .net "carry_in", 0 0, L_0000020ca7a2bbb0;  1 drivers
v0000020ca7a1dff0_0 .net "carry_out", 0 0, L_0000020ca7a2a800;  1 drivers
    .scope S_0000020ca79bda70;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020ca7a25c80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000020ca7a25c80_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 30 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0000020ca7a25d20_0, 0, 16;
    %vpi_func 2 31 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0000020ca7a24880_0, 0, 16;
    %load/vec4 v0000020ca7a25d20_0;
    %pad/u 17;
    %load/vec4 v0000020ca7a24880_0;
    %pad/u 17;
    %add;
    %store/vec4 v0000020ca7a24380_0, 0, 17;
    %delay 1, 0;
    %vpi_call 2 35 "$display", "TESTCASE %d: %d + %d = %d carry: %d", v0000020ca7a25c80_0, v0000020ca7a25d20_0, v0000020ca7a24880_0, v0000020ca7a24560_0, v0000020ca7a256e0_0 {0 0 0};
    %load/vec4 v0000020ca7a24560_0;
    %load/vec4 v0000020ca7a24380_0;
    %parti/s 16, 0, 2;
    %cmp/ne;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020ca7a256e0_0;
    %load/vec4 v0000020ca7a24380_0;
    %parti/s 1, 16, 6;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 6, 4;
T_0.4;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 38 "$display", "Wrong Answer!" {0 0 0};
T_0.2 ;
    %load/vec4 v0000020ca7a25c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ca7a25c80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 41 "$display", "Congratulations! You have passed all of the tests." {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_adder.v";
    "./adder.v";
