{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713863165853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863165854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:06:05 2024 " "Processing started: Tue Apr 23 16:06:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863165854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863165854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863165854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713863166173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713863166173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hightway_controller.v(17) " "Verilog HDL information at hightway_controller.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713863172687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightway_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hightway_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hightway_controller " "Found entity 1: hightway_controller" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countryroad_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file countryroad_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 countryroad_controller " "Found entity 1: countryroad_controller" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 1 1 " "Found 1 design units, including 1 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713863172718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:DB " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:DB\"" {  } { { "traffic_light.v" "DB" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hightway_controller hightway_controller:HW " "Elaborating entity \"hightway_controller\" for hierarchy \"hightway_controller:HW\"" {  } { { "traffic_light.v" "HW" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172720 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_h hightway_controller.v(30) " "Verilog HDL Always Construct warning at hightway_controller.v(30): inferring latch(es) for variable \"start_h\", which holds its previous value in one or more paths through the always construct" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863172721 "|traffic_light|hightway_controller:HW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_r hightway_controller.v(30) " "Verilog HDL Always Construct warning at hightway_controller.v(30): inferring latch(es) for variable \"enable_r\", which holds its previous value in one or more paths through the always construct" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863172721 "|traffic_light|hightway_controller:HW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_r hightway_controller.v(30) " "Inferred latch for \"enable_r\" at hightway_controller.v(30)" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172721 "|traffic_light|hightway_controller:HW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_h hightway_controller.v(30) " "Inferred latch for \"start_h\" at hightway_controller.v(30)" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172721 "|traffic_light|hightway_controller:HW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countryroad_controller countryroad_controller:CR " "Elaborating entity \"countryroad_controller\" for hierarchy \"countryroad_controller:CR\"" {  } { { "traffic_light.v" "CR" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_prev countryroad_controller.v(14) " "Verilog HDL or VHDL warning at countryroad_controller.v(14): object \"car_prev\" assigned a value but never read" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713863172722 "|traffic_light|countryroad_controller:CR"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "countryroad_controller.v(27) " "Verilog HDL warning at countryroad_controller.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1713863172722 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_r countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"start_r\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_h countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"enable_h\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_h countryroad_controller.v(35) " "Inferred latch for \"enable_h\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_r countryroad_controller.v(35) " "Inferred latch for \"start_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.green_r countryroad_controller.v(35) " "Inferred latch for \"NextState.green_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.yellow_r countryroad_controller.v(35) " "Inferred latch for \"NextState.yellow_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.red_r countryroad_controller.v(35) " "Inferred latch for \"NextState.red_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863172723 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WSGN_SEARCH_FILE" "one_hz_clock.v 1 1 " "Using design file one_hz_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713863172741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:one_Hz " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:one_Hz\"" {  } { { "traffic_light.v" "one_Hz" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863172743 "|traffic_light|one_hz_clock:one_Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:T " "Elaborating entity \"timer\" for hierarchy \"timer:T\"" {  } { { "traffic_light.v" "T" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 timer.v(28) " "Verilog HDL assignment warning at timer.v(28): truncated value with size 32 to match size of target (6)" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863172744 "|traffic_light|timer:T"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights lights:Led " "Elaborating entity \"lights\" for hierarchy \"lights:Led\"" {  } { { "traffic_light.v" "Led" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172744 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens lights.v(25) " "Verilog HDL Always Construct warning at lights.v(25): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713863172745 "|traffic_light|lights:Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones lights.v(38) " "Verilog HDL Always Construct warning at lights.v(38): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713863172745 "|traffic_light|lights:Led"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lights.v(53) " "Verilog HDL Case Statement information at lights.v(53): all case item expressions in this case statement are onehot" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713863172745 "|traffic_light|lights:Led"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lights.v(61) " "Verilog HDL Case Statement information at lights.v(61): all case item expressions in this case statement are onehot" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713863172745 "|traffic_light|lights:Led"}
{ "Warning" "WSGN_SEARCH_FILE" "binarytobcd.v 1 1 " "Using design file binarytobcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863172756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713863172756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD lights:Led\|BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"lights:Led\|BinaryToBCD:BCD\"" {  } { { "lights.v" "BCD" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863172756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarytobcd.v(16) " "Verilog HDL assignment warning at binarytobcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863172757 "|traffic_light|lights:Led|BinaryToBCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarytobcd.v(14) " "Verilog HDL assignment warning at binarytobcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863172757 "|traffic_light|lights:Led|BinaryToBCD:BCD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713863173189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|enable_h " "Latch countryroad_controller:CR\|enable_h has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countryroad_controller:CR\|CurrentState.yellow_r " "Ports D and ENA on the latch are fed by the same signal countryroad_controller:CR\|CurrentState.yellow_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863173195 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863173195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|NextState.red_r_146 " "Latch countryroad_controller:CR\|NextState.red_r_146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hightway_controller:HW\|enable_r " "Ports D and ENA on the latch are fed by the same signal hightway_controller:HW\|enable_r" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863173195 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863173195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|NextState.green_r_122 " "Latch countryroad_controller:CR\|NextState.green_r_122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hightway_controller:HW\|enable_r " "Ports D and ENA on the latch are fed by the same signal hightway_controller:HW\|enable_r" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863173195 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863173195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|start_r " "Latch countryroad_controller:CR\|start_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countryroad_controller:CR\|CurrentState.red_r " "Ports D and ENA on the latch are fed by the same signal countryroad_controller:CR\|CurrentState.red_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863173195 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863173195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_light_h\[5\] GND " "Pin \"seg_light_h\[5\]\" is stuck at GND" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863173266 "|traffic_light|seg_light_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_light_r\[5\] GND " "Pin \"seg_light_r\[5\]\" is stuck at GND" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863173266 "|traffic_light|seg_light_r[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713863173266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713863173353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863173763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713863173857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863173857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713863173894 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713863173894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713863173894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713863173894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863173913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:06:13 2024 " "Processing ended: Tue Apr 23 16:06:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863173913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863173913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863173913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863173913 ""}
