<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: uart1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">uart1.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="uart1_8h__dep__incl.gif" border="0" usemap="#auart1_8hdep" alt=""/></div>
</div>
</div>
<p><a href="uart1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa56cab56ec44777642f596f2c82e331d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#aa56cab56ec44777642f596f2c82e331d">REG_UART1_BRGR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A20U)</td></tr>
<tr class="memdesc:aa56cab56ec44777642f596f2c82e331d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Baud Rate Generator Register  <br /></td></tr>
<tr class="separator:aa56cab56ec44777642f596f2c82e331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade307de3ef9571d6c8adad1d67e243f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#ade307de3ef9571d6c8adad1d67e243f2">REG_UART1_CMPR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A24U)</td></tr>
<tr class="memdesc:ade307de3ef9571d6c8adad1d67e243f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Comparison Register  <br /></td></tr>
<tr class="separator:ade307de3ef9571d6c8adad1d67e243f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecd346e3a81d8d023fd85248fe065b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a2ecd346e3a81d8d023fd85248fe065b8">REG_UART1_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A00U)</td></tr>
<tr class="memdesc:a2ecd346e3a81d8d023fd85248fe065b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Control Register  <br /></td></tr>
<tr class="separator:a2ecd346e3a81d8d023fd85248fe065b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1170b1012543e53a6c17a552aa2692d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a1170b1012543e53a6c17a552aa2692d4">REG_UART1_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A0CU)</td></tr>
<tr class="memdesc:a1170b1012543e53a6c17a552aa2692d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a1170b1012543e53a6c17a552aa2692d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9a596dc3c096cedc93092f4118b4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a7e9a596dc3c096cedc93092f4118b4ef">REG_UART1_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A08U)</td></tr>
<tr class="memdesc:a7e9a596dc3c096cedc93092f4118b4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a7e9a596dc3c096cedc93092f4118b4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497b50becf052e59f61443a990ece1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a497b50becf052e59f61443a990ece1b6">REG_UART1_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A10U)</td></tr>
<tr class="memdesc:a497b50becf052e59f61443a990ece1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a497b50becf052e59f61443a990ece1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989c937631583599cf74ec5459c0a221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a989c937631583599cf74ec5459c0a221">REG_UART1_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A04U)</td></tr>
<tr class="memdesc:a989c937631583599cf74ec5459c0a221"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Mode Register  <br /></td></tr>
<tr class="separator:a989c937631583599cf74ec5459c0a221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734bf64b8edfe0ec0768f09841bd8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a734bf64b8edfe0ec0768f09841bd8b48">REG_UART1_RHR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A18U)</td></tr>
<tr class="memdesc:a734bf64b8edfe0ec0768f09841bd8b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Receive Holding Register  <br /></td></tr>
<tr class="separator:a734bf64b8edfe0ec0768f09841bd8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc8eae986c2f41bddf7417f7a807a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#abcc8eae986c2f41bddf7417f7a807a70">REG_UART1_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A14U)</td></tr>
<tr class="memdesc:abcc8eae986c2f41bddf7417f7a807a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Status Register  <br /></td></tr>
<tr class="separator:abcc8eae986c2f41bddf7417f7a807a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e91fb793e33b7c996c0e9ae81612fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a9e91fb793e33b7c996c0e9ae81612fea">REG_UART1_THR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A1CU)</td></tr>
<tr class="memdesc:a9e91fb793e33b7c996c0e9ae81612fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a9e91fb793e33b7c996c0e9ae81612fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0617eb53b697e260895d39259ce465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#abc0617eb53b697e260895d39259ce465">REG_UART1_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0AFCU)</td></tr>
<tr class="memdesc:abc0617eb53b697e260895d39259ce465"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Version Register  <br /></td></tr>
<tr class="separator:abc0617eb53b697e260895d39259ce465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c73ce2c9dacb9dca774fcd743f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart1_8h.html#a5f9c73ce2c9dacb9dca774fcd743f6a8">REG_UART1_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0AE4U)</td></tr>
<tr class="memdesc:a5f9c73ce2c9dacb9dca774fcd743f6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART1) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a5f9c73ce2c9dacb9dca774fcd743f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa56cab56ec44777642f596f2c82e331d" name="aa56cab56ec44777642f596f2c82e331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56cab56ec44777642f596f2c82e331d">&#9670;&#160;</a></span>REG_UART1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_BRGR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00061">61</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="ade307de3ef9571d6c8adad1d67e243f2" name="ade307de3ef9571d6c8adad1d67e243f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade307de3ef9571d6c8adad1d67e243f2">&#9670;&#160;</a></span>REG_UART1_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_CMPR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Comparison Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00062">62</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a2ecd346e3a81d8d023fd85248fe065b8" name="a2ecd346e3a81d8d023fd85248fe065b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ecd346e3a81d8d023fd85248fe065b8">&#9670;&#160;</a></span>REG_UART1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Control Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00053">53</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a1170b1012543e53a6c17a552aa2692d4" name="a1170b1012543e53a6c17a552aa2692d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1170b1012543e53a6c17a552aa2692d4">&#9670;&#160;</a></span>REG_UART1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00056">56</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a7e9a596dc3c096cedc93092f4118b4ef" name="a7e9a596dc3c096cedc93092f4118b4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9a596dc3c096cedc93092f4118b4ef">&#9670;&#160;</a></span>REG_UART1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00055">55</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a497b50becf052e59f61443a990ece1b6" name="a497b50becf052e59f61443a990ece1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497b50becf052e59f61443a990ece1b6">&#9670;&#160;</a></span>REG_UART1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00057">57</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a989c937631583599cf74ec5459c0a221" name="a989c937631583599cf74ec5459c0a221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989c937631583599cf74ec5459c0a221">&#9670;&#160;</a></span>REG_UART1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0A04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00054">54</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a734bf64b8edfe0ec0768f09841bd8b48" name="a734bf64b8edfe0ec0768f09841bd8b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734bf64b8edfe0ec0768f09841bd8b48">&#9670;&#160;</a></span>REG_UART1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_RHR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00059">59</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="abcc8eae986c2f41bddf7417f7a807a70" name="abcc8eae986c2f41bddf7417f7a807a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc8eae986c2f41bddf7417f7a807a70">&#9670;&#160;</a></span>REG_UART1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0A14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Status Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00058">58</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a9e91fb793e33b7c996c0e9ae81612fea" name="a9e91fb793e33b7c996c0e9ae81612fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e91fb793e33b7c996c0e9ae81612fea">&#9670;&#160;</a></span>REG_UART1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_THR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E0A1CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00060">60</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="abc0617eb53b697e260895d39259ce465" name="abc0617eb53b697e260895d39259ce465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0617eb53b697e260895d39259ce465">&#9670;&#160;</a></span>REG_UART1_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400E0AFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Version Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00064">64</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
<a id="a5f9c73ce2c9dacb9dca774fcd743f6a8" name="a5f9c73ce2c9dacb9dca774fcd743f6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c73ce2c9dacb9dca774fcd743f6a8">&#9670;&#160;</a></span>REG_UART1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART1_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E0AE4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART1) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="uart1_8h_source.html#l00063">63</a> of file <a class="el" href="uart1_8h_source.html">uart1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
