Drill report for /Users/Thermiteplazma/Documents/GitHub/rack_programer-hardware/CI_ComPCB/CI_ComPCB.kicad_pcb
Created on Tuesday, January 11, 2022 at 04:09:44 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'CI_ComPCB-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.406mm  0.0160"  (22 holes)
    T2  0.762mm  0.0300"  (30 holes)
    T3  0.890mm  0.0350"  (12 holes)
    T4  1.000mm  0.0394"  (3 holes)
    T5  1.570mm  0.0618"  (2 holes)
    T6  3.200mm  0.1260"  (4 holes)

    Total plated holes count 73


Drill file 'CI_ComPCB-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  3.250mm  0.1280"  (2 holes)

    Total unplated holes count 2
