

================================================================
== Vivado HLS Report for 'assignment5'
================================================================
* Date:           Thu Mar 27 07:44:43 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 4.914 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169| 4.225 us | 4.225 us |  169|  169|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      168|      168|        42|          -|          -|     4|    no    |
        | + Loop 1.1      |       40|       40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       60|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       24|      -|      996|      943|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       60|    -|
|Register             |        -|      -|       43|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       24|      1|     1039|     1063|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |assignment5_AXILiteS_s_axi_U  |assignment5_AXILiteS_s_axi  |       24|      0|  996|  880|    0|
    |assignment5_mux_4bkb_U1       |assignment5_mux_4bkb        |        0|      0|    0|   21|    0|
    |assignment5_mux_4bkb_U2       |assignment5_mux_4bkb        |        0|      0|    0|   21|    0|
    |assignment5_mux_4bkb_U3       |assignment5_mux_4bkb        |        0|      0|    0|   21|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |       24|      0|  996|  943|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |assignment5_mac_mcud_U4  |assignment5_mac_mcud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_275_p2          |     +    |      0|  0|  11|           3|           1|
    |j_fu_291_p2          |     +    |      0|  0|  11|           3|           1|
    |k_fu_315_p2          |     +    |      0|  0|  11|           3|           1|
    |icmp_ln16_fu_269_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln17_fu_285_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln18_fu_309_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  60|          18|          15|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_236  |   9|          2|    3|          6|
    |j_0_reg_247  |   9|          2|    3|          6|
    |k_0_reg_258  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   10|         24|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_arr2_0_V_addr_reg_426     |  2|   0|    2|          0|
    |ap_arr2_1_V_addr_reg_431     |  2|   0|    2|          0|
    |ap_arr2_2_V_addr_reg_436     |  2|   0|    2|          0|
    |ap_arr2_3_V_addr_reg_441     |  2|   0|    2|          0|
    |ap_arr_mult_0_V_add_reg_406  |  2|   0|    2|          0|
    |ap_arr_mult_1_V_add_reg_411  |  2|   0|    2|          0|
    |ap_arr_mult_2_V_add_reg_416  |  2|   0|    2|          0|
    |ap_arr_mult_3_V_add_reg_421  |  2|   0|    2|          0|
    |i_0_reg_236                  |  3|   0|    3|          0|
    |i_reg_387                    |  3|   0|    3|          0|
    |j_0_reg_247                  |  3|   0|    3|          0|
    |j_reg_401                    |  3|   0|    3|          0|
    |k_0_reg_258                  |  3|   0|    3|          0|
    |k_reg_449                    |  3|   0|    3|          0|
    |trunc_ln215_reg_474          |  2|   0|    2|          0|
    |trunc_ln700_reg_392          |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 43|   0|   43|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  assignment5 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  assignment5 | return value |
|interrupt               | out |    1| ap_ctrl_hs |  assignment5 | return value |
+------------------------+-----+-----+------------+--------------+--------------+

