Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 16:09:00 2024
| Host         : DB3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uled/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: useg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.499        0.000                      0                 2788        0.186        0.000                      0                 2788        2.633        0.000                       0                  1234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 50.000}       100.000         10.000          
  clk_out2_cpuclk  {0.000 25.000}       50.000          20.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       29.044        0.000                      0                 2720        0.186        0.000                      0                 2720       49.500        0.000                       0                  1223  
  clk_out2_cpuclk       22.609        0.000                      0                    4        0.277        0.000                      0                    4       24.500        0.000                       0                     7  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       16.190        0.000                      0                 1088       23.780        0.000                      0                 1088  
clk_out1_cpuclk  clk_out2_cpuclk        6.499        0.000                      0                    3       24.471        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_cpuclk    clk_out1_cpuclk         21.647        0.000                      0                   32       24.954        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       29.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.171ns  (logic 4.681ns (20.202%)  route 18.490ns (79.798%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 50.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.461 r  uIFetch/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.461    uIFetch/PC_reg[24]_i_1_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.784 r  uIFetch/PC_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.784    uIFetch/PC_reg[28]_i_1_n_7
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.441    50.452    uIFetch/clka
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[29]/C
                         clock pessimism             -0.506    49.945    
                         clock uncertainty           -0.226    49.719    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.109    49.828    uIFetch/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         49.828    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.163ns  (logic 4.673ns (20.174%)  route 18.490ns (79.826%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 50.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.461 r  uIFetch/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.461    uIFetch/PC_reg[24]_i_1_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.776 r  uIFetch/PC_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.776    uIFetch/PC_reg[28]_i_1_n_5
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.441    50.452    uIFetch/clka
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[31]/C
                         clock pessimism             -0.506    49.945    
                         clock uncertainty           -0.226    49.719    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.109    49.828    uIFetch/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         49.828    
                         arrival time                         -20.776    
  -------------------------------------------------------------------
                         slack                                 29.052    

Slack (MET) :             29.128ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.087ns  (logic 4.597ns (19.912%)  route 18.490ns (80.088%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 50.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.461 r  uIFetch/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.461    uIFetch/PC_reg[24]_i_1_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.700 r  uIFetch/PC_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.700    uIFetch/PC_reg[28]_i_1_n_6
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.441    50.452    uIFetch/clka
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[30]/C
                         clock pessimism             -0.506    49.945    
                         clock uncertainty           -0.226    49.719    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.109    49.828    uIFetch/PC_reg[30]
  -------------------------------------------------------------------
                         required time                         49.828    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                 29.128    

Slack (MET) :             29.148ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 4.577ns (19.842%)  route 18.490ns (80.158%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 50.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.461 r  uIFetch/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.461    uIFetch/PC_reg[24]_i_1_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.680 r  uIFetch/PC_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.680    uIFetch/PC_reg[28]_i_1_n_8
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.441    50.452    uIFetch/clka
    SLICE_X38Y37         FDCE                                         r  uIFetch/PC_reg[28]/C
                         clock pessimism             -0.506    49.945    
                         clock uncertainty           -0.226    49.719    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.109    49.828    uIFetch/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         49.828    
                         arrival time                         -20.680    
  -------------------------------------------------------------------
                         slack                                 29.148    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.054ns  (logic 4.564ns (19.797%)  route 18.490ns (80.203%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.667 r  uIFetch/PC_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.667    uIFetch/PC_reg[24]_i_1_n_7
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[25]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[25]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.667    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.168ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        23.046ns  (logic 4.556ns (19.769%)  route 18.490ns (80.231%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.659 r  uIFetch/PC_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.659    uIFetch/PC_reg[24]_i_1_n_5
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[27]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.659    
  -------------------------------------------------------------------
                         slack                                 29.168    

Slack (MET) :             29.244ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.970ns  (logic 4.480ns (19.504%)  route 18.490ns (80.496%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.583 r  uIFetch/PC_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.583    uIFetch/PC_reg[24]_i_1_n_6
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[26]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                 29.244    

Slack (MET) :             29.264ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.950ns  (logic 4.460ns (19.433%)  route 18.490ns (80.567%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.344 r  uIFetch/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.344    uIFetch/PC_reg[20]_i_1_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.563 r  uIFetch/PC_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.563    uIFetch/PC_reg[24]_i_1_n_8
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y36         FDCE                                         r  uIFetch/PC_reg[24]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.563    
  -------------------------------------------------------------------
                         slack                                 29.264    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.937ns  (logic 4.447ns (19.388%)  route 18.490ns (80.612%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.550 r  uIFetch/PC_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.550    uIFetch/PC_reg[20]_i_1_n_7
    SLICE_X38Y35         FDCE                                         r  uIFetch/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y35         FDCE                                         r  uIFetch/PC_reg[21]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[21]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.285ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uIFetch/PC_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.929ns  (logic 4.439ns (19.360%)  route 18.490ns (80.640%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 50.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.611    -2.387    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.505 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642     0.137    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     0.261 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          2.352     2.613    uIFetch/inst[27]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.152     2.765 r  uIFetch/Register[31][19]_i_13/O
                         net (fo=1, routed)           0.662     3.427    uIFetch/Register[31][19]_i_13_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.377     3.804 r  uIFetch/Register[31][19]_i_6/O
                         net (fo=3, routed)           1.021     4.825    uIFetch/imm32[7]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.331     5.156 r  uIFetch/uram_i_734/O
                         net (fo=6, routed)           1.387     6.543    uIFetch/Register_reg[2][30][7]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.667 r  uIFetch/uram_i_663/O
                         net (fo=2, routed)           0.644     7.311    uIFetch/uram_i_663_n_1
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  uIFetch/uram_i_710/O
                         net (fo=48, routed)          2.007     9.442    uIFetch/uram_i_710_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  uIFetch/uram_i_628/O
                         net (fo=1, routed)           0.821    10.387    uIFetch/uram_i_628_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  uIFetch/uram_i_261/O
                         net (fo=1, routed)           0.953    11.464    uIFetch/uram_i_261_n_1
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  uIFetch/uram_i_78/O
                         net (fo=1, routed)           0.000    11.588    uIFetch/uram_i_78_n_1
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 f  uIFetch/uram_i_13/O
                         net (fo=24, routed)          2.049    13.848    uIFetch/Register_reg[0][15][2]
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.299    14.147 f  uIFetch/PC[0]_i_45/O
                         net (fo=1, routed)           0.670    14.817    uIFetch/PC[0]_i_45_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.941 f  uIFetch/PC[0]_i_26/O
                         net (fo=1, routed)           1.131    16.072    uIFetch/PC[0]_i_26_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.196 r  uIFetch/PC[0]_i_15/O
                         net (fo=31, routed)          2.513    18.709    uIFetch/PC[0]_i_15_n_1
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.833 r  uIFetch/PC[4]_i_4/O
                         net (fo=1, routed)           0.639    19.472    uIFetch/PC[4]_i_4_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.876 r  uIFetch/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.876    uIFetch/PC_reg[4]_i_1_n_1
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.993 r  uIFetch/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.993    uIFetch/PC_reg[8]_i_1_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 r  uIFetch/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.110    uIFetch/PC_reg[12]_i_1_n_1
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.227 r  uIFetch/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.227    uIFetch/PC_reg[16]_i_1_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.542 r  uIFetch/PC_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.542    uIFetch/PC_reg[20]_i_1_n_5
    SLICE_X38Y35         FDCE                                         r  uIFetch/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    44.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.508 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.800    48.309    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    48.409 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    48.919    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.010 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.440    50.451    uIFetch/clka
    SLICE_X38Y35         FDCE                                         r  uIFetch/PC_reg[23]/C
                         clock pessimism             -0.506    49.944    
                         clock uncertainty           -0.226    49.718    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.109    49.827    uIFetch/PC_reg[23]
  -------------------------------------------------------------------
                         required time                         49.827    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                 29.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uled/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.254ns (46.154%)  route 0.296ns (53.846%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.563    -0.546    uled/clk_out1
    SLICE_X46Y50         FDCE                                         r  uled/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  uled/cnt_reg[10]/Q
                         net (fo=2, routed)           0.168    -0.214    uled/cnt_reg_n_1_[10]
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.169 r  uled/cnt[31]_i_2/O
                         net (fo=32, routed)          0.128    -0.041    uled/cnt[31]_i_2_n_1
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.004 r  uled/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.004    uled/cnt[9]
    SLICE_X45Y49         FDCE                                         r  uled/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.835    -0.313    uled/clk_out1
    SLICE_X45Y49         FDCE                                         r  uled/cnt_reg[9]/C
                         clock pessimism              0.038    -0.275    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.092    -0.183    uled/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uled/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.354%)  route 0.387ns (62.646%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X45Y47         FDCE                                         r  uled/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  uled/cnt_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.280    uled/cnt_reg_n_1_[1]
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  uled/cnt[31]_i_3/O
                         net (fo=32, routed)          0.264     0.029    uled/cnt[31]_i_3_n_1
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.045     0.074 r  uled/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     0.074    uled/cnt[13]
    SLICE_X45Y50         FDCE                                         r  uled/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.833    -0.315    uled/clk_out1
    SLICE_X45Y50         FDCE                                         r  uled/cnt_reg[13]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.092    -0.185    uled/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uled/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.293%)  route 0.388ns (62.707%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X45Y47         FDCE                                         r  uled/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  uled/cnt_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.280    uled/cnt_reg_n_1_[1]
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  uled/cnt[31]_i_3/O
                         net (fo=32, routed)          0.265     0.030    uled/cnt[31]_i_3_n_1
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.045     0.075 r  uled/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.075    uled/cnt[12]
    SLICE_X45Y50         FDCE                                         r  uled/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.833    -0.315    uled/clk_out1
    SLICE_X45Y50         FDCE                                         r  uled/cnt_reg[12]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.091    -0.186    uled/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uled/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.493%)  route 0.420ns (64.507%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X45Y49         FDCE                                         r  uled/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  uled/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.259    uled/cnt_reg_n_1_[11]
    SLICE_X45Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  uled/cnt[31]_i_2/O
                         net (fo=32, routed)          0.275     0.061    uled/cnt[31]_i_2_n_1
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.106 r  uled/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     0.106    uled/cnt[20]
    SLICE_X46Y51         FDCE                                         r  uled/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.833    -0.315    uled/clk_out1
    SLICE_X46Y51         FDCE                                         r  uled/cnt_reg[20]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X46Y51         FDCE (Hold_fdce_C_D)         0.121    -0.156    uled/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uled/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X47Y47         FDCE                                         r  uled/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  uled/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.235    uled/cnt_reg_n_1_[0]
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  uled/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    uled/cnt[0]
    SLICE_X47Y47         FDCE                                         r  uled/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.835    -0.313    uled/clk_out1
    SLICE_X47Y47         FDCE                                         r  uled/cnt_reg[0]/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.091    -0.454    uled/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uled/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X46Y47         FDCE                                         r  uled/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  uled/clkout_reg/Q
                         net (fo=3, routed)           0.175    -0.205    uled/clkout_reg_n_1
    SLICE_X46Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.160 r  uled/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.160    uled/clkout_i_1_n_1
    SLICE_X46Y47         FDCE                                         r  uled/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.835    -0.313    uled/clk_out1
    SLICE_X46Y47         FDCE                                         r  uled/clkout_reg/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.120    -0.425    uled/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 useg/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            useg/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.567    -0.542    useg/clk_out1
    SLICE_X56Y52         FDCE                                         r  useg/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  useg/cnt_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.203    useg/cnt_reg_n_1_[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  useg/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    useg/cnt[0]
    SLICE_X56Y52         FDCE                                         r  useg/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.835    -0.312    useg/clk_out1
    SLICE_X56Y52         FDCE                                         r  useg/cnt_reg[0]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X56Y52         FDCE (Hold_fdce_C_D)         0.120    -0.422    useg/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 useg/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            useg/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.566    -0.543    useg/clk_out1
    SLICE_X56Y54         FDCE                                         r  useg/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  useg/clkout_reg/Q
                         net (fo=4, routed)           0.175    -0.204    useg/clkout_reg_n_1
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.159 r  useg/clkout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    useg/clkout_i_1__0_n_1
    SLICE_X56Y54         FDCE                                         r  useg/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.834    -0.313    useg/clk_out1
    SLICE_X56Y54         FDCE                                         r  useg/clkout_reg/C
                         clock pessimism             -0.231    -0.543    
    SLICE_X56Y54         FDCE (Hold_fdce_C_D)         0.120    -0.423    useg/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 uled/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uled/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.629%)  route 0.436ns (65.371%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.565    -0.545    uled/clk_out1
    SLICE_X45Y49         FDCE                                         r  uled/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  uled/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.259    uled/cnt_reg_n_1_[11]
    SLICE_X45Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  uled/cnt[31]_i_2/O
                         net (fo=32, routed)          0.291     0.078    uled/cnt[31]_i_2_n_1
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.123 r  uled/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.123    uled/cnt[10]
    SLICE_X46Y50         FDCE                                         r  uled/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.833    -0.315    uled/clk_out1
    SLICE_X46Y50         FDCE                                         r  uled/cnt_reg[10]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X46Y50         FDCE (Hold_fdce_C_D)         0.121    -0.156    uled/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uclkconv/enter_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/enter_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.554    -0.556    uclkconv/clk_out1
    SLICE_X32Y20         FDCE                                         r  uclkconv/enter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  uclkconv/enter_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.230    uclkconv/enter_cnt_reg_n_1_[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  uclkconv/enter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    uclkconv/enter_cnt[0]
    SLICE_X32Y20         FDCE                                         r  uclkconv/enter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.821    -0.327    uclkconv/clk_out1
    SLICE_X32Y20         FDCE                                         r  uclkconv/enter_cnt_reg[0]/C
                         clock pessimism             -0.229    -0.556    
    SLICE_X32Y20         FDCE (Hold_fdce_C_D)         0.091    -0.465    uclkconv/enter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y2     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y2     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y6     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y6     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y6     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y6     uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8     uMemIO/uram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8     uMemIO/uram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X56Y35    uDecoder/Register_reg[2][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y47    uDecoder/Register_reg[30][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y47    uDecoder/Register_reg[30][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43    uDecoder/Register_reg[31][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y54    useg/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y54    useg/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55    useg/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55    useg/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55    useg/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y56    useg/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32    uIFetch/PC_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X56Y35    uDecoder/Register_reg[2][13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y23    uDecoder/Register_reg[2][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.934ns (42.384%)  route 1.270ns (57.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.544    -2.454    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.668    -1.329    uclkconv/udb/enter_out
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.152    -1.177 r  uclkconv/udb/firstTime_i_5/O
                         net (fo=1, routed)           0.601    -0.576    uIFetch/active_reg
    SLICE_X35Y27         LUT6 (Prop_lut6_I4_O)        0.326    -0.250 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uclkconv/firstTime_reg_1
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411    22.527    
                         clock uncertainty           -0.202    22.325    
    SLICE_X35Y27         FDPE (Setup_fdpe_C_D)        0.034    22.359    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                         22.359    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             23.917ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.580ns (64.679%)  route 0.317ns (35.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.544    -2.454    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.317    -1.681    uclkconv/udb/enter_out
    SLICE_X35Y27         LUT6 (Prop_lut6_I4_O)        0.124    -1.557 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    -1.557    uclkconv/udb_n_1
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411    22.527    
                         clock uncertainty           -0.202    22.325    
    SLICE_X35Y27         FDCE (Setup_fdce_C_D)        0.035    22.360    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                         22.360    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                 23.917    

Slack (MET) :             23.921ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.580ns (65.042%)  route 0.312ns (34.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.544    -2.454    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.998 f  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.312    -1.686    uclkconv/udb/enter_out
    SLICE_X35Y27         LUT6 (Prop_lut6_I4_O)        0.124    -1.562 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    -1.562    uclkconv/udb_n_2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411    22.527    
                         clock uncertainty           -0.202    22.325    
    SLICE_X35Y27         FDPE (Setup_fdpe_C_D)        0.034    22.359    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                         22.359    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                 23.921    

Slack (MET) :             47.783ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.994%)  route 1.354ns (70.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 47.936 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.544    -2.454    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.668    -1.329    uclkconv/udb/enter_out
    SLICE_X35Y25         LUT3 (Prop_lut3_I2_O)        0.124    -1.205 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.685    -0.520    uclkconv/udb/signal_out_i_1_n_1
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     50.000    50.000 r  
    P17                                               0.000    50.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    51.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    44.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    46.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.508 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.427    47.936    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.389    47.546    
                         clock uncertainty           -0.202    47.344    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)       -0.081    47.263    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                         47.263    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                 47.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.851%)  route 0.185ns (49.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.146    24.588 r  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          0.185    24.773    uclkconv/udb/inter_ack
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.045    24.818 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    24.818    uclkconv/udb_n_1
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228    24.442    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.099    24.541    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -24.541    
                         arrival time                          24.818    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uclkconv/firstTime_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.098%)  route 0.242ns (55.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 r  uclkconv/firstTime_reg/Q
                         net (fo=3, routed)           0.242    24.831    uclkconv/udb/firstTime
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.045    24.876 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    24.876    uclkconv/udb_n_2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228    24.442    
    SLICE_X35Y27         FDPE (Hold_fdpe_C_D)         0.099    24.541    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -24.541    
                         arrival time                          24.876    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 uclkconv/firstTime_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.438%)  route 0.364ns (65.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 r  uclkconv/firstTime_reg/Q
                         net (fo=3, routed)           0.364    24.952    uIFetch/firstTime
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.045    24.997 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    24.997    uclkconv/firstTime_reg_1
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228    24.442    
    SLICE_X35Y27         FDPE (Hold_fdpe_C_D)         0.099    24.541    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -24.541    
                         arrival time                          24.997    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 uclkconv/udb/last_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.592%)  route 0.443ns (70.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.549    -0.561    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  uclkconv/udb/last_signal_reg/Q
                         net (fo=1, routed)           0.156    -0.263    uclkconv/udb/last_signal
    SLICE_X35Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.218 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.286     0.068    uclkconv/udb/signal_out_i_1_n_1
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.815    -0.333    uclkconv/udb/clk_out2
    SLICE_X35Y25         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.228    -0.561    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.066    -0.495    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.563    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   ucpuclk/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         50.000      49.000     SLICE_X35Y27    uclkconv/active_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         50.000      49.000     SLICE_X35Y27    uclkconv/firstTime_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         50.000      49.000     SLICE_X35Y27    uclkconv/inter_ack_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         50.000      49.000     SLICE_X35Y25    uclkconv/udb/last_signal_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         50.000      49.000     SLICE_X35Y25    uclkconv/udb/signal_out_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/active_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/active_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/firstTime_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/firstTime_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/inter_ack_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/inter_ack_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/signal_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/signal_out_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/active_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/active_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/firstTime_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/firstTime_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/inter_ack_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y27    uclkconv/inter_ack_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/last_signal_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/last_signal_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/signal_out_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         25.000      24.500     SLICE_X35Y25    uclkconv/udb/signal_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   ucpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.190ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[25][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        8.076ns  (logic 0.583ns (7.219%)  route 7.493ns (92.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.856    75.864    uIFetch/inter_ack
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124    75.988 r  uIFetch/Register[25][31]_i_1/O
                         net (fo=32, routed)          4.638    80.626    uDecoder/inter_ack_reg_4[0]
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.448    97.957    uDecoder/clk_out1
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][24]/C
                         clock pessimism             -0.590    97.367    
                         clock uncertainty           -0.346    97.021    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    96.816    uDecoder/Register_reg[25][24]
  -------------------------------------------------------------------
                         required time                         96.816    
                         arrival time                         -80.626    
  -------------------------------------------------------------------
                         slack                                 16.190    

Slack (MET) :             16.190ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[25][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        8.076ns  (logic 0.583ns (7.219%)  route 7.493ns (92.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.856    75.864    uIFetch/inter_ack
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124    75.988 r  uIFetch/Register[25][31]_i_1/O
                         net (fo=32, routed)          4.638    80.626    uDecoder/inter_ack_reg_4[0]
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.448    97.957    uDecoder/clk_out1
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][27]/C
                         clock pessimism             -0.590    97.367    
                         clock uncertainty           -0.346    97.021    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    96.816    uDecoder/Register_reg[25][27]
  -------------------------------------------------------------------
                         required time                         96.816    
                         arrival time                         -80.626    
  -------------------------------------------------------------------
                         slack                                 16.190    

Slack (MET) :             16.190ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[25][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        8.076ns  (logic 0.583ns (7.219%)  route 7.493ns (92.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.856    75.864    uIFetch/inter_ack
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124    75.988 r  uIFetch/Register[25][31]_i_1/O
                         net (fo=32, routed)          4.638    80.626    uDecoder/inter_ack_reg_4[0]
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.448    97.957    uDecoder/clk_out1
    SLICE_X45Y45         FDCE                                         r  uDecoder/Register_reg[25][30]/C
                         clock pessimism             -0.590    97.367    
                         clock uncertainty           -0.346    97.021    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    96.816    uDecoder/Register_reg[25][30]
  -------------------------------------------------------------------
                         required time                         96.816    
                         arrival time                         -80.626    
  -------------------------------------------------------------------
                         slack                                 16.190    

Slack (MET) :             16.523ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[28][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.775ns  (logic 0.583ns (7.498%)  route 7.192ns (92.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 97.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.263    75.271    uIFetch/inter_ack
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    75.395 r  uIFetch/Register[28][31]_i_1/O
                         net (fo=32, routed)          4.930    80.325    uDecoder/inter_ack_reg_1[0]
    SLICE_X38Y42         FDCE                                         r  uDecoder/Register_reg[28][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.444    97.953    uDecoder/clk_out1
    SLICE_X38Y42         FDCE                                         r  uDecoder/Register_reg[28][19]/C
                         clock pessimism             -0.590    97.363    
                         clock uncertainty           -0.346    97.017    
    SLICE_X38Y42         FDCE (Setup_fdce_C_CE)      -0.169    96.848    uDecoder/Register_reg[28][19]
  -------------------------------------------------------------------
                         required time                         96.848    
                         arrival time                         -80.325    
  -------------------------------------------------------------------
                         slack                                 16.523    

Slack (MET) :             16.591ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[25][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.701ns  (logic 0.583ns (7.571%)  route 7.118ns (92.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 97.946 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.856    75.864    uIFetch/inter_ack
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124    75.988 r  uIFetch/Register[25][31]_i_1/O
                         net (fo=32, routed)          4.262    80.250    uDecoder/inter_ack_reg_4[0]
    SLICE_X42Y52         FDCE                                         r  uDecoder/Register_reg[25][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.438    97.946    uDecoder/clk_out1
    SLICE_X42Y52         FDCE                                         r  uDecoder/Register_reg[25][29]/C
                         clock pessimism             -0.590    97.356    
                         clock uncertainty           -0.346    97.010    
    SLICE_X42Y52         FDCE (Setup_fdce_C_CE)      -0.169    96.841    uDecoder/Register_reg[25][29]
  -------------------------------------------------------------------
                         required time                         96.841    
                         arrival time                         -80.250    
  -------------------------------------------------------------------
                         slack                                 16.591    

Slack (MET) :             16.619ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[9][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.653ns  (logic 0.583ns (7.618%)  route 7.070ns (92.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.752    75.761    uIFetch/inter_ack
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    75.885 r  uIFetch/Register[9][31]_i_1/O
                         net (fo=32, routed)          4.317    80.202    uDecoder/inter_ack_reg_20[0]
    SLICE_X51Y48         FDCE                                         r  uDecoder/Register_reg[9][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.453    97.962    uDecoder/clk_out1
    SLICE_X51Y48         FDCE                                         r  uDecoder/Register_reg[9][25]/C
                         clock pessimism             -0.590    97.372    
                         clock uncertainty           -0.346    97.026    
    SLICE_X51Y48         FDCE (Setup_fdce_C_CE)      -0.205    96.821    uDecoder/Register_reg[9][25]
  -------------------------------------------------------------------
                         required time                         96.821    
                         arrival time                         -80.202    
  -------------------------------------------------------------------
                         slack                                 16.619    

Slack (MET) :             16.619ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[9][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.653ns  (logic 0.583ns (7.618%)  route 7.070ns (92.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.752    75.761    uIFetch/inter_ack
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    75.885 r  uIFetch/Register[9][31]_i_1/O
                         net (fo=32, routed)          4.317    80.202    uDecoder/inter_ack_reg_20[0]
    SLICE_X51Y48         FDCE                                         r  uDecoder/Register_reg[9][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.453    97.962    uDecoder/clk_out1
    SLICE_X51Y48         FDCE                                         r  uDecoder/Register_reg[9][28]/C
                         clock pessimism             -0.590    97.372    
                         clock uncertainty           -0.346    97.026    
    SLICE_X51Y48         FDCE (Setup_fdce_C_CE)      -0.205    96.821    uDecoder/Register_reg[9][28]
  -------------------------------------------------------------------
                         required time                         96.821    
                         arrival time                         -80.202    
  -------------------------------------------------------------------
                         slack                                 16.619    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[18][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.642ns  (logic 0.583ns (7.629%)  route 7.059ns (92.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.537    75.545    uIFetch/inter_ack
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    75.669 r  uIFetch/Register[18][31]_i_1/O
                         net (fo=32, routed)          4.522    80.191    uDecoder/inter_ack_reg_11[0]
    SLICE_X55Y43         FDCE                                         r  uDecoder/Register_reg[18][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.452    97.961    uDecoder/clk_out1
    SLICE_X55Y43         FDCE                                         r  uDecoder/Register_reg[18][15]/C
                         clock pessimism             -0.590    97.371    
                         clock uncertainty           -0.346    97.025    
    SLICE_X55Y43         FDCE (Setup_fdce_C_CE)      -0.205    96.820    uDecoder/Register_reg[18][15]
  -------------------------------------------------------------------
                         required time                         96.820    
                         arrival time                         -80.191    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[18][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.642ns  (logic 0.583ns (7.629%)  route 7.059ns (92.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.537    75.545    uIFetch/inter_ack
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    75.669 r  uIFetch/Register[18][31]_i_1/O
                         net (fo=32, routed)          4.522    80.191    uDecoder/inter_ack_reg_11[0]
    SLICE_X55Y43         FDCE                                         r  uDecoder/Register_reg[18][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.452    97.961    uDecoder/clk_out1
    SLICE_X55Y43         FDCE                                         r  uDecoder/Register_reg[18][23]/C
                         clock pessimism             -0.590    97.371    
                         clock uncertainty           -0.346    97.025    
    SLICE_X55Y43         FDCE (Setup_fdce_C_CE)      -0.205    96.820    uDecoder/Register_reg[18][23]
  -------------------------------------------------------------------
                         required time                         96.820    
                         arrival time                         -80.191    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.680ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uDecoder/Register_reg[28][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        7.616ns  (logic 0.583ns (7.655%)  route 7.033ns (92.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.459    73.008 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          2.263    75.271    uIFetch/inter_ack
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    75.395 r  uIFetch/Register[28][31]_i_1/O
                         net (fo=32, routed)          4.771    80.166    uDecoder/inter_ack_reg_1[0]
    SLICE_X34Y40         FDCE                                         r  uDecoder/Register_reg[28][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.442    97.951    uDecoder/clk_out1
    SLICE_X34Y40         FDCE                                         r  uDecoder/Register_reg[28][17]/C
                         clock pessimism             -0.590    97.361    
                         clock uncertainty           -0.346    97.015    
    SLICE_X34Y40         FDCE (Setup_fdce_C_CE)      -0.169    96.846    uDecoder/Register_reg[28][17]
  -------------------------------------------------------------------
                         required time                         96.846    
                         arrival time                         -80.166    
  -------------------------------------------------------------------
                         slack                                 16.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.780ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.127ns  (logic 0.470ns (22.093%)  route 1.657ns (77.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 50.349 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.324    75.066    uIFetch/sel
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.554    50.349    uIFetch/clka
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[4]/C
                         clock pessimism              0.590    50.939    
                         clock uncertainty            0.346    51.285    
    SLICE_X38Y31         FDCE (Hold_fdce_C_CE)        0.001    51.286    uIFetch/PC_reg[4]
  -------------------------------------------------------------------
                         required time                        -51.286    
                         arrival time                          75.066    
  -------------------------------------------------------------------
                         slack                                 23.780    

Slack (MET) :             23.780ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.127ns  (logic 0.470ns (22.093%)  route 1.657ns (77.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 50.349 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.324    75.066    uIFetch/sel
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.554    50.349    uIFetch/clka
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[5]/C
                         clock pessimism              0.590    50.939    
                         clock uncertainty            0.346    51.285    
    SLICE_X38Y31         FDCE (Hold_fdce_C_CE)        0.001    51.286    uIFetch/PC_reg[5]
  -------------------------------------------------------------------
                         required time                        -51.286    
                         arrival time                          75.066    
  -------------------------------------------------------------------
                         slack                                 23.780    

Slack (MET) :             23.780ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.127ns  (logic 0.470ns (22.093%)  route 1.657ns (77.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 50.349 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.324    75.066    uIFetch/sel
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.554    50.349    uIFetch/clka
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[6]/C
                         clock pessimism              0.590    50.939    
                         clock uncertainty            0.346    51.285    
    SLICE_X38Y31         FDCE (Hold_fdce_C_CE)        0.001    51.286    uIFetch/PC_reg[6]
  -------------------------------------------------------------------
                         required time                        -51.286    
                         arrival time                          75.066    
  -------------------------------------------------------------------
                         slack                                 23.780    

Slack (MET) :             23.780ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.127ns  (logic 0.470ns (22.093%)  route 1.657ns (77.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 50.349 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.324    75.066    uIFetch/sel
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.554    50.349    uIFetch/clka
    SLICE_X38Y31         FDCE                                         r  uIFetch/PC_reg[7]/C
                         clock pessimism              0.590    50.939    
                         clock uncertainty            0.346    51.285    
    SLICE_X38Y31         FDCE (Hold_fdce_C_CE)        0.001    51.286    uIFetch/PC_reg[7]
  -------------------------------------------------------------------
                         required time                        -51.286    
                         arrival time                          75.066    
  -------------------------------------------------------------------
                         slack                                 23.780    

Slack (MET) :             23.782ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.131ns  (logic 0.470ns (22.051%)  route 1.661ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns = ( 50.351 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.328    75.070    uIFetch/sel
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.556    50.351    uIFetch/clka
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[10]/C
                         clock pessimism              0.590    50.941    
                         clock uncertainty            0.346    51.287    
    SLICE_X38Y32         FDCE (Hold_fdce_C_CE)        0.001    51.288    uIFetch/PC_reg[10]
  -------------------------------------------------------------------
                         required time                        -51.288    
                         arrival time                          75.070    
  -------------------------------------------------------------------
                         slack                                 23.782    

Slack (MET) :             23.782ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.131ns  (logic 0.470ns (22.051%)  route 1.661ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns = ( 50.351 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.328    75.070    uIFetch/sel
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.556    50.351    uIFetch/clka
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[11]/C
                         clock pessimism              0.590    50.941    
                         clock uncertainty            0.346    51.287    
    SLICE_X38Y32         FDCE (Hold_fdce_C_CE)        0.001    51.288    uIFetch/PC_reg[11]
  -------------------------------------------------------------------
                         required time                        -51.288    
                         arrival time                          75.070    
  -------------------------------------------------------------------
                         slack                                 23.782    

Slack (MET) :             23.782ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.131ns  (logic 0.470ns (22.051%)  route 1.661ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns = ( 50.351 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.328    75.070    uIFetch/sel
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.556    50.351    uIFetch/clka
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[8]/C
                         clock pessimism              0.590    50.941    
                         clock uncertainty            0.346    51.287    
    SLICE_X38Y32         FDCE (Hold_fdce_C_CE)        0.001    51.288    uIFetch/PC_reg[8]
  -------------------------------------------------------------------
                         required time                        -51.288    
                         arrival time                          75.070    
  -------------------------------------------------------------------
                         slack                                 23.782    

Slack (MET) :             23.782ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.131ns  (logic 0.470ns (22.051%)  route 1.661ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns = ( 50.351 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.328    75.070    uIFetch/sel
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.556    50.351    uIFetch/clka
    SLICE_X38Y32         FDCE                                         r  uIFetch/PC_reg[9]/C
                         clock pessimism              0.590    50.941    
                         clock uncertainty            0.346    51.287    
    SLICE_X38Y32         FDCE (Hold_fdce_C_CE)        0.001    51.288    uIFetch/PC_reg[9]
  -------------------------------------------------------------------
                         required time                        -51.288    
                         arrival time                          75.070    
  -------------------------------------------------------------------
                         slack                                 23.782    

Slack (MET) :             23.932ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.283ns  (logic 0.470ns (20.588%)  route 1.813ns (79.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 50.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.480    75.222    uIFetch/sel
    SLICE_X38Y34         FDCE                                         r  uIFetch/PC_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.558    50.353    uIFetch/clka
    SLICE_X38Y34         FDCE                                         r  uIFetch/PC_reg[16]/C
                         clock pessimism              0.590    50.943    
                         clock uncertainty            0.346    51.289    
    SLICE_X38Y34         FDCE (Hold_fdce_C_CE)        0.001    51.290    uIFetch/PC_reg[16]
  -------------------------------------------------------------------
                         required time                        -51.290    
                         arrival time                          75.222    
  -------------------------------------------------------------------
                         slack                                 23.932    

Slack (MET) :             23.932ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uIFetch/PC_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.283ns  (logic 0.470ns (20.588%)  route 1.813ns (79.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 50.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.061ns = ( 72.939 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    76.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    77.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    69.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    71.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    72.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.370    73.309 f  uclkconv/inter_ack_reg/Q
                         net (fo=66, routed)          1.333    74.642    uclkconv/inter_ack
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.100    74.742 r  uclkconv/PC[0]_i_1/O
                         net (fo=32, routed)          0.480    75.222    uIFetch/sel
    SLICE_X38Y34         FDCE                                         r  uIFetch/PC_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    44.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    45.906    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    46.002 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        2.006    48.008    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    48.132 r  n_0_75_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    48.699    n_0_75_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    48.795 r  n_0_75_BUFG_inst/O
                         net (fo=64, routed)          1.558    50.353    uIFetch/clka
    SLICE_X38Y34         FDCE                                         r  uIFetch/PC_reg[17]/C
                         clock pessimism              0.590    50.943    
                         clock uncertainty            0.346    51.289    
    SLICE_X38Y34         FDCE (Hold_fdce_C_CE)        0.001    51.290    uIFetch/PC_reg[17]
  -------------------------------------------------------------------
                         required time                        -51.290    
                         arrival time                          75.222    
  -------------------------------------------------------------------
                         slack                                 23.932    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.984ns  (logic 4.094ns (22.765%)  route 13.890ns (77.235%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.552    -2.446    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y20         FDRE                                         r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.928 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          2.053     0.126    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y36          LUT6 (Prop_lut6_I4_O)        0.124     0.250 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.972     3.221    uDecoder/inst[1]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.345 r  uDecoder/uram_i_497/O
                         net (fo=1, routed)           0.000     3.345    uDecoder/uram_i_497_n_1
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     3.562 r  uDecoder/uram_i_196/O
                         net (fo=1, routed)           1.006     4.568    uDecoder/uram_i_196_n_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.299     4.867 r  uDecoder/uram_i_44/O
                         net (fo=19, routed)          1.387     6.254    uDecoder/rs1Data[3]
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  uDecoder/uram_i_639/O
                         net (fo=1, routed)           0.000     6.378    uDecoder/uram_i_639_n_1
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.754 r  uDecoder/uram_i_268/CO[3]
                         net (fo=1, routed)           0.000     6.754    uDecoder/uram_i_268_n_1
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  uDecoder/uram_i_254/CO[3]
                         net (fo=1, routed)           0.000     6.871    uDecoder/uram_i_254_n_1
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  uDecoder/uram_i_240/CO[3]
                         net (fo=1, routed)           0.000     6.988    uDecoder/uram_i_240_n_1
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  uDecoder/uram_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.105    uDecoder/uram_i_222_n_1
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  uDecoder/Register_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.222    uDecoder/Register_reg[31][19]_i_12_n_1
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.537 f  uDecoder/Register_reg[31][23]_i_12/O[3]
                         net (fo=3, routed)           0.570     8.107    uIFetch/data0[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.307     8.414 f  uIFetch/Register[31][23]_i_37/O
                         net (fo=1, routed)           0.407     8.821    uIFetch/Register[31][23]_i_37_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  uIFetch/Register[31][23]_i_19/O
                         net (fo=1, routed)           0.605     9.550    uIFetch/uALU/ALUResult[23]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.674 f  uIFetch/Register[31][23]_i_9/O
                         net (fo=1, routed)           0.567    10.241    uIFetch/Register[31][23]_i_9_n_1
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.365 f  uIFetch/Register[31][23]_i_4/O
                         net (fo=3, routed)           0.466    10.831    uIFetch/Register[31][23]_i_4_n_1
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.955 f  uIFetch/Register[31][23]_i_2/O
                         net (fo=8, routed)           1.322    12.277    uIFetch/ALUResult[23]
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.152    12.429 f  uIFetch/led_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.094    13.523    uIFetch/led_OBUF[7]_inst_i_8_n_1
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.849 f  uIFetch/led_OBUF[7]_inst_i_5/O
                         net (fo=40, routed)          1.028    14.878    uIFetch/led_OBUF[7]_inst_i_5_n_1
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.124    15.002 f  uIFetch/active_i_3/O
                         net (fo=2, routed)           0.412    15.414    uclkconv/udb/interrupt
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.538 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    15.538    uclkconv/udb_n_2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590    22.349    
                         clock uncertainty           -0.346    22.003    
    SLICE_X35Y27         FDPE (Setup_fdpe_C_D)        0.034    22.037    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.983ns  (logic 4.094ns (22.766%)  route 13.889ns (77.234%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.552    -2.446    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y20         FDRE                                         r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.928 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          2.053     0.126    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y36          LUT6 (Prop_lut6_I4_O)        0.124     0.250 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.972     3.221    uDecoder/inst[1]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.345 r  uDecoder/uram_i_497/O
                         net (fo=1, routed)           0.000     3.345    uDecoder/uram_i_497_n_1
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     3.562 r  uDecoder/uram_i_196/O
                         net (fo=1, routed)           1.006     4.568    uDecoder/uram_i_196_n_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.299     4.867 r  uDecoder/uram_i_44/O
                         net (fo=19, routed)          1.387     6.254    uDecoder/rs1Data[3]
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  uDecoder/uram_i_639/O
                         net (fo=1, routed)           0.000     6.378    uDecoder/uram_i_639_n_1
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.754 r  uDecoder/uram_i_268/CO[3]
                         net (fo=1, routed)           0.000     6.754    uDecoder/uram_i_268_n_1
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  uDecoder/uram_i_254/CO[3]
                         net (fo=1, routed)           0.000     6.871    uDecoder/uram_i_254_n_1
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  uDecoder/uram_i_240/CO[3]
                         net (fo=1, routed)           0.000     6.988    uDecoder/uram_i_240_n_1
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  uDecoder/uram_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.105    uDecoder/uram_i_222_n_1
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  uDecoder/Register_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.222    uDecoder/Register_reg[31][19]_i_12_n_1
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.537 r  uDecoder/Register_reg[31][23]_i_12/O[3]
                         net (fo=3, routed)           0.570     8.107    uIFetch/data0[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.307     8.414 r  uIFetch/Register[31][23]_i_37/O
                         net (fo=1, routed)           0.407     8.821    uIFetch/Register[31][23]_i_37_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.945 r  uIFetch/Register[31][23]_i_19/O
                         net (fo=1, routed)           0.605     9.550    uIFetch/uALU/ALUResult[23]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  uIFetch/Register[31][23]_i_9/O
                         net (fo=1, routed)           0.567    10.241    uIFetch/Register[31][23]_i_9_n_1
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.365 r  uIFetch/Register[31][23]_i_4/O
                         net (fo=3, routed)           0.466    10.831    uIFetch/Register[31][23]_i_4_n_1
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.955 r  uIFetch/Register[31][23]_i_2/O
                         net (fo=8, routed)           1.322    12.277    uIFetch/ALUResult[23]
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.152    12.429 r  uIFetch/led_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.094    13.523    uIFetch/led_OBUF[7]_inst_i_8_n_1
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.849 r  uIFetch/led_OBUF[7]_inst_i_5/O
                         net (fo=40, routed)          1.028    14.878    uIFetch/led_OBUF[7]_inst_i_5_n_1
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.124    15.002 r  uIFetch/active_i_3/O
                         net (fo=2, routed)           0.411    15.413    uclkconv/udb/interrupt
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.537 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    15.537    uclkconv/udb_n_1
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590    22.349    
                         clock uncertainty           -0.346    22.003    
    SLICE_X35Y27         FDCE (Setup_fdce_C_D)        0.035    22.038    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                         22.038    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 4.290ns (23.938%)  route 13.632ns (76.062%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 22.939 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.552    -2.446    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y20         FDRE                                         r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.928 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          2.053     0.126    uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y36          LUT6 (Prop_lut6_I4_O)        0.124     0.250 r  uIFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.972     3.221    uDecoder/inst[1]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.345 r  uDecoder/uram_i_497/O
                         net (fo=1, routed)           0.000     3.345    uDecoder/uram_i_497_n_1
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     3.562 r  uDecoder/uram_i_196/O
                         net (fo=1, routed)           1.006     4.568    uDecoder/uram_i_196_n_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.299     4.867 r  uDecoder/uram_i_44/O
                         net (fo=19, routed)          1.387     6.254    uDecoder/rs1Data[3]
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.378 r  uDecoder/uram_i_639/O
                         net (fo=1, routed)           0.000     6.378    uDecoder/uram_i_639_n_1
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.754 r  uDecoder/uram_i_268/CO[3]
                         net (fo=1, routed)           0.000     6.754    uDecoder/uram_i_268_n_1
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  uDecoder/uram_i_254/CO[3]
                         net (fo=1, routed)           0.000     6.871    uDecoder/uram_i_254_n_1
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  uDecoder/uram_i_240/CO[3]
                         net (fo=1, routed)           0.000     6.988    uDecoder/uram_i_240_n_1
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  uDecoder/uram_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.105    uDecoder/uram_i_222_n_1
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  uDecoder/Register_reg[31][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.222    uDecoder/Register_reg[31][19]_i_12_n_1
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.537 f  uDecoder/Register_reg[31][23]_i_12/O[3]
                         net (fo=3, routed)           0.570     8.107    uIFetch/data0[23]
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.307     8.414 f  uIFetch/Register[31][23]_i_37/O
                         net (fo=1, routed)           0.407     8.821    uIFetch/Register[31][23]_i_37_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  uIFetch/Register[31][23]_i_19/O
                         net (fo=1, routed)           0.605     9.550    uIFetch/uALU/ALUResult[23]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.674 f  uIFetch/Register[31][23]_i_9/O
                         net (fo=1, routed)           0.567    10.241    uIFetch/Register[31][23]_i_9_n_1
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.365 f  uIFetch/Register[31][23]_i_4/O
                         net (fo=3, routed)           0.466    10.831    uIFetch/Register[31][23]_i_4_n_1
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.955 f  uIFetch/Register[31][23]_i_2/O
                         net (fo=8, routed)           1.322    12.277    uIFetch/ALUResult[23]
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.152    12.429 f  uIFetch/led_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.094    13.523    uIFetch/led_OBUF[7]_inst_i_8_n_1
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.326    13.849 f  uIFetch/led_OBUF[7]_inst_i_5/O
                         net (fo=40, routed)          1.028    14.878    uIFetch/led_OBUF[7]_inst_i_5_n_1
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.118    14.996 f  uIFetch/firstTime_i_3/O
                         net (fo=1, routed)           0.154    15.150    uIFetch/uMemIO/ioWrite0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.326    15.476 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    15.476    uclkconv/firstTime_reg_1
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    19.835 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    21.417    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.508 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.430    22.939    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590    22.349    
                         clock uncertainty           -0.346    22.003    
    SLICE_X35Y27         FDPE (Setup_fdpe_C_D)        0.034    22.037    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.471ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        1.313ns  (logic 0.071ns (5.408%)  route 1.242ns (94.592%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 48.361 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.865    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.891 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.738    49.629    uIFetch/clk_out1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.045    49.674 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    49.674    uclkconv/firstTime_reg_1
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    24.757    
                         clock uncertainty            0.346    25.103    
    SLICE_X35Y27         FDPE (Hold_fdpe_C_D)         0.099    25.202    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -25.202    
                         arrival time                          49.674    
  -------------------------------------------------------------------
                         slack                                 24.471    

Slack (MET) :             24.535ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        1.377ns  (logic 0.071ns (5.157%)  route 1.306ns (94.843%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 48.361 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.865    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.891 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.802    49.693    uclkconv/udb/clk_out1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.045    49.738 f  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    49.738    uclkconv/udb_n_2
    SLICE_X35Y27         FDPE                                         f  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    24.757    
                         clock uncertainty            0.346    25.103    
    SLICE_X35Y27         FDPE (Hold_fdpe_C_D)         0.099    25.202    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -25.202    
                         arrival time                          49.738    
  -------------------------------------------------------------------
                         slack                                 24.535    

Slack (MET) :             24.536ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_cpuclk fall@25.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.153%)  route 1.307ns (94.847%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 24.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 48.361 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.865    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.891 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.803    49.694    uclkconv/udb/clk_out1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.045    49.739 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    49.739    uclkconv/udb_n_1
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    25.434 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    23.274 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    23.824    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.853 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.818    24.670    uclkconv/clk_out2
    SLICE_X35Y27         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    24.757    
                         clock uncertainty            0.346    25.103    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.099    25.202    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -25.202    
                         arrival time                          49.739    
  -------------------------------------------------------------------
                         slack                                 24.536    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       21.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.954ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.647ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.405ns  (logic 0.583ns (24.241%)  route 1.822ns (75.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 97.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.498    74.954    uclkconv/enter_cnt0
    SLICE_X29Y22         FDCE                                         f  uclkconv/enter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.433    97.942    uclkconv/clk_out1
    SLICE_X29Y22         FDCE                                         r  uclkconv/enter_cnt_reg[10]/C
                         clock pessimism             -0.590    97.352    
                         clock uncertainty           -0.346    97.006    
    SLICE_X29Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.601    uclkconv/enter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         96.601    
                         arrival time                         -74.954    
  -------------------------------------------------------------------
                         slack                                 21.647    

Slack (MET) :             21.647ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.405ns  (logic 0.583ns (24.241%)  route 1.822ns (75.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 97.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.498    74.954    uclkconv/enter_cnt0
    SLICE_X29Y22         FDCE                                         f  uclkconv/enter_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.433    97.942    uclkconv/clk_out1
    SLICE_X29Y22         FDCE                                         r  uclkconv/enter_cnt_reg[9]/C
                         clock pessimism             -0.590    97.352    
                         clock uncertainty           -0.346    97.006    
    SLICE_X29Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.601    uclkconv/enter_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         96.601    
                         arrival time                         -74.954    
  -------------------------------------------------------------------
                         slack                                 21.647    

Slack (MET) :             21.683ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.366ns  (logic 0.583ns (24.642%)  route 1.783ns (75.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.459    74.915    uclkconv/enter_cnt0
    SLICE_X31Y23         FDCE                                         f  uclkconv/enter_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.430    97.939    uclkconv/clk_out1
    SLICE_X31Y23         FDCE                                         r  uclkconv/enter_cnt_reg[14]/C
                         clock pessimism             -0.590    97.349    
                         clock uncertainty           -0.346    97.003    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    96.598    uclkconv/enter_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         96.598    
                         arrival time                         -74.915    
  -------------------------------------------------------------------
                         slack                                 21.683    

Slack (MET) :             21.695ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.356ns  (logic 0.583ns (24.745%)  route 1.773ns (75.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 97.941 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.449    74.905    uclkconv/enter_cnt0
    SLICE_X29Y23         FDCE                                         f  uclkconv/enter_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.432    97.941    uclkconv/clk_out1
    SLICE_X29Y23         FDCE                                         r  uclkconv/enter_cnt_reg[13]/C
                         clock pessimism             -0.590    97.351    
                         clock uncertainty           -0.346    97.005    
    SLICE_X29Y23         FDCE (Recov_fdce_C_CLR)     -0.405    96.600    uclkconv/enter_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         96.600    
                         arrival time                         -74.905    
  -------------------------------------------------------------------
                         slack                                 21.695    

Slack (MET) :             21.695ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.356ns  (logic 0.583ns (24.745%)  route 1.773ns (75.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 97.941 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.449    74.905    uclkconv/enter_cnt0
    SLICE_X29Y23         FDCE                                         f  uclkconv/enter_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.432    97.941    uclkconv/clk_out1
    SLICE_X29Y23         FDCE                                         r  uclkconv/enter_cnt_reg[15]/C
                         clock pessimism             -0.590    97.351    
                         clock uncertainty           -0.346    97.005    
    SLICE_X29Y23         FDCE (Recov_fdce_C_CLR)     -0.405    96.600    uclkconv/enter_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         96.600    
                         arrival time                         -74.905    
  -------------------------------------------------------------------
                         slack                                 21.695    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.227ns  (logic 0.583ns (26.173%)  route 1.644ns (73.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.321    74.777    uclkconv/enter_cnt0
    SLICE_X31Y22         FDCE                                         f  uclkconv/enter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.431    97.940    uclkconv/clk_out1
    SLICE_X31Y22         FDCE                                         r  uclkconv/enter_cnt_reg[11]/C
                         clock pessimism             -0.590    97.350    
                         clock uncertainty           -0.346    97.004    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.599    uclkconv/enter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         96.599    
                         arrival time                         -74.777    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.227ns  (logic 0.583ns (26.173%)  route 1.644ns (73.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.321    74.777    uclkconv/enter_cnt0
    SLICE_X31Y22         FDCE                                         f  uclkconv/enter_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.431    97.940    uclkconv/clk_out1
    SLICE_X31Y22         FDCE                                         r  uclkconv/enter_cnt_reg[12]/C
                         clock pessimism             -0.590    97.350    
                         clock uncertainty           -0.346    97.004    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.599    uclkconv/enter_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         96.599    
                         arrival time                         -74.777    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.227ns  (logic 0.583ns (26.173%)  route 1.644ns (73.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.321    74.777    uclkconv/enter_cnt0
    SLICE_X31Y22         FDCE                                         f  uclkconv/enter_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.431    97.940    uclkconv/clk_out1
    SLICE_X31Y22         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
                         clock pessimism             -0.590    97.350    
                         clock uncertainty           -0.346    97.004    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.599    uclkconv/enter_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.599    
                         arrival time                         -74.777    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.227ns  (logic 0.583ns (26.173%)  route 1.644ns (73.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.321    74.777    uclkconv/enter_cnt0
    SLICE_X31Y22         FDCE                                         f  uclkconv/enter_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.431    97.940    uclkconv/clk_out1
    SLICE_X31Y22         FDCE                                         r  uclkconv/enter_cnt_reg[8]/C
                         clock pessimism             -0.590    97.350    
                         clock uncertainty           -0.346    97.004    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405    96.599    uclkconv/enter_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         96.599    
                         arrival time                         -74.777    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out2_cpuclk fall@75.000ns)
  Data Path Delay:        2.067ns  (logic 0.583ns (28.199%)  route 1.484ns (71.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 97.939 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns = ( 72.549 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     75.000    75.000 f  
    P17                                               0.000    75.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    75.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    76.478 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    77.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    69.246 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    70.906    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    71.002 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           1.547    72.549    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.459    73.008 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.324    73.332    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.456 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.161    74.617    uclkconv/enter_cnt0
    SLICE_X29Y24         FDCE                                         f  uclkconv/enter_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.589    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    94.835 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    96.417    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.508 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.430    97.939    uclkconv/clk_out1
    SLICE_X29Y24         FDCE                                         r  uclkconv/enter_cnt_reg[17]/C
                         clock pessimism             -0.590    97.349    
                         clock uncertainty           -0.346    97.003    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    96.598    uclkconv/enter_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         96.598    
                         arrival time                         -74.617    
  -------------------------------------------------------------------
                         slack                                 21.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.954ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.193    24.967    uclkconv/enter_cnt0
    SLICE_X31Y21         FDCE                                         f  uclkconv/enter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.820    -0.328    uclkconv/clk_out1
    SLICE_X31Y21         FDCE                                         r  uclkconv/enter_cnt_reg[4]/C
                         clock pessimism              0.087    -0.241    
                         clock uncertainty            0.346     0.105    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.013    uclkconv/enter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                          24.967    
  -------------------------------------------------------------------
                         slack                                 24.954    

Slack (MET) :             24.954ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.193    24.967    uclkconv/enter_cnt0
    SLICE_X31Y21         FDCE                                         f  uclkconv/enter_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.820    -0.328    uclkconv/clk_out1
    SLICE_X31Y21         FDCE                                         r  uclkconv/enter_cnt_reg[5]/C
                         clock pessimism              0.087    -0.241    
                         clock uncertainty            0.346     0.105    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.013    uclkconv/enter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                          24.967    
  -------------------------------------------------------------------
                         slack                                 24.954    

Slack (MET) :             24.954ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.193    24.967    uclkconv/enter_cnt0
    SLICE_X31Y21         FDCE                                         f  uclkconv/enter_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.820    -0.328    uclkconv/clk_out1
    SLICE_X31Y21         FDCE                                         r  uclkconv/enter_cnt_reg[6]/C
                         clock pessimism              0.087    -0.241    
                         clock uncertainty            0.346     0.105    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.013    uclkconv/enter_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                          24.967    
  -------------------------------------------------------------------
                         slack                                 24.954    

Slack (MET) :             24.963ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.530ns  (logic 0.191ns (36.026%)  route 0.339ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.198    24.973    uclkconv/enter_cnt0
    SLICE_X31Y25         FDCE                                         f  uclkconv/enter_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.816    -0.332    uclkconv/clk_out1
    SLICE_X31Y25         FDCE                                         r  uclkconv/enter_cnt_reg[21]/C
                         clock pessimism              0.087    -0.245    
                         clock uncertainty            0.346     0.101    
    SLICE_X31Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.009    uclkconv/enter_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                          24.973    
  -------------------------------------------------------------------
                         slack                                 24.963    

Slack (MET) :             24.963ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.530ns  (logic 0.191ns (36.026%)  route 0.339ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.198    24.973    uclkconv/enter_cnt0
    SLICE_X31Y25         FDCE                                         f  uclkconv/enter_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.816    -0.332    uclkconv/clk_out1
    SLICE_X31Y25         FDCE                                         r  uclkconv/enter_cnt_reg[22]/C
                         clock pessimism              0.087    -0.245    
                         clock uncertainty            0.346     0.101    
    SLICE_X31Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.009    uclkconv/enter_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                          24.973    
  -------------------------------------------------------------------
                         slack                                 24.963    

Slack (MET) :             24.963ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.530ns  (logic 0.191ns (36.026%)  route 0.339ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.198    24.973    uclkconv/enter_cnt0
    SLICE_X31Y25         FDCE                                         f  uclkconv/enter_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.816    -0.332    uclkconv/clk_out1
    SLICE_X31Y25         FDCE                                         r  uclkconv/enter_cnt_reg[23]/C
                         clock pessimism              0.087    -0.245    
                         clock uncertainty            0.346     0.101    
    SLICE_X31Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.009    uclkconv/enter_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                          24.973    
  -------------------------------------------------------------------
                         slack                                 24.963    

Slack (MET) :             25.017ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.422%)  route 0.398ns (67.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.257    25.032    uclkconv/enter_cnt0
    SLICE_X31Y20         FDCE                                         f  uclkconv/enter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.821    -0.327    uclkconv/clk_out1
    SLICE_X31Y20         FDCE                                         r  uclkconv/enter_cnt_reg[1]/C
                         clock pessimism              0.087    -0.240    
                         clock uncertainty            0.346     0.106    
    SLICE_X31Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.014    uclkconv/enter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                          25.032    
  -------------------------------------------------------------------
                         slack                                 25.017    

Slack (MET) :             25.017ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.422%)  route 0.398ns (67.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.257    25.032    uclkconv/enter_cnt0
    SLICE_X31Y20         FDCE                                         f  uclkconv/enter_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.821    -0.327    uclkconv/clk_out1
    SLICE_X31Y20         FDCE                                         r  uclkconv/enter_cnt_reg[2]/C
                         clock pessimism              0.087    -0.240    
                         clock uncertainty            0.346     0.106    
    SLICE_X31Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.014    uclkconv/enter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                          25.032    
  -------------------------------------------------------------------
                         slack                                 25.017    

Slack (MET) :             25.017ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.422%)  route 0.398ns (67.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.257    25.032    uclkconv/enter_cnt0
    SLICE_X31Y20         FDCE                                         f  uclkconv/enter_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.821    -0.327    uclkconv/clk_out1
    SLICE_X31Y20         FDCE                                         r  uclkconv/enter_cnt_reg[3]/C
                         clock pessimism              0.087    -0.240    
                         clock uncertainty            0.346     0.106    
    SLICE_X31Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.014    uclkconv/enter_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                          25.032    
  -------------------------------------------------------------------
                         slack                                 25.017    

Slack (MET) :             25.030ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uclkconv/enter_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@25.000ns)
  Data Path Delay:        0.600ns  (logic 0.191ns (31.824%)  route 0.409ns (68.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.558ns = ( 24.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    23.361 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    23.865    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.891 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=5, routed)           0.552    24.442    uclkconv/clk_out2
    SLICE_X35Y27         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.146    24.588 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.141    24.729    uclkconv/active
    SLICE_X35Y25         LUT2 (Prop_lut2_I0_O)        0.045    24.774 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.268    25.043    uclkconv/enter_cnt0
    SLICE_X31Y27         FDCE                                         f  uclkconv/enter_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.819    -0.329    uclkconv/clk_out1
    SLICE_X31Y27         FDCE                                         r  uclkconv/enter_cnt_reg[25]/C
                         clock pessimism              0.087    -0.242    
                         clock uncertainty            0.346     0.104    
    SLICE_X31Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.012    uclkconv/enter_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                          25.043    
  -------------------------------------------------------------------
                         slack                                 25.030    





