
``` systemverilog
if(cfg.pwm_env_cfg.inst_sel == 0) begin
	if(cfg.pwm_env_cfg.common_pin_mux_sel == 0) begin   
		reg32_write(`SYS_CTRL_BASE+)
		
	end

end
else if(cfg.pwm_env_cfg.inst_sel ==1) begin


end
....



```
