(edif gates
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 2 8 14 14 11)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure gates.ngc gates.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell AND2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell NAND2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell NOR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XOR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XNOR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library gates_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell gates
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port OUT0
              (direction OUTPUT)
            )
            (port OUT1
              (direction OUTPUT)
            )
            (port OUT2
              (direction OUTPUT)
            )
            (port OUT3
              (direction OUTPUT)
            )
            (port OUT4
              (direction OUTPUT)
            )
            (port OUT5
              (direction OUTPUT)
            )
            (port OUT6
              (direction OUTPUT)
            )
            (designator "xc3s200-5-ft256")
            (property TYPE (string "gates") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "gates_gates") (owner "Xilinx"))
          )
          (contents
            (instance XLXI_1
              (viewRef view_1 (cellRef AND2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_2
              (viewRef view_1 (cellRef NAND2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_3
              (viewRef view_1 (cellRef OR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_4
              (viewRef view_1 (cellRef NOR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_5
              (viewRef view_1 (cellRef XOR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_6
              (viewRef view_1 (cellRef XNOR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_7
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_IBUF_renamed_0 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_1 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT0_OBUF_renamed_2 "OUT0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT1_OBUF_renamed_3 "OUT1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT2_OBUF_renamed_4 "OUT2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT3_OBUF_renamed_5 "OUT3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT4_OBUF_renamed_6 "OUT4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT5_OBUF_renamed_7 "OUT5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUT6_OBUF_renamed_8 "OUT6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_0))
              )
            )
            (net A_IBUF
              (joined
                (portRef I1 (instanceRef XLXI_1))
                (portRef I1 (instanceRef XLXI_2))
                (portRef I1 (instanceRef XLXI_3))
                (portRef I1 (instanceRef XLXI_4))
                (portRef I1 (instanceRef XLXI_5))
                (portRef I1 (instanceRef XLXI_6))
                (portRef I (instanceRef XLXI_7))
                (portRef O (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_1))
              )
            )
            (net B_IBUF
              (joined
                (portRef I0 (instanceRef XLXI_1))
                (portRef I0 (instanceRef XLXI_2))
                (portRef I0 (instanceRef XLXI_3))
                (portRef I0 (instanceRef XLXI_4))
                (portRef I0 (instanceRef XLXI_5))
                (portRef I0 (instanceRef XLXI_6))
                (portRef O (instanceRef B_IBUF_renamed_1))
              )
            )
            (net OUT0
              (joined
                (portRef OUT0)
                (portRef O (instanceRef OUT0_OBUF_renamed_2))
              )
            )
            (net OUT0_OBUF
              (joined
                (portRef O (instanceRef XLXI_1))
                (portRef I (instanceRef OUT0_OBUF_renamed_2))
              )
            )
            (net OUT1
              (joined
                (portRef OUT1)
                (portRef O (instanceRef OUT1_OBUF_renamed_3))
              )
            )
            (net OUT1_OBUF
              (joined
                (portRef O (instanceRef XLXI_2))
                (portRef I (instanceRef OUT1_OBUF_renamed_3))
              )
            )
            (net OUT2
              (joined
                (portRef OUT2)
                (portRef O (instanceRef OUT2_OBUF_renamed_4))
              )
            )
            (net OUT2_OBUF
              (joined
                (portRef O (instanceRef XLXI_3))
                (portRef I (instanceRef OUT2_OBUF_renamed_4))
              )
            )
            (net OUT3
              (joined
                (portRef OUT3)
                (portRef O (instanceRef OUT3_OBUF_renamed_5))
              )
            )
            (net OUT3_OBUF
              (joined
                (portRef O (instanceRef XLXI_4))
                (portRef I (instanceRef OUT3_OBUF_renamed_5))
              )
            )
            (net OUT4
              (joined
                (portRef OUT4)
                (portRef O (instanceRef OUT4_OBUF_renamed_6))
              )
            )
            (net OUT4_OBUF
              (joined
                (portRef O (instanceRef XLXI_5))
                (portRef I (instanceRef OUT4_OBUF_renamed_6))
              )
            )
            (net OUT5
              (joined
                (portRef OUT5)
                (portRef O (instanceRef OUT5_OBUF_renamed_7))
              )
            )
            (net OUT5_OBUF
              (joined
                (portRef O (instanceRef XLXI_6))
                (portRef I (instanceRef OUT5_OBUF_renamed_7))
              )
            )
            (net OUT6
              (joined
                (portRef OUT6)
                (portRef O (instanceRef OUT6_OBUF_renamed_8))
              )
            )
            (net OUT6_OBUF
              (joined
                (portRef O (instanceRef XLXI_7))
                (portRef I (instanceRef OUT6_OBUF_renamed_8))
              )
            )
          )
      )
    )
  )

  (design gates
    (cellRef gates
      (libraryRef gates_lib)
    )
    (property PART (string "xc3s200-5-ft256") (owner "Xilinx"))
  )
)

