//: version "1.6i"

module MCY7492(QB, QD, QA, QC, R02, R01, _CA, _CB);
//: interface  /sz:(174, 82) /bd:[ Li0>_CB(49/82) Li1>_CA(68/82) Bi0>R02(139/174) Bi1>R01(108/174) To0<QD(142/174) To1<QC(105/174) To2<QB(69/174) To3<QA(34/174) ]
input _CB;    //: /sn:0 {0}(198,326)(198,158)(223,158){1}
input _CA;    //: /sn:0 {0}(85,326)(85,160)(109,160){1}
input R01;    //: /sn:0 {0}(308,326)(308,305)(321,305)(321,289){1}
input R02;    //: /sn:0 {0}(340,327)(340,305)(326,305)(326,289){1}
output QC;    //: /sn:0 /dp:3 {0}(469,128)(450,128)(450,129)(440,129){1}
//: {2}(438,127)(438,61){3}
//: {4}(436,129)(418,129){5}
output QD;    //: /sn:0 {0}(553,61)(553,128)(539,128){1}
output QB;    //: /sn:0 {0}(317,61)(317,104){1}
//: {2}(319,106)(443,106)(443,157)(469,157){3}
//: {4}(317,108)(317,132){5}
//: {6}(315,134)(291,134){7}
//: {8}(317,136)(317,158)(348,158){9}
supply1 w10;    //: /sn:0 {0}(348,188)(338,188)(338,235){1}
//: {2}(340,237)(441,237)(441,187)(469,187){3}
//: {4}(336,237)(296,237)(296,208){5}
output QA;    //: /sn:0 /dp:1 {0}(177,136)(202,136)(202,60){1}
wire w6;    //: /sn:0 {0}(291,178)(301,178){1}
wire w3;    //: /sn:0 {0}(177,180)(187,180){1}
wire w18;    //: /sn:0 {0}(539,187)(555,187)(555,230)(329,230)(329,129)(348,129){1}
wire w17;    //: /sn:0 {0}(324,268)(324,245){1}
//: {2}(326,243)(382,243){3}
//: {4}(386,243)(505,243)(505,202){5}
//: {6}(384,241)(384,203){7}
//: {8}(322,243)(261,243){9}
//: {10}(259,241)(259,197){11}
//: {12}(257,243)(145,243)(145,199){13}
wire w12;    //: /sn:0 {0}(418,188)(428,188){1}
//: enddecls

  nand g4 (.I0(R01), .I1(R02), .Z(w17));   //: @(324,278) /sn:0 /R:1 /tech:unit /w:[ 1 1 0 ]
  //: output g8 (QB) @(317,64) /sn:0 /R:1 /w:[ 0 ]
  JK g3 (.C(QB), .K(w10), .J(QC), ._RESET(w17), .Q(QD), ._Q(w18));   //: @(470, 120) /sz:(68, 81) /sn:0 /p:[ Li0>3 Li1>3 Li2>0 Bi0>5 Ro0<1 Ro1<0 ]
  //: output g13 (QD) @(553,64) /sn:0 /R:1 /w:[ 0 ]
  mod2 g2 (.C(_CB), ._RESET(w17), ._Q(w6), .Q(QB));   //: @(224, 118) /sz:(66, 78) /sn:0 /p:[ Li0>1 Bi0>11 Ro0<0 Ro1<7 ]
  JK g1 (.C(QB), .K(w10), .J(w18), ._RESET(w17), .Q(QC), ._Q(w12));   //: @(349, 121) /sz:(68, 81) /sn:0 /p:[ Li0>9 Li1>0 Li2>1 Bi0>7 Ro0<5 Ro1<0 ]
  //: joint g11 (QB) @(317, 106) /w:[ 2 1 -1 4 ]
  //: output g16 (QA) @(202,63) /sn:0 /R:1 /w:[ 1 ]
  //: output g10 (QC) @(438,64) /sn:0 /R:1 /w:[ 3 ]
  //: input g19 (R02) @(340,329) /sn:0 /R:1 /w:[ 0 ]
  //: joint g6 (w17) @(259, 243) /w:[ 9 10 12 -1 ]
  //: joint g7 (w17) @(324, 243) /w:[ 2 -1 8 1 ]
  //: joint g9 (QB) @(317, 134) /w:[ -1 5 6 8 ]
  //: joint g15 (w10) @(338, 237) /w:[ 2 1 4 -1 ]
  //: input g20 (R01) @(308,328) /sn:0 /R:1 /w:[ 0 ]
  //: input g17 (_CA) @(85,328) /sn:0 /R:1 /w:[ 0 ]
  //: joint g5 (w17) @(384, 243) /w:[ 4 6 3 -1 ]
  //: supply1 g14 (w10) @(307,208) /sn:0 /w:[ 5 ]
  //: frame g21 @(56,87) /sn:0 /wi:511 /ht:230 /tx:""
  mod2 g0 (.C(_CA), ._RESET(w17), ._Q(w3), .Q(QA));   //: @(110, 120) /sz:(66, 78) /sn:0 /p:[ Li0>1 Bi0>13 Ro0<0 Ro1<0 ]
  //: comment g22 /dolink:0 /link:"" @(344,263) /sn:0 /R:1
  //: /line:"'92 counter"
  //: /line:"contains mod2 and mod5 counters"
  //: /line:""
  //: /end
  //: joint g12 (QC) @(438, 129) /w:[ 1 2 4 -1 ]
  //: input g18 (_CB) @(198,328) /sn:0 /R:1 /w:[ 0 ]

endmodule

module JK(C, _RESET, K, Q, _Q, J);
//: interface  /sz:(68, 81) /bd:[ Li0>C(37/81) Li1>K(67/81) Li2>J(8/81) Bi0>_RESET(35/68) Ro0<Q(8/81) Ro1<_Q(67/81) ]
input _RESET;    //: /sn:0 {0}(242,79)(242,132){1}
output Q;    //: /sn:0 /dp:3 {0}(133,173)(122,173)(122,162)(164,162)(164,205)(273,205)(273,159){1}
//: {2}(275,157)(327,157){3}
//: {4}(273,155)(273,143)(263,143){5}
input K;    //: /sn:0 {0}(87,178)(103,178){1}
//: {2}(107,178)(133,178){3}
//: {4}(105,176)(105,150)(133,150){5}
output _Q;    //: /sn:0 /dp:3 {0}(132,124)(113,124)(113,99)(282,99)(282,117){1}
//: {2}(284,119)(326,119){3}
//: {4}(282,121)(282,153)(263,153){5}
input J;    //: /sn:0 /dp:1 {0}(133,145)(105,145)(105,121){1}
//: {2}(107,119)(131,119)(131,119)(132,119){3}
//: {4}(103,119)(85,119){5}
supply0 w1;    //: /sn:0 {0}(222,130)(222,124)(252,124)(252,132){1}
input C;    //: /sn:0 /dp:1 {0}(131,223)(86,223){1}
wire w6;    //: /sn:0 /dp:1 {0}(185,143)(176,143)(176,122)(153,122){1}
wire w0;    //: /sn:0 {0}(185,153)(177,153)(177,176)(154,176){1}
wire w3;    //: /sn:0 {0}(147,223)(247,223)(247,164){1}
wire w8;    //: /sn:0 {0}(206,148)(231,148){1}
wire w5;    //: /sn:0 {0}(154,148)(185,148){1}
//: enddecls

  //: joint g8 (_Q) @(282, 119) /w:[ 2 1 -1 4 ]
  //: input g4 (C) @(84,223) /sn:0 /w:[ 1 ]
  and g3 (.I0(Q), .I1(!K), .Z(w0));   //: @(144,176) /sn:0 /anc:1 /tech:unit /w:[ 0 3 1 ]
  //: supply0 g13 (w1) @(222,136) /sn:0 /anc:1 /w:[ 0 ]
  and g2 (.I0(J), .I1(_Q), .Z(w6));   //: @(143,122) /sn:0 /anc:1 /delay:" 1" /w:[ 3 0 1 ]
  or g1 (.I0(w6), .I1(w5), .I2(w0), .Z(w8));   //: @(196,148) /sn:0 /anc:1 /tech:unit /w:[ 0 1 0 0 ]
  //: input g11 (_RESET) @(242,77) /sn:0 /R:3 /anc:1 /w:[ 0 ]
  //: frame g16 @(99,90) /sn:0 /wi:191 /ht:150 /tx:""
  //: joint g10 (Q) @(273, 157) /w:[ 2 4 -1 1 ]
  //: input g6 (K) @(85,178) /sn:0 /w:[ 0 ]
  //: output g9 (Q) @(324,157) /sn:0 /anc:1 /w:[ 3 ]
  //: output g7 (_Q) @(323,119) /sn:0 /anc:1 /w:[ 3 ]
  and g15 (.I0(J), .I1(!K), .Z(w5));   //: @(144,148) /sn:0 /tech:unit /w:[ 0 5 0 ]
  not g17 (.I(C), .Z(w3));   //: @(137,223) /sn:0 /w:[ 0 0 ]
  //: input g5 (J) @(83,119) /sn:0 /w:[ 5 ]
  //: joint g14 (J) @(105, 119) /w:[ 2 -1 4 1 ]
  ff g0 (.Q(Q), ._Q(_Q), .D(w8), .EN(w1), .CLR(_RESET), .CK(w3));   //: @(247,148) /sn:0 /anc:1 /tech:unit /w:[ 5 5 1 1 1 1 ]
  //: comment g12 /dolink:0 /link:"" @(35,-3) /sn:0
  //: /line:"JK-type flip-flop build on D-type flip-flop"
  //: /line:""
  //: /line:"D = (J and not Q) or (not K and Q) + (J and not K)"
  //: /end
  //: joint g18 (K) @(105, 178) /w:[ 2 4 1 -1 ]

endmodule

module mod2(C, _RESET, _Q, Q);
//: interface  /sz:(66, 78) /bd:[ Li0>C(40/78) Bi0>_RESET(35/66) Ro0<_Q(60/78) Ro1<Q(16/78) ]
input _RESET;    //: /sn:0 {0}(242,79)(242,132){1}
output Q;    //: /sn:0 {0}(263,143)(327,143){1}
output _Q;    //: /sn:0 {0}(326,164)(296,164){1}
//: {2}(294,162)(294,153)(263,153){3}
//: {4}(294,166)(294,193)(204,193)(204,148)(231,148){5}
supply0 w1;    //: /sn:0 {0}(222,130)(222,124)(252,124)(252,132){1}
input C;    //: /sn:0 {0}(139,174)(247,174)(247,164){1}
//: enddecls

  //: input g4 (C) @(137,174) /sn:0 /w:[ 0 ]
  //: supply0 g13 (w1) @(222,136) /sn:0 /w:[ 0 ]
  //: frame g2 @(192,118) /sn:0 /wi:115 /ht:82 /tx:""
  //: joint g1 (_Q) @(294, 164) /w:[ 1 2 -1 4 ]
  //: input g11 (_RESET) @(242,77) /sn:0 /R:3 /w:[ 0 ]
  //: output g7 (_Q) @(323,164) /sn:0 /w:[ 0 ]
  //: output g9 (Q) @(324,143) /sn:0 /w:[ 1 ]
  ff g0 (.Q(Q), ._Q(_Q), .D(_Q), .EN(w1), .CLR(_RESET), .CK(!C));   //: @(247,148) /sn:0 /tech:unit /w:[ 0 3 5 1 1 1 ]
  //: comment g12 /dolink:0 /link:"" @(108,32) /sn:0
  //: /line:"JK flip-flop with asserted ones at J and K."
  //: /end

endmodule

module main;    //: root_module
wire wejscie;    //: /sn:0 /dp:1 {0}(138,228)(152,228)(152,181)(174,181){1}
wire QC;    //: /sn:0 {0}(280,89)(280,112){1}
wire QD;    //: /sn:0 {0}(317,112)(317,79)(496,79){1}
wire w2;    //: /sn:0 {0}(362,227)(316,227){1}
//: {2}(314,225)(314,196){3}
//: {4}(312,227)(283,227)(283,196){5}
wire QB;    //: /sn:0 {0}(244,88)(244,112){1}
wire QA;    //: /sn:0 /dp:1 {0}(174,162)(152,162)(152,94)(209,94)(209,112){1}
//: enddecls

  //: joint g3 (w2) @(314, 227) /w:[ 1 2 4 -1 ]
  //: comment g2 /dolink:0 /link:"" @(426,55) /sn:0
  //: /line:"wyjscie"
  //: /end
  clock g1 (.Z(wejscie));   //: @(125,228) /sn:0 /w:[ 0 ] /omega:100 /phi:0 /duty:50
  MCY7492 g0 (._CB(QA), ._CA(wejscie), .R02(w2), .R01(w2), .QD(QD), .QC(QC), .QB(QB), .QA(QA));   //: @(175, 113) /sz:(174, 82) /sn:0 /anc:1 /p:[ Li0>0 Li1>1 Bi0>3 Bi1>5 To0<0 To1<1 To2<1 To3<1 ]
  //: switch reset (w2) @(380,227) /R:2 /w:[ 0 ] /st:0

endmodule
