<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='85' type='void llvm::RegAllocBase::allocatePhysRegs()'/>
<def f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='85' ll='163' type='void llvm::RegAllocBase::allocatePhysRegs()'/>
<doc f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='83'>// Top-level driver to manage the queue of unassigned VirtRegs and call the
// selectOrSplit implementation.</doc>
<doc f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='83'>// The top-level driver. The output is a VirtRegMap that us updated with
  // physical register assignments.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3259' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
