Analysis & Synthesis report for VGA_Interface
Wed Feb  5 19:49:01 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated
 17. Source assignments for VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated
 18. Source assignments for VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_n9j1:auto_generated
 19. Source assignments for VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_s3d1:auto_generated
 20. Parameter Settings for User Entity Instance: Reset_Delay:reset
 21. Parameter Settings for User Entity Instance: VGA_PLL:comb_243|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL
 23. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|video_sync_generator:VSG
 24. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan
 26. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu
 28. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg
 29. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU
 30. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob
 31. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op
 32. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1
 33. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2
 34. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3
 35. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer
 36. Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 37. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 48. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|lpm_divide:Div0
 49. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2
 50. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0
 51. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1
 52. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod1
 56. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0
 58. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod1
 60. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0
 61. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod1
 62. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3
 63. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod4
 64. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7
 65. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod9
 66. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0
 67. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0
 68. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1
 69. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4
 70. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6
 71. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2
 72. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3
 73. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6
 74. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8
 75. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1
 76. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2
 77. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5
 78. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7
 79. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0
 80. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5
 81. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0
 82. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0
 83. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod1
 84. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|lpm_divide:Div1
 85. Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3
 86. altpll Parameter Settings by Entity Instance
 87. altsyncram Parameter Settings by Entity Instance
 88. lpm_mult Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|CDB:cdb"
 90. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"
 91. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3"
 92. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2"
 93. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"
 94. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"
 95. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"
 96. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU"
 97. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile"
 98. Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"
 99. Port Connectivity Checks: "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap"
100. Port Connectivity Checks: "VGA_controller:VGA_CTRL|autoMAN:automan"
101. Port Connectivity Checks: "VGA_controller:VGA_CTRL|ImageStatic:IMG"
102. Port Connectivity Checks: "bcd7seg:pc2"
103. Port Connectivity Checks: "bcd7seg:pc1"
104. Port Connectivity Checks: "bcd7seg:cycles4"
105. Port Connectivity Checks: "bcd7seg:cycles3"
106. Port Connectivity Checks: "bcd7seg:cycles2"
107. Port Connectivity Checks: "bcd7seg:cycles1"
108. Post-Synthesis Netlist Statistics for Top Partition
109. Elapsed Time Per Partition
110. Analysis & Synthesis Messages
111. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb  5 19:49:00 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; VGA_Interface                                  ;
; Top-level Entity Name              ; VGA_Interface                                  ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 23,199                                         ;
;     Total combinational functions  ; 21,475                                         ;
;     Dedicated logic registers      ; 4,723                                          ;
; Total registers                    ; 4723                                           ;
; Total pins                         ; 87                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 254,464                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; VGA_Interface      ; VGA_Interface      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ; Library ;
+------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; VGA_PLL.v                                      ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v                       ;         ;
; VGA_controller.v                               ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v                ;         ;
; video_sync_generator.v                         ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v          ;         ;
; ImageStatic.v                                  ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v                   ;         ;
; Defs.txt                                       ; yes             ; User File                              ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/Defs.txt                        ;         ;
; autoMAN.v                                      ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v                       ;         ;
; CharMap.v                                      ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v                       ;         ;
; opcodes.txt                                    ; yes             ; Auto-Found File                        ; d:/github repos/josdc-silicore/ssooo/reorder buffer/opcodes.txt                    ;         ;
; vga_interface.v                                ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v                 ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal231.inc                                 ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/vga_pll_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v             ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_hca1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf          ;         ;
; imagestatic_mif.mif                            ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/imagestatic_mif.mif             ;         ;
; db/decode_2j9.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/decode_2j9.tdf               ;         ;
; db/mux_43b.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/mux_43b.tdf                  ;         ;
; db/altsyncram_bt91.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf          ;         ;
; charmap_mif.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/charmap_mif.mif                 ;         ;
; ssooo_cpu.v                                    ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v                                   ;         ;
; pc_register.v                                  ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/pc_register.v                                 ;         ;
; instq.v                                        ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v                     ;         ;
; im_init.init                                   ; yes             ; Auto-Found Unspecified File            ; d:/github repos/josdc-silicore/ssooo/instruction queue/im_init.init                ;         ;
; regfile.v                                      ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/register file/regfile.v                       ;         ;
; branchpredictor.v                              ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/branchpredictor.v                             ;         ;
; rob.v                                          ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v                          ;         ;
; alu_oper.v                                     ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v                    ;         ;
; /github repos/josdc-silicore/ssooo/opcodes.txt ; yes             ; Auto-Found File                        ; /github repos/josdc-silicore/ssooo/opcodes.txt                                     ;         ;
; rs.v                                           ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/reservation station/rs.v                      ;         ;
; alu.v                                          ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/functional unit/alu.v                         ;         ;
; addressunit.v                                  ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v        ;         ;
; lsbuffer.v                                     ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v           ;         ;
; dm.v                                           ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/memory unit/dm.v                              ;         ;
; datamemory_ip.v                                ; yes             ; Auto-Found Wizard-Generated File       ; d:/github repos/josdc-silicore/ssooo/datamemory_ip.v                               ;         ;
; db/altsyncram_n9j1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_n9j1.tdf          ;         ;
; cdb.v                                          ; yes             ; Auto-Found Verilog HDL File            ; d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v                         ;         ;
; db/altsyncram_s3d1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_s3d1.tdf          ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_pll.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_pll.tdf           ;         ;
; db/sign_div_unsign_olh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_olh.tdf      ;         ;
; db/alt_u_div_qhe.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf            ;         ;
; db/add_sub_t3c.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_t3c.tdf              ;         ;
; db/add_sub_u3c.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_u3c.tdf              ;         ;
; db/lpm_divide_mtl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_mtl.tdf           ;         ;
; db/lpm_divide_rtl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rtl.tdf           ;         ;
; db/sign_div_unsign_tlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_tlh.tdf      ;         ;
; db/alt_u_div_1ie.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_1ie.tdf            ;         ;
; db/lpm_divide_3vl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_3vl.tdf           ;         ;
; db/sign_div_unsign_5nh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_5nh.tdf      ;         ;
; db/alt_u_div_kke.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_kke.tdf            ;         ;
; db/lpm_divide_itl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_itl.tdf           ;         ;
; db/sign_div_unsign_klh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_klh.tdf      ;         ;
; db/alt_u_div_ihe.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_ihe.tdf            ;         ;
; db/lpm_divide_ntl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ntl.tdf           ;         ;
; db/sign_div_unsign_plh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_plh.tdf      ;         ;
; db/alt_u_div_she.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf            ;         ;
; db/lpm_divide_qll.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qll.tdf           ;         ;
; db/lpm_divide_qtl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qtl.tdf           ;         ;
; db/sign_div_unsign_slh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_slh.tdf      ;         ;
; db/alt_u_div_2ie.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_2ie.tdf            ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                                 ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                               ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                             ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                                ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                        ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_1qg.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_1qg.tdf              ;         ;
; altshift.tdf                                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_ptl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ptl.tdf           ;         ;
; db/sign_div_unsign_rlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_rlh.tdf      ;         ;
; db/alt_u_div_0ie.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0ie.tdf            ;         ;
; db/lpm_divide_6sl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_6sl.tdf           ;         ;
; db/sign_div_unsign_8kh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_8kh.tdf      ;         ;
; db/alt_u_div_qee.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qee.tdf            ;         ;
; db/lpm_divide_9kl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9kl.tdf           ;         ;
; db/lpm_divide_9vl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9vl.tdf           ;         ;
; db/sign_div_unsign_bnh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_bnh.tdf      ;         ;
; db/alt_u_div_0le.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0le.tdf            ;         ;
; db/lpm_divide_rll.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rll.tdf           ;         ;
; db/sign_div_unsign_qlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_qlh.tdf      ;         ;
; db/alt_u_div_uhe.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf            ;         ;
; db/lpm_divide_otl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_otl.tdf           ;         ;
; db/lpm_divide_5vl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_5vl.tdf           ;         ;
; db/sign_div_unsign_7nh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_7nh.tdf      ;         ;
; db/alt_u_div_oke.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_oke.tdf            ;         ;
; db/lpm_divide_stl.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_stl.tdf           ;         ;
; db/sign_div_unsign_ulh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_ulh.tdf      ;         ;
; db/alt_u_div_4ie.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_4ie.tdf            ;         ;
+------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimated Total logic elements              ; 23,199                                          ;
;                                             ;                                                 ;
; Total combinational functions               ; 21475                                           ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 11361                                           ;
;     -- 3 input functions                    ; 5210                                            ;
;     -- <=2 input functions                  ; 4904                                            ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 18455                                           ;
;     -- arithmetic mode                      ; 3020                                            ;
;                                             ;                                                 ;
; Total registers                             ; 4723                                            ;
;     -- Dedicated logic registers            ; 4723                                            ;
;     -- I/O registers                        ; 0                                               ;
;                                             ;                                                 ;
; I/O pins                                    ; 87                                              ;
; Total memory bits                           ; 254464                                          ;
;                                             ;                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                               ;
;                                             ;                                                 ;
; Total PLLs                                  ; 1                                               ;
;     -- PLLs                                 ; 1                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|hlt_logic ;
; Maximum fan-out                             ; 4638                                            ;
; Total fan-out                               ; 87438                                           ;
; Average fan-out                             ; 3.30                                            ;
+---------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                            ; Entity Name            ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |VGA_Interface                                     ; 21475 (32)          ; 4723 (26)                 ; 254464      ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |VGA_Interface                                                                                                                                                                 ; VGA_Interface          ; work         ;
;    |VGA_PLL:comb_243|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_PLL:comb_243                                                                                                                                                ; VGA_PLL                ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_PLL:comb_243|altpll:altpll_component                                                                                                                        ; altpll                 ; work         ;
;          |VGA_PLL_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_PLL:comb_243|altpll:altpll_component|VGA_PLL_altpll:auto_generated                                                                                          ; VGA_PLL_altpll         ; work         ;
;    |VGA_controller:VGA_CTRL|                       ; 17375 (366)         ; 4697 (54)                 ; 254464      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL                                                                                                                                         ; VGA_controller         ; work         ;
;       |ImageStatic:IMG|                            ; 0 (0)               ; 1 (0)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|ImageStatic:IMG                                                                                                                         ; ImageStatic            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 1 (0)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component                                                                                         ; altsyncram             ; work         ;
;             |altsyncram_hca1:auto_generated|       ; 0 (0)               ; 1 (1)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated                                                          ; altsyncram_hca1        ; work         ;
;       |SSOOO_CPU:cpu|                              ; 13264 (1211)        ; 4574 (34)                 ; 33280       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu                                                                                                                           ; SSOOO_CPU              ; work         ;
;          |ALU:alu1|                                ; 661 (661)           ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1                                                                                                                  ; ALU                    ; work         ;
;          |ALU:alu2|                                ; 662 (662)           ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2                                                                                                                  ; ALU                    ; work         ;
;          |ALU:alu3|                                ; 661 (661)           ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3                                                                                                                  ; ALU                    ; work         ;
;          |ALU_OPER:alu_op|                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op                                                                                                           ; ALU_OPER               ; work         ;
;          |AddressUnit:AU|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|AddressUnit:AU                                                                                                            ; AddressUnit            ; work         ;
;          |BranchPredictor:BPU|                     ; 11 (11)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU                                                                                                       ; BranchPredictor        ; work         ;
;          |DM:datamemory|                           ; 39 (39)             ; 6 (6)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory                                                                                                             ; DM                     ; work         ;
;             |DataMemory_IP:DataMemory|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory                                                                                    ; DataMemory_IP          ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component                                                    ; altsyncram             ; work         ;
;                   |altsyncram_n9j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_n9j1:auto_generated                     ; altsyncram_n9j1        ; work         ;
;          |InstQ:instq|                             ; 139 (139)           ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq                                                                                                               ; InstQ                  ; work         ;
;          |LSBuffer:lsbuffer|                       ; 2633 (2633)         ; 1023 (1023)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer                                                                                                         ; LSBuffer               ; work         ;
;          |PC_register:pcreg|                       ; 3 (3)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg                                                                                                         ; PC_register            ; work         ;
;          |ROB:rob|                                 ; 2703 (2703)         ; 910 (910)                 ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob                                                                                                                   ; ROB                    ; work         ;
;             |altsyncram:Reg_BTA_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0                                                                                          ; altsyncram             ; work         ;
;                |altsyncram_s3d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_s3d1:auto_generated                                                           ; altsyncram_s3d1        ; work         ;
;          |RS:rs|                                   ; 2496 (2496)         ; 1160 (1160)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs                                                                                                                     ; RS                     ; work         ;
;          |RegFile:regfile|                         ; 2033 (2033)         ; 1226 (1226)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile                                                                                                           ; RegFile                ; work         ;
;       |autoMAN:automan|                            ; 1017 (202)          ; 44 (44)                   ; 73728       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan                                                                                                                         ; autoMAN                ; work         ;
;          |CharMap:cmap|                            ; 0 (0)               ; 0 (0)                     ; 73728       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap                                                                                                            ; CharMap                ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 73728       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;                |altsyncram_bt91:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 73728       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated                                             ; altsyncram_bt91        ; work         ;
;          |char2index:C2I|                          ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I                                                                                                          ; char2index             ; work         ;
;          |lpm_divide:Div0|                         ; 181 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0                                                                                                         ; lpm_divide             ; work         ;
;             |lpm_divide_ptl:auto_generated|        ; 181 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0|lpm_divide_ptl:auto_generated                                                                           ; lpm_divide_ptl         ; work         ;
;                |sign_div_unsign_rlh:divider|       ; 181 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                               ; sign_div_unsign_rlh    ; work         ;
;                   |alt_u_div_0ie:divider|          ; 181 (181)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                         ; alt_u_div_0ie          ; work         ;
;          |lpm_divide:Div1|                         ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1                                                                                                         ; lpm_divide             ; work         ;
;             |lpm_divide_qtl:auto_generated|        ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1|lpm_divide_qtl:auto_generated                                                                           ; lpm_divide_qtl         ; work         ;
;                |sign_div_unsign_slh:divider|       ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider                                               ; sign_div_unsign_slh    ; work         ;
;                   |alt_u_div_2ie:divider|          ; 134 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider|alt_u_div_2ie:divider                         ; alt_u_div_2ie          ; work         ;
;          |lpm_divide:Div2|                         ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2                                                                                                         ; lpm_divide             ; work         ;
;             |lpm_divide_ntl:auto_generated|        ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2|lpm_divide_ntl:auto_generated                                                                           ; lpm_divide_ntl         ; work         ;
;                |sign_div_unsign_plh:divider|       ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                               ; sign_div_unsign_plh    ; work         ;
;                   |alt_u_div_she:divider|          ; 147 (147)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                         ; alt_u_div_she          ; work         ;
;          |lpm_divide:Div3|                         ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3                                                                                                         ; lpm_divide             ; work         ;
;             |lpm_divide_ntl:auto_generated|        ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3|lpm_divide_ntl:auto_generated                                                                           ; lpm_divide_ntl         ; work         ;
;                |sign_div_unsign_plh:divider|       ; 147 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                               ; sign_div_unsign_plh    ; work         ;
;                   |alt_u_div_she:divider|          ; 147 (147)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                         ; alt_u_div_she          ; work         ;
;          |lpm_divide:Mod0|                         ; 128 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0                                                                                                         ; lpm_divide             ; work         ;
;             |lpm_divide_qll:auto_generated|        ; 128 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                                           ; lpm_divide_qll         ; work         ;
;                |sign_div_unsign_plh:divider|       ; 128 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                               ; sign_div_unsign_plh    ; work         ;
;                   |alt_u_div_she:divider|          ; 128 (128)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                         ; alt_u_div_she          ; work         ;
;          |lpm_mult:Mult0|                          ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0                                                                                                          ; lpm_mult               ; work         ;
;             |multcore:mult_core|                   ; 12 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore               ; work         ;
;                |mpar_add:padder|                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add               ; work         ;
;                   |lpm_add_sub:adder[0]|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub            ; work         ;
;                      |add_sub_1qg:auto_generated|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                       ; add_sub_1qg            ; work         ;
;       |fivebit2text:I2Trd|                         ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd                                                                                                                      ; fivebit2text           ; work         ;
;          |lpm_divide:Div0|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_6sl:auto_generated|        ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                                        ; lpm_divide_6sl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;          |lpm_divide:Mod0|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_9kl:auto_generated|        ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;       |fivebit2text:I2Trs|                         ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs                                                                                                                      ; fivebit2text           ; work         ;
;          |lpm_divide:Div0|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_6sl:auto_generated|        ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                                        ; lpm_divide_6sl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;          |lpm_divide:Mod0|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_9kl:auto_generated|        ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;       |fivebit2text:I2Trt|                         ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt                                                                                                                      ; fivebit2text           ; work         ;
;          |lpm_divide:Div0|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_6sl:auto_generated|        ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                                        ; lpm_divide_6sl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;          |lpm_divide:Mod0|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0                                                                                                      ; lpm_divide             ; work         ;
;             |lpm_divide_9kl:auto_generated|        ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                                        ; lpm_divide_9kl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                            ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                      ; alt_u_div_qee          ; work         ;
;       |fivebit2text:I2Tshamt|                      ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt                                                                                                                   ; fivebit2text           ; work         ;
;          |lpm_divide:Div0|                         ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0                                                                                                   ; lpm_divide             ; work         ;
;             |lpm_divide_6sl:auto_generated|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                                     ; lpm_divide_6sl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                         ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                   ; alt_u_div_qee          ; work         ;
;          |lpm_divide:Mod0|                         ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0                                                                                                   ; lpm_divide             ; work         ;
;             |lpm_divide_9kl:auto_generated|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                                     ; lpm_divide_9kl         ; work         ;
;                |sign_div_unsign_8kh:divider|       ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                         ; sign_div_unsign_8kh    ; work         ;
;                   |alt_u_div_qee:divider|          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                   ; alt_u_div_qee          ; work         ;
;       |lpm_divide:Div0|                            ; 198 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div0                                                                                                                         ; lpm_divide             ; work         ;
;          |lpm_divide_itl:auto_generated|           ; 198 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                                                           ; lpm_divide_itl         ; work         ;
;             |sign_div_unsign_klh:divider|          ; 198 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                                               ; sign_div_unsign_klh    ; work         ;
;                |alt_u_div_ihe:divider|             ; 198 (198)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                         ; alt_u_div_ihe          ; work         ;
;       |lpm_divide:Div1|                            ; 191 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div1                                                                                                                         ; lpm_divide             ; work         ;
;          |lpm_divide_itl:auto_generated|           ; 191 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                                                           ; lpm_divide_itl         ; work         ;
;             |sign_div_unsign_klh:divider|          ; 191 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                                               ; sign_div_unsign_klh    ; work         ;
;                |alt_u_div_ihe:divider|             ; 191 (191)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                         ; alt_u_div_ihe          ; work         ;
;       |sixteenbit2text_signed:immediate_signed|    ; 2149 (43)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed                                                                                                 ; sixteenbit2text_signed ; work         ;
;          |lpm_divide:Div0|                         ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_otl:auto_generated|        ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 157 (157)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Div1|                         ; 196 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_stl:auto_generated|        ; 196 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1|lpm_divide_stl:auto_generated                                                   ; lpm_divide_stl         ; work         ;
;                |sign_div_unsign_ulh:divider|       ; 196 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh    ; work         ;
;                   |alt_u_div_4ie:divider|          ; 196 (196)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_4ie:divider ; alt_u_div_4ie          ; work         ;
;          |lpm_divide:Div2|                         ; 179 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_5vl:auto_generated|        ; 179 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2|lpm_divide_5vl:auto_generated                                                   ; lpm_divide_5vl         ; work         ;
;                |sign_div_unsign_7nh:divider|       ; 179 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2|lpm_divide_5vl:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh    ; work         ;
;                   |alt_u_div_oke:divider|          ; 179 (179)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2|lpm_divide_5vl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider ; alt_u_div_oke          ; work         ;
;          |lpm_divide:Div3|                         ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_9vl:auto_generated|        ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3|lpm_divide_9vl:auto_generated                                                   ; lpm_divide_9vl         ; work         ;
;                |sign_div_unsign_bnh:divider|       ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh    ; work         ;
;                   |alt_u_div_0le:divider|          ; 78 (78)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider ; alt_u_div_0le          ; work         ;
;          |lpm_divide:Div4|                         ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_otl:auto_generated|        ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Div5|                         ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_stl:auto_generated|        ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5|lpm_divide_stl:auto_generated                                                   ; lpm_divide_stl         ; work         ;
;                |sign_div_unsign_ulh:divider|       ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh    ; work         ;
;                   |alt_u_div_4ie:divider|          ; 201 (201)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_4ie:divider ; alt_u_div_4ie          ; work         ;
;          |lpm_divide:Div6|                         ; 185 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_5vl:auto_generated|        ; 185 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6|lpm_divide_5vl:auto_generated                                                   ; lpm_divide_5vl         ; work         ;
;                |sign_div_unsign_7nh:divider|       ; 185 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6|lpm_divide_5vl:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh    ; work         ;
;                   |alt_u_div_oke:divider|          ; 185 (185)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6|lpm_divide_5vl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider ; alt_u_div_oke          ; work         ;
;          |lpm_divide:Div7|                         ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_9vl:auto_generated|        ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7|lpm_divide_9vl:auto_generated                                                   ; lpm_divide_9vl         ; work         ;
;                |sign_div_unsign_bnh:divider|       ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh    ; work         ;
;                   |alt_u_div_0le:divider|          ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider ; alt_u_div_0le          ; work         ;
;          |lpm_divide:Mod0|                         ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 159 (159)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod1|                         ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 135 (135)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod2|                         ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 93 (93)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod3|                         ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod5|                         ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod6|                         ; 132 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 132 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 132 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 132 (132)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod7|                         ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 90 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 90 (90)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;          |lpm_divide:Mod8|                         ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8                                                                                 ; lpm_divide             ; work         ;
;             |lpm_divide_rll:auto_generated|        ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll         ; work         ;
;                |sign_div_unsign_qlh:divider|       ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                   |alt_u_div_uhe:divider|          ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe          ; work         ;
;       |video_sync_generator:VSG|                   ; 52 (52)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG                                                                                                                ; video_sync_generator   ; work         ;
;    |bcd7seg:cycles1|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:cycles1                                                                                                                                                 ; bcd7seg                ; work         ;
;    |bcd7seg:cycles2|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:cycles2                                                                                                                                                 ; bcd7seg                ; work         ;
;    |bcd7seg:cycles3|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:cycles3                                                                                                                                                 ; bcd7seg                ; work         ;
;    |bcd7seg:cycles4|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:cycles4                                                                                                                                                 ; bcd7seg                ; work         ;
;    |bcd7seg:pc1|                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:pc1                                                                                                                                                     ; bcd7seg                ; work         ;
;    |bcd7seg:pc2|                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|bcd7seg:pc2                                                                                                                                                     ; bcd7seg                ; work         ;
;    |lpm_divide:Div0|                               ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div0                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_mtl:auto_generated|              ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div0|lpm_divide_mtl:auto_generated                                                                                                                   ; lpm_divide_mtl         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 368 (368)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Div1|                               ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div1                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_rtl:auto_generated|              ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div1|lpm_divide_rtl:auto_generated                                                                                                                   ; lpm_divide_rtl         ; work         ;
;          |sign_div_unsign_tlh:divider|             ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div1|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider                                                                                       ; sign_div_unsign_tlh    ; work         ;
;             |alt_u_div_1ie:divider|                ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div1|lpm_divide_rtl:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_1ie:divider                                                                 ; alt_u_div_1ie          ; work         ;
;    |lpm_divide:Div2|                               ; 681 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div2                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_3vl:auto_generated|              ; 681 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div2|lpm_divide_3vl:auto_generated                                                                                                                   ; lpm_divide_3vl         ; work         ;
;          |sign_div_unsign_5nh:divider|             ; 681 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                                                                                       ; sign_div_unsign_5nh    ; work         ;
;             |alt_u_div_kke:divider|                ; 681 (681)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                                                                 ; alt_u_div_kke          ; work         ;
;    |lpm_divide:Div3|                               ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div3                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_mtl:auto_generated|              ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div3|lpm_divide_mtl:auto_generated                                                                                                                   ; lpm_divide_mtl         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 368 (368)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod0|                               ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod0                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 371 (371)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod1|                               ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod1                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod1|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 360 (360)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod2|                               ; 318 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod2                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 318 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod2|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 318 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 318 (318)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod3|                               ; 276 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod3                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 276 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod3|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 276 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 276 (276)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod4|                               ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod4                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod4|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 371 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 371 (371)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
;    |lpm_divide:Mod5|                               ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod5                                                                                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_pll:auto_generated|              ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod5|lpm_divide_pll:auto_generated                                                                                                                   ; lpm_divide_pll         ; work         ;
;          |sign_div_unsign_olh:divider|             ; 360 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                       ; sign_div_unsign_olh    ; work         ;
;             |alt_u_div_qhe:divider|                ; 360 (360)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Interface|lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                 ; alt_u_div_qhe          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 12288        ; 12           ; --           ; --           ; 147456 ; ImageStatic_MIF.mif        ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_n9j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; DataMemory_IP1PORT_MIF.MIF ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_s3d1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                       ;
; VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 6144         ; 12           ; --           ; --           ; 73728  ; CharMap_MIF.mif            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |VGA_Interface|VGA_controller:VGA_CTRL|ImageStatic:IMG              ; ImageStatic.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap ; CharMap.v       ;
; Altera ; ALTPLL       ; 23.1    ; N/A          ; N/A          ; |VGA_Interface|VGA_PLL:comb_243                                     ; VGA_PLL.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+------------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal              ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------+------------------------+
; VGA_controller:VGA_CTRL|TextCurrentInst[5]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[21]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[13]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[77]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[61]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[85]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[37]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[45]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[29]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[53]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[109]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[101]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[93]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[117]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[133]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[125]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[149]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[92]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[76]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[60]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[108]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[36]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[20]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[4]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[52]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[12]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[44]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[100]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[84]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[68]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[116]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[132]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[124]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[148]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[67]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[75]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[59]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[83]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[35]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[43]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[27]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[51]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[11]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[19]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[107]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[99]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[91]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[115]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[123]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[131]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[139]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[66]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[34]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[2]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[98]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[10]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[74]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[42]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[58]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[26]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[90]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[82]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[50]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[18]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[114]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[130]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[146]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[1]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[17]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[9]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[57]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[65]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[73]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[33]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[41]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[25]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[49]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[105]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[97]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[89]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[113]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[121]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[129]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[137]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[6]           ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[22]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[14]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[70]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[78]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[62]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[86]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[38]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[46]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[30]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[54]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[110]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[102]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[94]          ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[118]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; VGA_controller:VGA_CTRL|TextCurrentInst[134]         ; VGA_controller:VGA_CTRL|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 224  ;                                  ;                        ;
+------------------------------------------------------+----------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                       ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_RS_ID1[3,4]                 ; Stuck at GND due to stuck port data_in                                                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_RS_ID2[3,4]                 ; Stuck at GND due to stuck port data_in                                                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_RS_ID3[0..2,4]              ; Stuck at GND due to stuck port data_in                                                   ;
; Reset_Delay:reset|oRESET                                                      ; Stuck at VCC due to stuck port data_in                                                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_RS_ID2[0,1]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_RS_ID2[2]                  ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[25]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rs[4]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[24]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rs[3]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[23]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rs[2]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[22]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rs[1]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[21]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rs[0]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[20]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rt[4]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[19]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rt[3]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[18]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rt[2]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[17]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rt[1]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[16]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rt[0]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[15]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[4]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[15]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[4]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[14]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[3]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[14]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[3]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[13]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[2]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[13]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[2]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[12]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[1]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[12]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[1]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[11]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[0]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[11]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[0]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[10]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[4]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[10]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[4]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[9]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[3]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[9]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[3]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[8]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[2]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[8]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[2]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[1]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[1]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[6]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[0]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[6]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[0]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[5]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[5]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[4]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[4]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[3]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[3]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[2]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[2]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[1]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[1]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|address[0]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|immediate[0]               ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[17..31]          ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[17..31]          ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[17..31]          ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[16..31] ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[15]    ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][17]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][18]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][19]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][20]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][21]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][22]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][23]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][24]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][25]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][26]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][27]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][28]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][29]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][30]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][31]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][16]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][16]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][17]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][18]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][19]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][20]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][21]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][22]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][23]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][24]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][25]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][26]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][27]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][28]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][29]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][30]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][31]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][31]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][11]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][10]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][12]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][13]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][14]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][15]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][16]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][17]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][18]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][19]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][20]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][21]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][22]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][23]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][24]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][25]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][26]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][27]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][28]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][29]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][30]             ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][9]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][8]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][7]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][6]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][5]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][4]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][3]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][2]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][1]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Regs[0][0]              ; Stuck at GND due to stuck port clock_enable                                              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[7]                   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11]                 ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[2..4]                 ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|shamt[0]                   ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[1]                       ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|rd[0]                      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Commit_opcode[7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Commit_opcode[11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[1][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[1][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[0][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[0][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[3][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[3][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[2][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[2][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[5][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[5][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[4][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[4][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[7][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[7][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[6][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[6][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[9][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[9][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[8][7]                ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[8][11]              ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[11][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[11][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[10][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[10][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[13][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[13][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[12][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[12][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[15][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[15][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[14][7]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_opcode[14][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode3[7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode3[11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[6,8,9]           ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate3[10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode2[7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode2[11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[6,8,9]           ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate2[10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode1[7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_opcode1[11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[6,8,9]           ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Immediate1[10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[12]     ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[11]    ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[6,8,9]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_Immediate[10]    ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[7][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[7][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[7][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[6][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[6][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[6][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[2][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[2][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[3][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[3][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[0][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[0][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[1][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[1][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[4][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[4][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[5][7]                  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_opcode[5][11]                ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][12]              ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][11]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[2][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[3][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[0][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[1][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[4][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][6]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][8]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][9]               ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_Immediate[5][10]             ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][12]  ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][11] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][6]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][8]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][9]   ; Merged with VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; Total Number of Removed Registers = 501                                       ;                                                                                          ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4723  ;
; Number of registers using Synchronous Clear  ; 181   ;
; Number of registers using Synchronous Load   ; 336   ;
; Number of registers using Asynchronous Clear ; 1829  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[0]  ; 47      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[31] ; 9       ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[30] ; 11      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[29] ; 11      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[28] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[27] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[26] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[25] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[24] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[23] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[22] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[21] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[20] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[19] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[18] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[17] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[16] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[15] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[14] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[13] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[12] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[11] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[10] ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[9]  ; 29      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[8]  ; 33      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[7]  ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[6]  ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[5]  ; 13      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[4]  ; 47      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[3]  ; 50      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[2]  ; 44      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[1]  ; 48      ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Start_Index[0]        ; 246     ;
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|End_Index[0]          ; 115     ;
; Total number of inverted registers = 34                             ;         ;
+---------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                         ;
+-----------------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                                   ; Megafunction                                                ; Type ;
+-----------------------------------------------------------------+-------------------------------------------------------------+------+
; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|commit_BTA[0..31] ; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_BTA_rtl_0 ; RAM  ;
+-----------------------------------------------------------------+-------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|RGB_Data[6]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU|state[2]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Commit_opcode[3]                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|RGB_out[5]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Start_Index[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|End_Index[0]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Commit_Rd[4]                    ;
; 8:1                ; 90 bits   ; 450 LEs       ; 450 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|out_ROBEN1_VAL[4]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Start_Index[1]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|End_Index[4]                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|tempADDRy[6]                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|tempADDRx[7]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|addry[7]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|addrx[15]                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[7][1]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[6][1]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[5][4]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[4][3]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[3][8]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[2][8]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[1][8]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_EA[0][1]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[14][9]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[15][7]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[12][17]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[13][0]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[10][23]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[11][28]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[8][19]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[9][3]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[6][11]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[7][26]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[4][28]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[5][10]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[2][9]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[3][22]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[0][19]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Write_Data[1][18]           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|RP1_Reg1[20]            ;
; 33:1               ; 5 bits    ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|RP1_Reg1_ROBEN[4]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|RP1_Reg2[5]             ;
; 33:1               ; 5 bits    ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|RP1_Reg2_ROBEN[0]       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[7][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[7][3]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[7][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[7][6]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[6][1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[6][27] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[6][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[6][9]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[5][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[5][28] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[5][1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[5][24] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[4][4]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[4][28] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[4][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[4][10] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[3][4]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[3][18] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[3][3]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[3][26] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[2][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[2][1]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[2][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[2][21] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[1][3]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[1][5]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[1][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[1][27] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2[0][3]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[0][17] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1[0][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[0][2]  ;
; 7:1                ; 102 bits  ; 408 LEs       ; 408 LEs              ; 0 LEs                  ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_Val11[4]                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[0][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[0][17]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[0][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[0][16]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[1][2]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[1][19]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[1][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[1][25]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[2][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[2][21]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[2][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[2][21]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[3][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[3][21]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[3][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[3][24]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[4][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[4][19]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[4][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[4][16]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[5][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[5][27]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[5][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[5][28]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[6][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[6][0]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[6][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[6][24]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1[7][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN1_VAL[7][12]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2[7][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|Reg_ROBEN2_VAL[7][19]             ;
; 19:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Commit_Write_Data[31]           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[31][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[30][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[29][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[28][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[27][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[26][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[25][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[24][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[23][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[22][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[21][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[20][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[19][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[18][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[17][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[16][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[15][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[14][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[13][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[12][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[11][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[10][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[9][2]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[8][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[7][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[6][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[5][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[4][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[3][4]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[2][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[1][2]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Reg_ROBEs[0][1]         ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; Yes        ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg|DataOut[9]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|comb                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Mux0                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|Mux9                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|Mux13                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|comb                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add31                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add27                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add23                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add19                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add15                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add11                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add7                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Add3                  ;
; 16:1               ; 17 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Mux142                          ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Mux69                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Mux74                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Mux76                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I|out_index[6]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector101                                           ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|comb                                    ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile|Mux69                   ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|comb                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC[30]                                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC[15]                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector96                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector36                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 30 LEs               ; -6 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector57                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 30 LEs               ; -6 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector31                                            ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux11                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux24                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux14                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux17                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux9                           ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux19                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 12 LEs               ; -2 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector30                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 12 LEs               ; -2 LEs                 ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|Selector52                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux6                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux27                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux6                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux25                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux5                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux26                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux0                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux30                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux4                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux29                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux4                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux30                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Mux31                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Mux31                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Mux31                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|Mux0                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|Mux15                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_n9j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_s3d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reset_Delay:reset ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; addrw          ; 19    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_PLL:comb_243|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------+
; Parameter Name                ; Value                     ; Type                      ;
+-------------------------------+---------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                   ;
; PLL_TYPE                      ; AUTO                      ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                   ;
; LOCK_HIGH                     ; 1                         ; Untyped                   ;
; LOCK_LOW                      ; 1                         ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                   ;
; SKIP_VCO                      ; OFF                       ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                   ;
; BANDWIDTH                     ; 0                         ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                   ;
; DOWN_SPREAD                   ; 0                         ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                   ;
; DPA_DIVIDER                   ; 0                         ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; VCO_MIN                       ; 0                         ; Untyped                   ;
; VCO_MAX                       ; 0                         ; Untyped                   ;
; VCO_CENTER                    ; 0                         ; Untyped                   ;
; PFD_MIN                       ; 0                         ; Untyped                   ;
; PFD_MAX                       ; 0                         ; Untyped                   ;
; M_INITIAL                     ; 0                         ; Untyped                   ;
; M                             ; 0                         ; Untyped                   ;
; N                             ; 1                         ; Untyped                   ;
; M2                            ; 1                         ; Untyped                   ;
; N2                            ; 1                         ; Untyped                   ;
; SS                            ; 1                         ; Untyped                   ;
; C0_HIGH                       ; 0                         ; Untyped                   ;
; C1_HIGH                       ; 0                         ; Untyped                   ;
; C2_HIGH                       ; 0                         ; Untyped                   ;
; C3_HIGH                       ; 0                         ; Untyped                   ;
; C4_HIGH                       ; 0                         ; Untyped                   ;
; C5_HIGH                       ; 0                         ; Untyped                   ;
; C6_HIGH                       ; 0                         ; Untyped                   ;
; C7_HIGH                       ; 0                         ; Untyped                   ;
; C8_HIGH                       ; 0                         ; Untyped                   ;
; C9_HIGH                       ; 0                         ; Untyped                   ;
; C0_LOW                        ; 0                         ; Untyped                   ;
; C1_LOW                        ; 0                         ; Untyped                   ;
; C2_LOW                        ; 0                         ; Untyped                   ;
; C3_LOW                        ; 0                         ; Untyped                   ;
; C4_LOW                        ; 0                         ; Untyped                   ;
; C5_LOW                        ; 0                         ; Untyped                   ;
; C6_LOW                        ; 0                         ; Untyped                   ;
; C7_LOW                        ; 0                         ; Untyped                   ;
; C8_LOW                        ; 0                         ; Untyped                   ;
; C9_LOW                        ; 0                         ; Untyped                   ;
; C0_INITIAL                    ; 0                         ; Untyped                   ;
; C1_INITIAL                    ; 0                         ; Untyped                   ;
; C2_INITIAL                    ; 0                         ; Untyped                   ;
; C3_INITIAL                    ; 0                         ; Untyped                   ;
; C4_INITIAL                    ; 0                         ; Untyped                   ;
; C5_INITIAL                    ; 0                         ; Untyped                   ;
; C6_INITIAL                    ; 0                         ; Untyped                   ;
; C7_INITIAL                    ; 0                         ; Untyped                   ;
; C8_INITIAL                    ; 0                         ; Untyped                   ;
; C9_INITIAL                    ; 0                         ; Untyped                   ;
; C0_MODE                       ; BYPASS                    ; Untyped                   ;
; C1_MODE                       ; BYPASS                    ; Untyped                   ;
; C2_MODE                       ; BYPASS                    ; Untyped                   ;
; C3_MODE                       ; BYPASS                    ; Untyped                   ;
; C4_MODE                       ; BYPASS                    ; Untyped                   ;
; C5_MODE                       ; BYPASS                    ; Untyped                   ;
; C6_MODE                       ; BYPASS                    ; Untyped                   ;
; C7_MODE                       ; BYPASS                    ; Untyped                   ;
; C8_MODE                       ; BYPASS                    ; Untyped                   ;
; C9_MODE                       ; BYPASS                    ; Untyped                   ;
; C0_PH                         ; 0                         ; Untyped                   ;
; C1_PH                         ; 0                         ; Untyped                   ;
; C2_PH                         ; 0                         ; Untyped                   ;
; C3_PH                         ; 0                         ; Untyped                   ;
; C4_PH                         ; 0                         ; Untyped                   ;
; C5_PH                         ; 0                         ; Untyped                   ;
; C6_PH                         ; 0                         ; Untyped                   ;
; C7_PH                         ; 0                         ; Untyped                   ;
; C8_PH                         ; 0                         ; Untyped                   ;
; C9_PH                         ; 0                         ; Untyped                   ;
; L0_HIGH                       ; 1                         ; Untyped                   ;
; L1_HIGH                       ; 1                         ; Untyped                   ;
; G0_HIGH                       ; 1                         ; Untyped                   ;
; G1_HIGH                       ; 1                         ; Untyped                   ;
; G2_HIGH                       ; 1                         ; Untyped                   ;
; G3_HIGH                       ; 1                         ; Untyped                   ;
; E0_HIGH                       ; 1                         ; Untyped                   ;
; E1_HIGH                       ; 1                         ; Untyped                   ;
; E2_HIGH                       ; 1                         ; Untyped                   ;
; E3_HIGH                       ; 1                         ; Untyped                   ;
; L0_LOW                        ; 1                         ; Untyped                   ;
; L1_LOW                        ; 1                         ; Untyped                   ;
; G0_LOW                        ; 1                         ; Untyped                   ;
; G1_LOW                        ; 1                         ; Untyped                   ;
; G2_LOW                        ; 1                         ; Untyped                   ;
; G3_LOW                        ; 1                         ; Untyped                   ;
; E0_LOW                        ; 1                         ; Untyped                   ;
; E1_LOW                        ; 1                         ; Untyped                   ;
; E2_LOW                        ; 1                         ; Untyped                   ;
; E3_LOW                        ; 1                         ; Untyped                   ;
; L0_INITIAL                    ; 1                         ; Untyped                   ;
; L1_INITIAL                    ; 1                         ; Untyped                   ;
; G0_INITIAL                    ; 1                         ; Untyped                   ;
; G1_INITIAL                    ; 1                         ; Untyped                   ;
; G2_INITIAL                    ; 1                         ; Untyped                   ;
; G3_INITIAL                    ; 1                         ; Untyped                   ;
; E0_INITIAL                    ; 1                         ; Untyped                   ;
; E1_INITIAL                    ; 1                         ; Untyped                   ;
; E2_INITIAL                    ; 1                         ; Untyped                   ;
; E3_INITIAL                    ; 1                         ; Untyped                   ;
; L0_MODE                       ; BYPASS                    ; Untyped                   ;
; L1_MODE                       ; BYPASS                    ; Untyped                   ;
; G0_MODE                       ; BYPASS                    ; Untyped                   ;
; G1_MODE                       ; BYPASS                    ; Untyped                   ;
; G2_MODE                       ; BYPASS                    ; Untyped                   ;
; G3_MODE                       ; BYPASS                    ; Untyped                   ;
; E0_MODE                       ; BYPASS                    ; Untyped                   ;
; E1_MODE                       ; BYPASS                    ; Untyped                   ;
; E2_MODE                       ; BYPASS                    ; Untyped                   ;
; E3_MODE                       ; BYPASS                    ; Untyped                   ;
; L0_PH                         ; 0                         ; Untyped                   ;
; L1_PH                         ; 0                         ; Untyped                   ;
; G0_PH                         ; 0                         ; Untyped                   ;
; G1_PH                         ; 0                         ; Untyped                   ;
; G2_PH                         ; 0                         ; Untyped                   ;
; G3_PH                         ; 0                         ; Untyped                   ;
; E0_PH                         ; 0                         ; Untyped                   ;
; E1_PH                         ; 0                         ; Untyped                   ;
; E2_PH                         ; 0                         ; Untyped                   ;
; E3_PH                         ; 0                         ; Untyped                   ;
; M_PH                          ; 0                         ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; CLK0_COUNTER                  ; G0                        ; Untyped                   ;
; CLK1_COUNTER                  ; G0                        ; Untyped                   ;
; CLK2_COUNTER                  ; G0                        ; Untyped                   ;
; CLK3_COUNTER                  ; G0                        ; Untyped                   ;
; CLK4_COUNTER                  ; G0                        ; Untyped                   ;
; CLK5_COUNTER                  ; G0                        ; Untyped                   ;
; CLK6_COUNTER                  ; E0                        ; Untyped                   ;
; CLK7_COUNTER                  ; E1                        ; Untyped                   ;
; CLK8_COUNTER                  ; E2                        ; Untyped                   ;
; CLK9_COUNTER                  ; E3                        ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; M_TIME_DELAY                  ; 0                         ; Untyped                   ;
; N_TIME_DELAY                  ; 0                         ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                   ;
; VCO_POST_SCALE                ; 0                         ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                   ;
; CBXI_PARAMETER                ; VGA_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE            ;
+-------------------------------+---------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                      ;
; addu           ; 000000100001 ; Unsigned Binary                      ;
; sub            ; 000000100010 ; Unsigned Binary                      ;
; subu           ; 000000100011 ; Unsigned Binary                      ;
; and_           ; 000000100100 ; Unsigned Binary                      ;
; or_            ; 000000100101 ; Unsigned Binary                      ;
; xor_           ; 000000100110 ; Unsigned Binary                      ;
; nor_           ; 000000100111 ; Unsigned Binary                      ;
; sll            ; 000000000000 ; Unsigned Binary                      ;
; srl            ; 000000000010 ; Unsigned Binary                      ;
; slt            ; 000000101010 ; Unsigned Binary                      ;
; sgt            ; 000000101011 ; Unsigned Binary                      ;
; jr             ; 000000001000 ; Unsigned Binary                      ;
; addi           ; 001000000000 ; Unsigned Binary                      ;
; andi           ; 001100000000 ; Unsigned Binary                      ;
; ori            ; 001101000000 ; Unsigned Binary                      ;
; xori           ; 001110000000 ; Unsigned Binary                      ;
; lw             ; 100011000000 ; Unsigned Binary                      ;
; sw             ; 101011000000 ; Unsigned Binary                      ;
; slti           ; 001010000000 ; Unsigned Binary                      ;
; beq            ; 000100000000 ; Unsigned Binary                      ;
; bne            ; 000101000000 ; Unsigned Binary                      ;
; j              ; 000010000000 ; Unsigned Binary                      ;
; jal            ; 000011000000 ; Unsigned Binary                      ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                      ;
; addrw          ; 19           ; Signed Integer                       ;
; width          ; 640          ; Signed Integer                       ;
; height         ; 480          ; Signed Integer                       ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|video_sync_generator:VSG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; resx           ; 128   ; Signed Integer                                                       ;
; resxbar        ; 512   ; Signed Integer                                                       ;
; resy           ; 96    ; Signed Integer                                                       ;
; resybar        ; 384   ; Signed Integer                                                       ;
; H_sync_cycle   ; 96    ; Signed Integer                                                       ;
; hori_back      ; 144   ; Signed Integer                                                       ;
; hori_line      ; 800   ; Signed Integer                                                       ;
; V_sync_cycle   ; 2     ; Signed Integer                                                       ;
; vert_back      ; 35    ; Signed Integer                                                       ;
; vert_line      ; 525   ; Signed Integer                                                       ;
; hori_front     ; 16    ; Signed Integer                                                       ;
; vert_front     ; 10    ; Signed Integer                                                       ;
; startx         ; 144   ; Signed Integer                                                       ;
; starty         ; 35    ; Signed Integer                                                       ;
; endx           ; 774   ; Signed Integer                                                       ;
; endy           ; 115   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 12288                ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ImageStatic_MIF.mif  ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_hca1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 630   ; Signed Integer                                              ;
; height         ; 80    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 6144                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; CharMap_MIF.mif      ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_bt91      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu ;
+---------------------------------+--------------+-----------------------------------+
; Parameter Name                  ; Value        ; Type                              ;
+---------------------------------+--------------+-----------------------------------+
; add                             ; 000000100000 ; Unsigned Binary                   ;
; addu                            ; 000000100001 ; Unsigned Binary                   ;
; sub                             ; 000000100010 ; Unsigned Binary                   ;
; subu                            ; 000000100011 ; Unsigned Binary                   ;
; and_                            ; 000000100100 ; Unsigned Binary                   ;
; or_                             ; 000000100101 ; Unsigned Binary                   ;
; xor_                            ; 000000100110 ; Unsigned Binary                   ;
; nor_                            ; 000000100111 ; Unsigned Binary                   ;
; sll                             ; 000000000000 ; Unsigned Binary                   ;
; srl                             ; 000000000010 ; Unsigned Binary                   ;
; slt                             ; 000000101010 ; Unsigned Binary                   ;
; sgt                             ; 000000101011 ; Unsigned Binary                   ;
; jr                              ; 000000001000 ; Unsigned Binary                   ;
; addi                            ; 001000000000 ; Unsigned Binary                   ;
; andi                            ; 001100000000 ; Unsigned Binary                   ;
; ori                             ; 001101000000 ; Unsigned Binary                   ;
; xori                            ; 001110000000 ; Unsigned Binary                   ;
; lw                              ; 100011000000 ; Unsigned Binary                   ;
; sw                              ; 101011000000 ; Unsigned Binary                   ;
; slti                            ; 001010000000 ; Unsigned Binary                   ;
; beq                             ; 000100000000 ; Unsigned Binary                   ;
; bne                             ; 000101000000 ; Unsigned Binary                   ;
; j                               ; 000010000000 ; Unsigned Binary                   ;
; jal                             ; 000011000000 ; Unsigned Binary                   ;
; hlt_inst                        ; 111111000000 ; Unsigned Binary                   ;
; EXCEPTION_CAUSE_INVALID_IM_ADDR ; 1            ; Signed Integer                    ;
; EXCEPTION_CAUSE_INVALID_DM_ADDR ; 2            ; Signed Integer                    ;
+---------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; initialaddr    ; -1    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob ;
+----------------+--------------+------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                       ;
+----------------+--------------+------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                            ;
; addu           ; 000000100001 ; Unsigned Binary                                            ;
; sub            ; 000000100010 ; Unsigned Binary                                            ;
; subu           ; 000000100011 ; Unsigned Binary                                            ;
; and_           ; 000000100100 ; Unsigned Binary                                            ;
; or_            ; 000000100101 ; Unsigned Binary                                            ;
; xor_           ; 000000100110 ; Unsigned Binary                                            ;
; nor_           ; 000000100111 ; Unsigned Binary                                            ;
; sll            ; 000000000000 ; Unsigned Binary                                            ;
; srl            ; 000000000010 ; Unsigned Binary                                            ;
; slt            ; 000000101010 ; Unsigned Binary                                            ;
; sgt            ; 000000101011 ; Unsigned Binary                                            ;
; jr             ; 000000001000 ; Unsigned Binary                                            ;
; addi           ; 001000000000 ; Unsigned Binary                                            ;
; andi           ; 001100000000 ; Unsigned Binary                                            ;
; ori            ; 001101000000 ; Unsigned Binary                                            ;
; xori           ; 001110000000 ; Unsigned Binary                                            ;
; lw             ; 100011000000 ; Unsigned Binary                                            ;
; sw             ; 101011000000 ; Unsigned Binary                                            ;
; slti           ; 001010000000 ; Unsigned Binary                                            ;
; beq            ; 000100000000 ; Unsigned Binary                                            ;
; bne            ; 000101000000 ; Unsigned Binary                                            ;
; j              ; 000010000000 ; Unsigned Binary                                            ;
; jal            ; 000011000000 ; Unsigned Binary                                            ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                            ;
+----------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                    ;
; addu           ; 000000100001 ; Unsigned Binary                                                    ;
; sub            ; 000000100010 ; Unsigned Binary                                                    ;
; subu           ; 000000100011 ; Unsigned Binary                                                    ;
; and_           ; 000000100100 ; Unsigned Binary                                                    ;
; or_            ; 000000100101 ; Unsigned Binary                                                    ;
; xor_           ; 000000100110 ; Unsigned Binary                                                    ;
; nor_           ; 000000100111 ; Unsigned Binary                                                    ;
; sll            ; 000000000000 ; Unsigned Binary                                                    ;
; srl            ; 000000000010 ; Unsigned Binary                                                    ;
; slt            ; 000000101010 ; Unsigned Binary                                                    ;
; sgt            ; 000000101011 ; Unsigned Binary                                                    ;
; jr             ; 000000001000 ; Unsigned Binary                                                    ;
; addi           ; 001000000000 ; Unsigned Binary                                                    ;
; andi           ; 001100000000 ; Unsigned Binary                                                    ;
; ori            ; 001101000000 ; Unsigned Binary                                                    ;
; xori           ; 001110000000 ; Unsigned Binary                                                    ;
; lw             ; 100011000000 ; Unsigned Binary                                                    ;
; sw             ; 101011000000 ; Unsigned Binary                                                    ;
; slti           ; 001010000000 ; Unsigned Binary                                                    ;
; beq            ; 000100000000 ; Unsigned Binary                                                    ;
; bne            ; 000101000000 ; Unsigned Binary                                                    ;
; j              ; 000010000000 ; Unsigned Binary                                                    ;
; jal            ; 000011000000 ; Unsigned Binary                                                    ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                    ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1 ;
+----------------+--------------+-------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                        ;
+----------------+--------------+-------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                             ;
; addu           ; 000000100001 ; Unsigned Binary                                             ;
; sub            ; 000000100010 ; Unsigned Binary                                             ;
; subu           ; 000000100011 ; Unsigned Binary                                             ;
; and_           ; 000000100100 ; Unsigned Binary                                             ;
; or_            ; 000000100101 ; Unsigned Binary                                             ;
; xor_           ; 000000100110 ; Unsigned Binary                                             ;
; nor_           ; 000000100111 ; Unsigned Binary                                             ;
; sll            ; 000000000000 ; Unsigned Binary                                             ;
; srl            ; 000000000010 ; Unsigned Binary                                             ;
; slt            ; 000000101010 ; Unsigned Binary                                             ;
; sgt            ; 000000101011 ; Unsigned Binary                                             ;
; jr             ; 000000001000 ; Unsigned Binary                                             ;
; addi           ; 001000000000 ; Unsigned Binary                                             ;
; andi           ; 001100000000 ; Unsigned Binary                                             ;
; ori            ; 001101000000 ; Unsigned Binary                                             ;
; xori           ; 001110000000 ; Unsigned Binary                                             ;
; lw             ; 100011000000 ; Unsigned Binary                                             ;
; sw             ; 101011000000 ; Unsigned Binary                                             ;
; slti           ; 001010000000 ; Unsigned Binary                                             ;
; beq            ; 000100000000 ; Unsigned Binary                                             ;
; bne            ; 000101000000 ; Unsigned Binary                                             ;
; j              ; 000010000000 ; Unsigned Binary                                             ;
; jal            ; 000011000000 ; Unsigned Binary                                             ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                             ;
+----------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2 ;
+----------------+--------------+-------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                        ;
+----------------+--------------+-------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                             ;
; addu           ; 000000100001 ; Unsigned Binary                                             ;
; sub            ; 000000100010 ; Unsigned Binary                                             ;
; subu           ; 000000100011 ; Unsigned Binary                                             ;
; and_           ; 000000100100 ; Unsigned Binary                                             ;
; or_            ; 000000100101 ; Unsigned Binary                                             ;
; xor_           ; 000000100110 ; Unsigned Binary                                             ;
; nor_           ; 000000100111 ; Unsigned Binary                                             ;
; sll            ; 000000000000 ; Unsigned Binary                                             ;
; srl            ; 000000000010 ; Unsigned Binary                                             ;
; slt            ; 000000101010 ; Unsigned Binary                                             ;
; sgt            ; 000000101011 ; Unsigned Binary                                             ;
; jr             ; 000000001000 ; Unsigned Binary                                             ;
; addi           ; 001000000000 ; Unsigned Binary                                             ;
; andi           ; 001100000000 ; Unsigned Binary                                             ;
; ori            ; 001101000000 ; Unsigned Binary                                             ;
; xori           ; 001110000000 ; Unsigned Binary                                             ;
; lw             ; 100011000000 ; Unsigned Binary                                             ;
; sw             ; 101011000000 ; Unsigned Binary                                             ;
; slti           ; 001010000000 ; Unsigned Binary                                             ;
; beq            ; 000100000000 ; Unsigned Binary                                             ;
; bne            ; 000101000000 ; Unsigned Binary                                             ;
; j              ; 000010000000 ; Unsigned Binary                                             ;
; jal            ; 000011000000 ; Unsigned Binary                                             ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                             ;
+----------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3 ;
+----------------+--------------+-------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                        ;
+----------------+--------------+-------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                             ;
; addu           ; 000000100001 ; Unsigned Binary                                             ;
; sub            ; 000000100010 ; Unsigned Binary                                             ;
; subu           ; 000000100011 ; Unsigned Binary                                             ;
; and_           ; 000000100100 ; Unsigned Binary                                             ;
; or_            ; 000000100101 ; Unsigned Binary                                             ;
; xor_           ; 000000100110 ; Unsigned Binary                                             ;
; nor_           ; 000000100111 ; Unsigned Binary                                             ;
; sll            ; 000000000000 ; Unsigned Binary                                             ;
; srl            ; 000000000010 ; Unsigned Binary                                             ;
; slt            ; 000000101010 ; Unsigned Binary                                             ;
; sgt            ; 000000101011 ; Unsigned Binary                                             ;
; jr             ; 000000001000 ; Unsigned Binary                                             ;
; addi           ; 001000000000 ; Unsigned Binary                                             ;
; andi           ; 001100000000 ; Unsigned Binary                                             ;
; ori            ; 001101000000 ; Unsigned Binary                                             ;
; xori           ; 001110000000 ; Unsigned Binary                                             ;
; lw             ; 100011000000 ; Unsigned Binary                                             ;
; sw             ; 101011000000 ; Unsigned Binary                                             ;
; slti           ; 001010000000 ; Unsigned Binary                                             ;
; beq            ; 000100000000 ; Unsigned Binary                                             ;
; bne            ; 000101000000 ; Unsigned Binary                                             ;
; j              ; 000010000000 ; Unsigned Binary                                             ;
; jal            ; 000011000000 ; Unsigned Binary                                             ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                             ;
+----------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer ;
+----------------+--------------+----------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                 ;
+----------------+--------------+----------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                      ;
; addu           ; 000000100001 ; Unsigned Binary                                                      ;
; sub            ; 000000100010 ; Unsigned Binary                                                      ;
; subu           ; 000000100011 ; Unsigned Binary                                                      ;
; and_           ; 000000100100 ; Unsigned Binary                                                      ;
; or_            ; 000000100101 ; Unsigned Binary                                                      ;
; xor_           ; 000000100110 ; Unsigned Binary                                                      ;
; nor_           ; 000000100111 ; Unsigned Binary                                                      ;
; sll            ; 000000000000 ; Unsigned Binary                                                      ;
; srl            ; 000000000010 ; Unsigned Binary                                                      ;
; slt            ; 000000101010 ; Unsigned Binary                                                      ;
; sgt            ; 000000101011 ; Unsigned Binary                                                      ;
; jr             ; 000000001000 ; Unsigned Binary                                                      ;
; addi           ; 001000000000 ; Unsigned Binary                                                      ;
; andi           ; 001100000000 ; Unsigned Binary                                                      ;
; ori            ; 001101000000 ; Unsigned Binary                                                      ;
; xori           ; 001110000000 ; Unsigned Binary                                                      ;
; lw             ; 100011000000 ; Unsigned Binary                                                      ;
; sw             ; 101011000000 ; Unsigned Binary                                                      ;
; slti           ; 001010000000 ; Unsigned Binary                                                      ;
; beq            ; 000100000000 ; Unsigned Binary                                                      ;
; bne            ; 000101000000 ; Unsigned Binary                                                      ;
; j              ; 000010000000 ; Unsigned Binary                                                      ;
; jal            ; 000011000000 ; Unsigned Binary                                                      ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                      ;
+----------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                    ;
+------------------------------------+----------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                          ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                 ;
; INIT_FILE                          ; DataMemory_IP1PORT_MIF.MIF ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n9j1            ; Untyped                                                                                 ;
+------------------------------------+----------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s3d1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_qtl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                        ;
+------------------------------------------------+----------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 5        ; Untyped                                     ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                     ;
; LPM_WIDTHP                                     ; 13       ; Untyped                                     ;
; LPM_WIDTHR                                     ; 13       ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                     ;
; LATENCY                                        ; 0        ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                     ;
+------------------------------------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trs|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trt|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_9vl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_9vl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod9 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_5vl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_5vl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_PLL:comb_243|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                            ;
; Entity Instance                           ; VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 12                                                                                                           ;
;     -- NUMWORDS_A                         ; 12288                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 12                                                                                                           ;
;     -- NUMWORDS_A                         ; 6144                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+--------------------------------------------------------+
; Name                                  ; Value                                                  ;
+---------------------------------------+--------------------------------------------------------+
; Number of entity instances            ; 1                                                      ;
; Entity Instance                       ; VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                      ;
;     -- LPM_WIDTHP                     ; 13                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
+---------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|CDB:cdb" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; EXCEPTION1 ; Input ; Info     ; Stuck at GND                              ;
; EXCEPTION3 ; Input ; Info     ; Stuck at GND                              ;
; EXCEPTION4 ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_Rd      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ROBEN1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ROBEN2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Start_Index ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; End_Index   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3"                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2"                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; FULL_FLAG    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"                                                              ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; EXCEPTION_Flag               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; commit_pc                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Commit_Control_Signals[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU"                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PC   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile"                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; input_WP1_DRindex_test ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_ROBEN_test      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; InstQ_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstQ_PC      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap"                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|autoMAN:automan"                                                                                                             ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                          ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; word      ; Input ; Warning  ; Input port expression (160 bits) is smaller than the input port (168 bits) it drives.  Extra input bit(s) "word[0..7]" will be connected to GND. ;
; word[0]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[3]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[8]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[16]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[24]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[28]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[32]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[153] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[154] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; word[157] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; word[159] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGA_CTRL|ImageStatic:IMG"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (14 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:pc2"                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:pc1"                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:cycles4"                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:cycles3"                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:cycles2"                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd7seg:cycles1"                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 4723                        ;
;     CLR               ; 331                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 6                           ;
;     CLR SLD           ; 82                          ;
;     ENA               ; 2497                        ;
;     ENA CLR           ; 1409                        ;
;     ENA SCLR          ; 74                          ;
;     ENA SCLR SLD      ; 92                          ;
;     ENA SLD           ; 144                         ;
;     SCLR              ; 8                           ;
;     SLD               ; 12                          ;
;     plain             ; 67                          ;
; cycloneiii_lcell_comb ; 21482                       ;
;     arith             ; 3020                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 464                         ;
;         3 data inputs ; 2546                        ;
;     normal            ; 18462                       ;
;         0 data inputs ; 510                         ;
;         1 data inputs ; 225                         ;
;         2 data inputs ; 3702                        ;
;         3 data inputs ; 2664                        ;
;         4 data inputs ; 11361                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 100                         ;
;                       ;                             ;
; Max LUT depth         ; 72.50                       ;
; Average LUT depth     ; 22.20                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Feb  5 19:48:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: VGA_PLL File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v Line: 40
Info (12021): Found 4 design units, including 4 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_controller File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 6
    Info (12023): Found entity 2: fivebit2text File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 353
    Info (12023): Found entity 3: sixteenbit2text_signed File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 367
    Info (12023): Found entity 4: sixteenbit2text_unsigned File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 404
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file imagestatic.v
    Info (12023): Found entity 1: ImageStatic File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file automan.v
    Info (12023): Found entity 1: autoMAN File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 3
    Info (12023): Found entity 2: char2index File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file charmap.v
    Info (12023): Found entity 1: CharMap File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu_pll.v
    Info (12023): Found entity 1: CPU_PLL File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CPU_PLL.v Line: 40
Warning (12125): Using design file vga_interface.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: VGA_Interface File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 8
    Info (12023): Found entity 2: Reset_Delay File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 135
    Info (12023): Found entity 3: bcd7seg File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 157
Critical Warning (10846): Verilog HDL Instantiation warning at vga_interface.v(104): instance has no name File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 104
Info (12127): Elaborating entity "VGA_Interface" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at vga_interface.v(27) has no driver File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
Info (12128): Elaborating entity "bcd7seg" for hierarchy "bcd7seg:cycles1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 50
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:reset" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 97
Warning (10230): Verilog HDL assignment warning at vga_interface.v(147): truncated value with size 32 to match size of target (20) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 147
Info (12128): Elaborating entity "VGA_PLL" for hierarchy "VGA_PLL:comb_243" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_PLL:comb_243|altpll:altpll_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v Line: 100
Info (12130): Elaborated megafunction instantiation "VGA_PLL:comb_243|altpll:altpll_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v Line: 100
Info (12133): Instantiated megafunction "VGA_PLL:comb_243|altpll:altpll_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: VGA_PLL_altpll File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v Line: 30
Info (12128): Elaborating entity "VGA_PLL_altpll" for hierarchy "VGA_PLL:comb_243|altpll:altpll_component|VGA_PLL_altpll:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGA_CTRL" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 124
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(70): truncated value with size 32 to match size of target (20) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(97): truncated value with size 32 to match size of target (20) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 97
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(100): truncated value with size 32 to match size of target (20) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 100
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(106): truncated value with size 32 to match size of target (20) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(212): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(212): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(212): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(216): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(216): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(216): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(220): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(220): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(220): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(224): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(224): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(224): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(228): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(228): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(228): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(232): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(232): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(232): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(236): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(236): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(236): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(240): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(240): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(240): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(244): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(244): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(244): variable "text_shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(248): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(248): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(248): variable "text_shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(252): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(252): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(252): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(256): variable "text_rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(256): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(256): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(260): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(264): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(264): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(264): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(264): truncated value with size 168 to match size of target (160) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(268): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 268
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(268): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 268
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(268): variable "text_unsigned_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 268
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(268): truncated value with size 168 to match size of target (160) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 268
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(272): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(272): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(272): variable "text_unsigned_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(276): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(276): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(276): variable "text_unsigned_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 276
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(276): truncated value with size 168 to match size of target (160) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(280): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(280): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(280): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(284): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 284
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(284): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 284
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(284): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 284
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(288): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(288): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(288): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 288
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(288): truncated value with size 168 to match size of target (160) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(292): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(292): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(292): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(296): variable "text_rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(296): variable "text_rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(296): variable "text_signed_immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(300): variable "text_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at VGA_controller.v(304): variable "text_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 304
Warning (10270): Verilog HDL Case Statement warning at VGA_controller.v(209): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 209
Warning (10240): Verilog HDL Always Construct warning at VGA_controller.v(206): inferring latch(es) for variable "TextCurrentInst", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(337): truncated value with size 32 to match size of target (4) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 337
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(338): truncated value with size 32 to match size of target (4) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 338
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(339): truncated value with size 32 to match size of target (4) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 339
Info (10041): Inferred latch for "TextCurrentInst[159]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[158]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[157]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[156]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[155]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[154]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[153]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[152]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[151]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[150]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[149]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[148]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[147]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[146]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[145]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[144]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[143]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[142]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[141]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[140]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[139]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[138]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[137]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[136]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[135]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[134]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[133]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[132]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[131]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[130]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[129]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[128]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[127]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[126]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[125]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[124]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[123]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[122]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[121]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[120]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[119]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[118]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[117]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[116]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[115]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[114]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[113]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[112]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[111]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[110]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[109]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[108]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[107]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[106]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[105]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[104]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[103]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[102]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[101]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[100]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[99]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[98]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[97]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[96]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[95]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[94]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[93]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[92]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[91]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[90]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[89]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[88]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[87]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[86]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[85]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[84]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[83]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[82]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[81]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[80]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[79]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[78]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[77]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[76]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[75]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[74]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[73]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[72]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[71]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[70]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[69]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[68]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[67]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[66]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[65]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[64]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[63]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[62]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[61]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[60]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[59]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[58]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[57]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[56]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[55]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[54]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[53]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[52]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[51]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[50]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[49]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[48]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[47]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[46]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[45]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[44]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[43]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[42]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[41]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[40]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[39]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[38]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[37]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[36]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[35]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[34]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[33]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[32]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[31]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[30]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[29]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[28]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[27]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[26]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[25]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[24]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[23]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[22]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[21]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[20]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[19]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[18]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[17]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[16]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[15]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[14]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[13]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[12]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[11]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[10]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[9]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[8]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[7]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[6]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[5]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[4]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[3]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[2]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[1]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (10041): Inferred latch for "TextCurrentInst[0]" at VGA_controller.v(206) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "VGA_controller:VGA_CTRL|video_sync_generator:VSG" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 59
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(111): truncated value with size 32 to match size of target (10) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v Line: 111
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(114): truncated value with size 32 to match size of target (11) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v Line: 114
Info (12128): Elaborating entity "ImageStatic" for hierarchy "VGA_controller:VGA_CTRL|ImageStatic:IMG" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v Line: 82
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v Line: 82
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ImageStatic_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12288"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hca1.tdf
    Info (12023): Found entity 1: altsyncram_hca1 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_hca1" for hierarchy "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|decode_2j9:rden_decode" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_43b.tdf
    Info (12023): Found entity 1: mux_43b File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/mux_43b.tdf Line: 23
Info (12128): Elaborating entity "mux_43b" for hierarchy "VGA_controller:VGA_CTRL|ImageStatic:IMG|altsyncram:altsyncram_component|altsyncram_hca1:auto_generated|mux_43b:mux2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf Line: 41
Info (12128): Elaborating entity "autoMAN" for hierarchy "VGA_controller:VGA_CTRL|autoMAN:automan" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at autoMAN.v(39): truncated value with size 32 to match size of target (16) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 39
Warning (10230): Verilog HDL assignment warning at autoMAN.v(42): truncated value with size 32 to match size of target (16) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 42
Warning (10230): Verilog HDL assignment warning at autoMAN.v(59): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
Info (12128): Elaborating entity "char2index" for hierarchy "VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 79
Warning (10230): Verilog HDL assignment warning at autoMAN.v(113): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 113
Info (12128): Elaborating entity "CharMap" for hierarchy "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v Line: 82
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v Line: 82
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CharMap_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "6144"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf
    Info (12023): Found entity 1: altsyncram_bt91 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bt91" for hierarchy "VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SSOOO_CPU File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 15
Info (12128): Elaborating entity "SSOOO_CPU" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at ssooo_cpu.v(160): object "EXCEPTION_EPC" assigned a value but never read File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at ssooo_cpu.v(160): object "EXCEPTION_CAUSE" assigned a value but never read File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 160
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC_register File: d:/github repos/josdc-silicore/ssooo/pc_register.v Line: 2
Info (12128): Elaborating entity "PC_register" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|PC_register:pcreg" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 267
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: InstQ File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 2
Info (12128): Elaborating entity "InstQ" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 284
Warning (10030): Net "InstMem.data_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 16
Warning (10030): Net "InstMem.waddr_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 16
Warning (10030): Net "InstMem.we_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 16
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RegFile File: d:/github repos/josdc-silicore/ssooo/register file/regfile.v Line: 2
Info (12128): Elaborating entity "RegFile" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 322
Warning (10240): Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/register file/regfile.v Line: 49
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchPredictor File: d:/github repos/josdc-silicore/ssooo/branchpredictor.v Line: 6
Warning (10222): Verilog HDL Parameter Declaration warning at opcodes.txt(22): Parameter Declaration in module "BranchPredictor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: d:/github repos/josdc-silicore/ssooo/reorder buffer/opcodes.txt Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at branchpredictor.v(20): Parameter Declaration in module "BranchPredictor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: d:/github repos/josdc-silicore/ssooo/branchpredictor.v Line: 20
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 334
Warning (10230): Verilog HDL assignment warning at branchpredictor.v(20): truncated value with size 32 to match size of target (4) File: d:/github repos/josdc-silicore/ssooo/branchpredictor.v Line: 20
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROB File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 16
Info (12128): Elaborating entity "ROB" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 399
Warning (10230): Verilog HDL assignment warning at rob.v(167): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 167
Warning (10230): Verilog HDL assignment warning at rob.v(227): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 227
Warning (10230): Verilog HDL assignment warning at rob.v(234): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at rob.v(165): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 165
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU_OPER File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 15
Info (12128): Elaborating entity "ALU_OPER" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 402
Warning (10270): Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[0]" at alu_oper.v(28) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[1]" at alu_oper.v(28) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[2]" at alu_oper.v(28) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[3]" at alu_oper.v(28) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
Warning (10274): Verilog HDL macro warning at rs.v(60): overriding existing definition for macro "I", which was defined in "rob.v", line 84 File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 60
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RS File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 1
Info (12128): Elaborating entity "RS" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 490
Warning (10230): Verilog HDL assignment warning at rs.v(110): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 110
Warning (10230): Verilog HDL assignment warning at rs.v(118): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 118
Warning (10230): Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 123
Warning (10230): Verilog HDL assignment warning at rs.v(148): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 148
Warning (10230): Verilog HDL assignment warning at rs.v(255): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 255
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 1
Info (12128): Elaborating entity "ALU" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 510
Warning (10270): Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable "Reg_res", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[0]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[1]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[2]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[3]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[4]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[5]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[6]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[7]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[8]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[9]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[10]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[11]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[12]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[13]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[14]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[15]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[16]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[17]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[18]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[19]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[20]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[21]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[22]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[23]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[24]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[25]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[26]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[27]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[28]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[29]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[30]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[31]" at alu.v(40) File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AddressUnit File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v Line: 21
Info (12128): Elaborating entity "AddressUnit" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|AddressUnit:AU" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 595
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LSBuffer File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 11
Info (12128): Elaborating entity "LSBuffer" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 655
Warning (10230): Verilog HDL assignment warning at lsbuffer.v(120): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 120
Warning (10230): Verilog HDL assignment warning at lsbuffer.v(169): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 169
Warning (10030): Net "Reg_EA[7][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[6][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[5][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[4][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[3][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[2][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[1][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[0][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM File: d:/github repos/josdc-silicore/ssooo/memory unit/dm.v Line: 3
Info (12128): Elaborating entity "DM" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 678
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/datamemory_ip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DataMemory_IP File: d:/github repos/josdc-silicore/ssooo/datamemory_ip.v Line: 40
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory" File: d:/github repos/josdc-silicore/ssooo/memory unit/dm.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: d:/github repos/josdc-silicore/ssooo/datamemory_ip.v Line: 86
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: d:/github repos/josdc-silicore/ssooo/datamemory_ip.v Line: 86
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: d:/github repos/josdc-silicore/ssooo/datamemory_ip.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMemory_IP1PORT_MIF.MIF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n9j1.tdf
    Info (12023): Found entity 1: altsyncram_n9j1 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_n9j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n9j1" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_n9j1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CDB File: d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v Line: 15
Info (12128): Elaborating entity "CDB" for hierarchy "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|CDB:cdb" File: d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v Line: 718
Info (12128): Elaborating entity "fivebit2text" for hierarchy "VGA_controller:VGA_CTRL|fivebit2text:I2Trd" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 172
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(361): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 361
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(362): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
Info (12128): Elaborating entity "sixteenbit2text_signed" for hierarchy "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 192
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(383): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 383
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(384): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 384
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(385): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 385
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(386): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 386
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(387): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(394): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 394
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(395): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 395
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(396): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 396
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(397): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 397
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(398): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 398
Info (12128): Elaborating entity "sixteenbit2text_unsigned" for hierarchy "VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 198
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(416): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 416
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(417): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 417
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(418): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 418
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(419): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 419
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(420): truncated value with size 32 to match size of target (8) File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 420
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer input_clk File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
    Warning (19017): Found clock multiplexer input_clk~0 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
    Warning (19017): Found clock multiplexer input_clk~1 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
    Warning (19017): Found clock multiplexer input_clk~2 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
    Warning (19017): Found clock multiplexer input_clk~3 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
    Warning (19017): Found clock multiplexer input_clk~4 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 63
Warning (276027): Inferred dual-clock RAM node "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_BTA_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|InstMem" is uninferred due to asynchronous read logic File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 16
    Info (276004): RAM logic "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_Rd" is uninferred due to inappropriate RAM size File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 91
    Info (276004): RAM logic "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_ROBEN" is uninferred due to inappropriate RAM size File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 85
    Info (276004): RAM logic "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer|Reg_opcode" is uninferred due to inappropriate RAM size File: d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v Line: 82
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|Reg_BTA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 48 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Mult0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trs|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 361
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trt|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 361
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trs|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trs|Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trt|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trt|Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod4" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div7" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 398
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod9" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 398
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 361
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 384
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 384
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div4" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 395
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod6" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 395
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 386
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 386
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div6" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 397
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 397
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 385
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 385
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Div5" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 396
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod7" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 396
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 383
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|Mod5" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 394
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 361
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|fivebit2text:I2Tshamt|Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_controller:VGA_CTRL|autoMAN:automan|Div3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 94
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0"
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob|altsyncram:Reg_BTA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s3d1.tdf
    Info (12023): Found entity 1: altsyncram_s3d1 File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_s3d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 45
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_pll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 46
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_mtl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 47
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf
    Info (12023): Found entity 1: lpm_divide_rtl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_1ie.tdf
    Info (12023): Found entity 1: alt_u_div_1ie File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_1ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 48
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_3vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_kke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|lpm_divide:Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|lpm_divide:Div0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_itl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_ihe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div2" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ntl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 90
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf
    Info (12023): Found entity 1: lpm_divide_qll File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qll.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div1" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf
    Info (12023): Found entity 1: lpm_divide_qtl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_2ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" File: d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" File: d:/quartus/devices_support/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" File: d:/quartus/devices_support/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf
    Info (12023): Found entity 1: add_sub_1qg File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_1qg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_mult:Mult0" File: d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info (12023): Found entity 1: lpm_divide_ptl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ptl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Div0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_6sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|fivebit2text:I2Trd|lpm_divide:Mod1" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 362
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf
    Info (12023): Found entity 1: lpm_divide_9kl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9kl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div3" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf
    Info (12023): Found entity 1: lpm_divide_9vl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf
    Info (12023): Found entity 1: alt_u_div_0le File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0le.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod4" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod4" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 387
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 384
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div0" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 384
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_otl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 386
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div2" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 386
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5vl.tdf
    Info (12023): Found entity 1: lpm_divide_5vl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_5vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf
    Info (12023): Found entity 1: alt_u_div_oke File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_oke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 385
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Div1" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 385
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_stl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf
    Info (12023): Found entity 1: alt_u_div_4ie File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_4ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|lpm_divide:Div1" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|lpm_divide:Div1" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 106
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 94
Info (12133): Instantiated megafunction "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Div3" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[139]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[29]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[146]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[29]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[129]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[29]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[65]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[68]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[33]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[67]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[42]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[67]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[66]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[59]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[34]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[83]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[58]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[83]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[30]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[27]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[7]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[11]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[136]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[123]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[137]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[123]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[144]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[123]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[130]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[123]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[98]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[131]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[10]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[2]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[9]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[2]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[1]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[2]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[57]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[2]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[82]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[74]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[50]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[74]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[17]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[18]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[31]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[25]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[121]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[105]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[77] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[61] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[85] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[37] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[45] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[53] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[109] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[101] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[93] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[117] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[133] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[125] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[149] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[92] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[76] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[60] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[108] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[36] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[52] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[44] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[100] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[84] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[68] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[116] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[132] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[124] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[148] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[67] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[75] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[59] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[83] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[35] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[43] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[51] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[107] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[99] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[91] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[115] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[123] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[131] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[74] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[90] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[114] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[73] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[41] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[49] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[105] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[97] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[89] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[113] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[70] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[78] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[62] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[86] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[38] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[46] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[54] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[110] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[102] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[94] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[118] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[134] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[142] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[126] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[150] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[71] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[79] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[63] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[87] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[39] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[47] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[55] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[111] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[103] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[95] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[119] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[135] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[143] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[127] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|TextCurrentInst[151] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[31] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[31] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[31] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[11] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[11] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[11] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[10] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[10] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[10] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[12] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[12] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[12] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[13] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[13] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[13] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[14] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[14] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[14] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[15] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[15] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[15] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[16] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[16] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[16] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[17] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[17] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[17] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[18] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[18] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[18] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[19] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[19] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[19] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[20] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[20] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[20] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[21] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[21] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[21] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[22] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[22] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[22] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[23] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[23] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[23] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[24] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[24] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[24] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[25] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[25] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[25] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[26] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[26] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[26] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[27] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[27] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[27] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[28] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[28] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[28] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[29] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[29] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[29] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[30] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[30] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[30] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[0] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[2] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[0] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[0] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[1] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[1] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[1] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[2] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[2] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[2] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[3] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[3] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[3] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[9] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[9] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[9] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[8] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[8] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[8] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[7] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[7] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[7] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[6] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[6] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[6] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[5] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[5] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[5] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1|Reg_res[4] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu2|Reg_res[4] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu3|Reg_res[4] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[3] File: d:/github repos/josdc-silicore/ssooo/reservation station/rs.v Line: 208
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op|ALU_OP[3] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op|ALU_OP[0] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op|ALU_OP[2] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Warning (13012): Latch VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op|ALU_OP[1] has unsafe behavior File: d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[11] File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 35
Info (13000): Registers with preset signals will power-up high File: d:/github repos/josdc-silicore/ssooo/pc_register.v Line: 17
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[74]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[107]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[131]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[99]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
    Info (13026): Duplicate LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[41]" merged with LATCH primitive "VGA_controller:VGA_CTRL|TextCurrentInst[91]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v Line: 206
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 17
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 92
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 97
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 92
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 97
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 102
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 37
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 42
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 57
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod8|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod6|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed|lpm_divide:Mod7|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~0" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 62
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|op_9~6"
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_5_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 82
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 87
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 92
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 97
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 102
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 37
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 42
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 47
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 52
    Info (17048): Logic cell "VGA_controller:VGA_CTRL|autoMAN:automan|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~8" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf Line: 57
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v Line: 30
Info (21057): Implemented 23589 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 23401 logic cells
    Info (21064): Implemented 100 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 583 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Wed Feb  5 19:49:01 2025
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg.


