#TOP
#nothing to ignore

#SOFTWARE
software/periphs.h

software/*/*
!software/*/Makefile
!software/*/*.expected
!software/*/*.py

!software/bootloader/boot.c
!software/bootloader/boot.S

!software/firmware/firmware.c
!software/firmware/firmware.S

!software/console/console.c
!software/console/console.h
!software/console/rs232comm.c
!software/console/socketcomm.c

#HARDWARE
#sources
hardware/src/system.v
hardware/testbench/system_tb.v

#simulation
hardware/simulation/*/*
!hardware/simulation/verilog_tb
!hardware/simulation/simulation.mk
!hardware/simulation/*/Makefile
!hardware/simulation/*/*.expected
!hardware/simulation/*/*.sh

#fpga
hardware/fpga/*/*/*
!hardware/fpga/fpga.mk
!hardware/fpga/*/*/Makefile
!hardware/fpga/*/*/*.tcl
!hardware/fpga/*/*/*.expected
!hardware/fpga/*/*/verilog
!hardware/fpga/*/*/doc
!hardware/fpga/vivado/*/*.xdc
!hardware/fpga/quartus/*/*.sdc

#asic
hardware/asic/*/*
!hardware/asic/asic.mk
!hardware/asic/*/Makefile
!hardware/asic/*/*.tcl
!hardware/asic/*/*.sh
!hardware/asic/*/verilog
!hardware/asic/*/synscript.tcl
!hardware/asic/*/powscript.tcl
!hardware/asic/skywater/openram_config.py

#DOCUMENT
document/*/*
!document/*/Makefile
!document/*/*.expected
!document/*/*.pdf
!document/presentation/presentation.tex
