{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 11:46:19 2019 " "Info: Processing started: Mon Sep 09 11:46:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off be -c be " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off be -c be" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt16-behavioral " "Info: Found design unit 1: cnt16-behavioral" {  } { { "cnt16.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cnt16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt16 " "Info: Found entity 1: cnt16" {  } { { "cnt16.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cnt16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-behavioral " "Info: Found design unit 1: rs-behavioral" {  } { { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Info: Found entity 1: rs" {  } { { "rs.vhd" "" { Text "C:/Users/Etudiant/Documents/be/rs.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blk " "Info: Found entity 1: blk" {  } { { "blk.bdf" "" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-behavioral " "Info: Found design unit 1: cmp-behavioral" {  } { { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Info: Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "C:/Users/Etudiant/Documents/be/cmp.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behavioral " "Info: Found design unit 1: pwm-behavioral" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/be/pwm.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/be/pwm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_BE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VHDL_BE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_BE-Behavioral " "Info: Found design unit 1: VHDL_BE-Behavioral" {  } { { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_BE " "Info: Found entity 1: VHDL_BE" {  } { { "VHDL_BE.vhd" "" { Text "C:/Users/Etudiant/Documents/be/VHDL_BE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "blk " "Info: Elaborating entity \"blk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst " "Info: Elaborating entity \"pwm\" for hierarchy \"pwm:inst\"" {  } { { "blk.bdf" "inst" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 224 512 608 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt16 pwm:inst\|cnt16:counter " "Info: Elaborating entity \"cnt16\" for hierarchy \"pwm:inst\|cnt16:counter\"" {  } { { "pwm.vhd" "counter" { Text "C:/Users/Etudiant/Documents/be/pwm.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp pwm:inst\|cmp:cmpzero " "Info: Elaborating entity \"cmp\" for hierarchy \"pwm:inst\|cmp:cmpzero\"" {  } { { "pwm.vhd" "cmpzero" { Text "C:/Users/Etudiant/Documents/be/pwm.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs pwm:inst\|rs:rsc " "Info: Elaborating entity \"rs\" for hierarchy \"pwm:inst\|rs:rsc\"" {  } { { "pwm.vhd" "rsc" { Text "C:/Users/Etudiant/Documents/be/pwm.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_BE VHDL_BE:inst3 " "Info: Elaborating entity \"VHDL_BE\" for hierarchy \"VHDL_BE:inst3\"" {  } { { "blk.bdf" "inst3" { Schematic "C:/Users/Etudiant/Documents/be/blk.bdf" { { 216 328 456 312 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Info: Implemented 27 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 11:46:21 2019 " "Info: Processing ended: Mon Sep 09 11:46:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
