entity Lab2_1_1 is
	port (
		switch: in bit_vector(3 downto 0);
		sevensegement: out bit_vector(0 to 6)
	);
end  Lab2_1_1;
architecture dataflow of Lab2_1_1 is
begin
	sevensegement(0) <= (not switch(3) and not switch(2) and not switch(1) and switch(0))
								or (not switch(3) and switch(2) and not switch(1) and not switch(0))
								or (switch(3) and switch(2) and not switch(1) and switch(0))
								or (switch(3) and not switch(2) and switch(1) and switch(0));
		
end dataflow ;  
