
PR_cytron.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047c8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080048d8  080048d8  000058d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cd4  08004cd4  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  08004cd4  08004cd4  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cd4  08004cd4  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cd4  08004cd4  00005cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004cd8  08004cd8  00005cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004cdc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000010  08004cec  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  08004cec  000061c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cff1  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d8  00000000  00000000  0001302a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000790  00000000  00000000  00015108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b9  00000000  00000000  00015898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019848  00000000  00000000  00015e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afb0  00000000  00000000  0002f699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000853f9  00000000  00000000  0003a649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfa42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002124  00000000  00000000  000bfa88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000c1bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080048c0 	.word	0x080048c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080048c0 	.word	0x080048c0

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2f>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000724:	bf24      	itt	cs
 8000726:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800072a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800072e:	d90d      	bls.n	800074c <__aeabi_d2f+0x30>
 8000730:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000734:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000738:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800073c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000740:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000744:	bf08      	it	eq
 8000746:	f020 0001 	biceq.w	r0, r0, #1
 800074a:	4770      	bx	lr
 800074c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000750:	d121      	bne.n	8000796 <__aeabi_d2f+0x7a>
 8000752:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000756:	bfbc      	itt	lt
 8000758:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800075c:	4770      	bxlt	lr
 800075e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000762:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000766:	f1c2 0218 	rsb	r2, r2, #24
 800076a:	f1c2 0c20 	rsb	ip, r2, #32
 800076e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000772:	fa20 f002 	lsr.w	r0, r0, r2
 8000776:	bf18      	it	ne
 8000778:	f040 0001 	orrne.w	r0, r0, #1
 800077c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000784:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000788:	ea40 000c 	orr.w	r0, r0, ip
 800078c:	fa23 f302 	lsr.w	r3, r3, r2
 8000790:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000794:	e7cc      	b.n	8000730 <__aeabi_d2f+0x14>
 8000796:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800079a:	d107      	bne.n	80007ac <__aeabi_d2f+0x90>
 800079c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007a0:	bf1e      	ittt	ne
 80007a2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007a6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007aa:	4770      	bxne	lr
 80007ac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007b0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007b4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_frsub>:
 80007bc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80007c0:	e002      	b.n	80007c8 <__addsf3>
 80007c2:	bf00      	nop

080007c4 <__aeabi_fsub>:
 80007c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080007c8 <__addsf3>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	bf1f      	itttt	ne
 80007cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007d0:	ea92 0f03 	teqne	r2, r3
 80007d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007dc:	d06a      	beq.n	80008b4 <__addsf3+0xec>
 80007de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e6:	bfc1      	itttt	gt
 80007e8:	18d2      	addgt	r2, r2, r3
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	4048      	eorgt	r0, r1
 80007ee:	4041      	eorgt	r1, r0
 80007f0:	bfb8      	it	lt
 80007f2:	425b      	neglt	r3, r3
 80007f4:	2b19      	cmp	r3, #25
 80007f6:	bf88      	it	hi
 80007f8:	4770      	bxhi	lr
 80007fa:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000802:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000806:	bf18      	it	ne
 8000808:	4240      	negne	r0, r0
 800080a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800080e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000812:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4249      	negne	r1, r1
 800081a:	ea92 0f03 	teq	r2, r3
 800081e:	d03f      	beq.n	80008a0 <__addsf3+0xd8>
 8000820:	f1a2 0201 	sub.w	r2, r2, #1
 8000824:	fa41 fc03 	asr.w	ip, r1, r3
 8000828:	eb10 000c 	adds.w	r0, r0, ip
 800082c:	f1c3 0320 	rsb	r3, r3, #32
 8000830:	fa01 f103 	lsl.w	r1, r1, r3
 8000834:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000838:	d502      	bpl.n	8000840 <__addsf3+0x78>
 800083a:	4249      	negs	r1, r1
 800083c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000840:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000844:	d313      	bcc.n	800086e <__addsf3+0xa6>
 8000846:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800084a:	d306      	bcc.n	800085a <__addsf3+0x92>
 800084c:	0840      	lsrs	r0, r0, #1
 800084e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000852:	f102 0201 	add.w	r2, r2, #1
 8000856:	2afe      	cmp	r2, #254	@ 0xfe
 8000858:	d251      	bcs.n	80008fe <__addsf3+0x136>
 800085a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800085e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000862:	bf08      	it	eq
 8000864:	f020 0001 	biceq.w	r0, r0, #1
 8000868:	ea40 0003 	orr.w	r0, r0, r3
 800086c:	4770      	bx	lr
 800086e:	0049      	lsls	r1, r1, #1
 8000870:	eb40 0000 	adc.w	r0, r0, r0
 8000874:	3a01      	subs	r2, #1
 8000876:	bf28      	it	cs
 8000878:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800087c:	d2ed      	bcs.n	800085a <__addsf3+0x92>
 800087e:	fab0 fc80 	clz	ip, r0
 8000882:	f1ac 0c08 	sub.w	ip, ip, #8
 8000886:	ebb2 020c 	subs.w	r2, r2, ip
 800088a:	fa00 f00c 	lsl.w	r0, r0, ip
 800088e:	bfaa      	itet	ge
 8000890:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000894:	4252      	neglt	r2, r2
 8000896:	4318      	orrge	r0, r3
 8000898:	bfbc      	itt	lt
 800089a:	40d0      	lsrlt	r0, r2
 800089c:	4318      	orrlt	r0, r3
 800089e:	4770      	bx	lr
 80008a0:	f092 0f00 	teq	r2, #0
 80008a4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008a8:	bf06      	itte	eq
 80008aa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008ae:	3201      	addeq	r2, #1
 80008b0:	3b01      	subne	r3, #1
 80008b2:	e7b5      	b.n	8000820 <__addsf3+0x58>
 80008b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008bc:	bf18      	it	ne
 80008be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008c2:	d021      	beq.n	8000908 <__addsf3+0x140>
 80008c4:	ea92 0f03 	teq	r2, r3
 80008c8:	d004      	beq.n	80008d4 <__addsf3+0x10c>
 80008ca:	f092 0f00 	teq	r2, #0
 80008ce:	bf08      	it	eq
 80008d0:	4608      	moveq	r0, r1
 80008d2:	4770      	bx	lr
 80008d4:	ea90 0f01 	teq	r0, r1
 80008d8:	bf1c      	itt	ne
 80008da:	2000      	movne	r0, #0
 80008dc:	4770      	bxne	lr
 80008de:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008e2:	d104      	bne.n	80008ee <__addsf3+0x126>
 80008e4:	0040      	lsls	r0, r0, #1
 80008e6:	bf28      	it	cs
 80008e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008ec:	4770      	bx	lr
 80008ee:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80008f2:	bf3c      	itt	cc
 80008f4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80008f8:	4770      	bxcc	lr
 80008fa:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008fe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000902:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000906:	4770      	bx	lr
 8000908:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800090c:	bf16      	itet	ne
 800090e:	4608      	movne	r0, r1
 8000910:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000914:	4601      	movne	r1, r0
 8000916:	0242      	lsls	r2, r0, #9
 8000918:	bf06      	itte	eq
 800091a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091e:	ea90 0f01 	teqeq	r0, r1
 8000922:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000926:	4770      	bx	lr

08000928 <__aeabi_ui2f>:
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	e004      	b.n	8000938 <__aeabi_i2f+0x8>
 800092e:	bf00      	nop

08000930 <__aeabi_i2f>:
 8000930:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000934:	bf48      	it	mi
 8000936:	4240      	negmi	r0, r0
 8000938:	ea5f 0c00 	movs.w	ip, r0
 800093c:	bf08      	it	eq
 800093e:	4770      	bxeq	lr
 8000940:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000944:	4601      	mov	r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	e01c      	b.n	8000986 <__aeabi_l2f+0x2a>

0800094c <__aeabi_ul2f>:
 800094c:	ea50 0201 	orrs.w	r2, r0, r1
 8000950:	bf08      	it	eq
 8000952:	4770      	bxeq	lr
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	e00a      	b.n	8000970 <__aeabi_l2f+0x14>
 800095a:	bf00      	nop

0800095c <__aeabi_l2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000968:	d502      	bpl.n	8000970 <__aeabi_l2f+0x14>
 800096a:	4240      	negs	r0, r0
 800096c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000970:	ea5f 0c01 	movs.w	ip, r1
 8000974:	bf02      	ittt	eq
 8000976:	4684      	moveq	ip, r0
 8000978:	4601      	moveq	r1, r0
 800097a:	2000      	moveq	r0, #0
 800097c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000980:	bf08      	it	eq
 8000982:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000986:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800098a:	fabc f28c 	clz	r2, ip
 800098e:	3a08      	subs	r2, #8
 8000990:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000994:	db10      	blt.n	80009b8 <__aeabi_l2f+0x5c>
 8000996:	fa01 fc02 	lsl.w	ip, r1, r2
 800099a:	4463      	add	r3, ip
 800099c:	fa00 fc02 	lsl.w	ip, r0, r2
 80009a0:	f1c2 0220 	rsb	r2, r2, #32
 80009a4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009a8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ac:	eb43 0002 	adc.w	r0, r3, r2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f102 0220 	add.w	r2, r2, #32
 80009bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009c0:	f1c2 0220 	rsb	r2, r2, #32
 80009c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c8:	fa21 f202 	lsr.w	r2, r1, r2
 80009cc:	eb43 0002 	adc.w	r0, r3, r2
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d6:	4770      	bx	lr

080009d8 <__aeabi_fmul>:
 80009d8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009e0:	bf1e      	ittt	ne
 80009e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e6:	ea92 0f0c 	teqne	r2, ip
 80009ea:	ea93 0f0c 	teqne	r3, ip
 80009ee:	d06f      	beq.n	8000ad0 <__aeabi_fmul+0xf8>
 80009f0:	441a      	add	r2, r3
 80009f2:	ea80 0c01 	eor.w	ip, r0, r1
 80009f6:	0240      	lsls	r0, r0, #9
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fe:	d01e      	beq.n	8000a3e <__aeabi_fmul+0x66>
 8000a00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a14:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a18:	bf3e      	ittt	cc
 8000a1a:	0049      	lslcc	r1, r1, #1
 8000a1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	ea40 0001 	orr.w	r0, r0, r1
 8000a26:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a2a:	2afd      	cmp	r2, #253	@ 0xfd
 8000a2c:	d81d      	bhi.n	8000a6a <__aeabi_fmul+0x92>
 8000a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a36:	bf08      	it	eq
 8000a38:	f020 0001 	biceq.w	r0, r0, #1
 8000a3c:	4770      	bx	lr
 8000a3e:	f090 0f00 	teq	r0, #0
 8000a42:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a46:	bf08      	it	eq
 8000a48:	0249      	lsleq	r1, r1, #9
 8000a4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a52:	3a7f      	subs	r2, #127	@ 0x7f
 8000a54:	bfc2      	ittt	gt
 8000a56:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5e:	4770      	bxgt	lr
 8000a60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	3a01      	subs	r2, #1
 8000a6a:	dc5d      	bgt.n	8000b28 <__aeabi_fmul+0x150>
 8000a6c:	f112 0f19 	cmn.w	r2, #25
 8000a70:	bfdc      	itt	le
 8000a72:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a76:	4770      	bxle	lr
 8000a78:	f1c2 0200 	rsb	r2, r2, #0
 8000a7c:	0041      	lsls	r1, r0, #1
 8000a7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a82:	f1c2 0220 	rsb	r2, r2, #32
 8000a86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8e:	f140 0000 	adc.w	r0, r0, #0
 8000a92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a96:	bf08      	it	eq
 8000a98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a9c:	4770      	bx	lr
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fmul+0xce>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fmul+0xe6>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e78f      	b.n	80009f0 <__aeabi_fmul+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	bf18      	it	ne
 8000ada:	ea93 0f0c 	teqne	r3, ip
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_fmul+0x11e>
 8000ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ae4:	bf18      	it	ne
 8000ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000aea:	d1d8      	bne.n	8000a9e <__aeabi_fmul+0xc6>
 8000aec:	ea80 0001 	eor.w	r0, r0, r1
 8000af0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f090 0f00 	teq	r0, #0
 8000afa:	bf17      	itett	ne
 8000afc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b00:	4608      	moveq	r0, r1
 8000b02:	f091 0f00 	teqne	r1, #0
 8000b06:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b0a:	d014      	beq.n	8000b36 <__aeabi_fmul+0x15e>
 8000b0c:	ea92 0f0c 	teq	r2, ip
 8000b10:	d101      	bne.n	8000b16 <__aeabi_fmul+0x13e>
 8000b12:	0242      	lsls	r2, r0, #9
 8000b14:	d10f      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b16:	ea93 0f0c 	teq	r3, ip
 8000b1a:	d103      	bne.n	8000b24 <__aeabi_fmul+0x14c>
 8000b1c:	024b      	lsls	r3, r1, #9
 8000b1e:	bf18      	it	ne
 8000b20:	4608      	movne	r0, r1
 8000b22:	d108      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b24:	ea80 0001 	eor.w	r0, r0, r1
 8000b28:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b3a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_fdiv>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d069      	beq.n	8000c2c <__aeabi_fdiv+0xec>
 8000b58:	eba2 0203 	sub.w	r2, r2, r3
 8000b5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b66:	d037      	beq.n	8000bd8 <__aeabi_fdiv+0x98>
 8000b68:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b74:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b78:	428b      	cmp	r3, r1
 8000b7a:	bf38      	it	cc
 8000b7c:	005b      	lslcc	r3, r3, #1
 8000b7e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b82:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b86:	428b      	cmp	r3, r1
 8000b88:	bf24      	itt	cs
 8000b8a:	1a5b      	subcs	r3, r3, r1
 8000b8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b94:	bf24      	itt	cs
 8000b96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ba2:	bf24      	itt	cs
 8000ba4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bb0:	bf24      	itt	cs
 8000bb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	bf18      	it	ne
 8000bbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bc2:	d1e0      	bne.n	8000b86 <__aeabi_fdiv+0x46>
 8000bc4:	2afd      	cmp	r2, #253	@ 0xfd
 8000bc6:	f63f af50 	bhi.w	8000a6a <__aeabi_fmul+0x92>
 8000bca:	428b      	cmp	r3, r1
 8000bcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000be0:	327f      	adds	r2, #127	@ 0x7f
 8000be2:	bfc2      	ittt	gt
 8000be4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000be8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bec:	4770      	bxgt	lr
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	e737      	b.n	8000a6a <__aeabi_fmul+0x92>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c02:	bf02      	ittt	eq
 8000c04:	0040      	lsleq	r0, r0, #1
 8000c06:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c0a:	3a01      	subeq	r2, #1
 8000c0c:	d0f9      	beq.n	8000c02 <__aeabi_fdiv+0xc2>
 8000c0e:	ea40 000c 	orr.w	r0, r0, ip
 8000c12:	f093 0f00 	teq	r3, #0
 8000c16:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0049      	lsleq	r1, r1, #1
 8000c1e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c22:	3b01      	subeq	r3, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fdiv+0xda>
 8000c26:	ea41 010c 	orr.w	r1, r1, ip
 8000c2a:	e795      	b.n	8000b58 <__aeabi_fdiv+0x18>
 8000c2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d108      	bne.n	8000c48 <__aeabi_fdiv+0x108>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	f47f af7d 	bne.w	8000b36 <__aeabi_fmul+0x15e>
 8000c3c:	ea93 0f0c 	teq	r3, ip
 8000c40:	f47f af70 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c44:	4608      	mov	r0, r1
 8000c46:	e776      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c48:	ea93 0f0c 	teq	r3, ip
 8000c4c:	d104      	bne.n	8000c58 <__aeabi_fdiv+0x118>
 8000c4e:	024b      	lsls	r3, r1, #9
 8000c50:	f43f af4c 	beq.w	8000aec <__aeabi_fmul+0x114>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e76e      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c58:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c5c:	bf18      	it	ne
 8000c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c62:	d1ca      	bne.n	8000bfa <__aeabi_fdiv+0xba>
 8000c64:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c68:	f47f af5c 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c6c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c70:	f47f af3c 	bne.w	8000aec <__aeabi_fmul+0x114>
 8000c74:	e75f      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c76:	bf00      	nop

08000c78 <__gesf2>:
 8000c78:	f04f 3cff 	mov.w	ip, #4294967295
 8000c7c:	e006      	b.n	8000c8c <__cmpsf2+0x4>
 8000c7e:	bf00      	nop

08000c80 <__lesf2>:
 8000c80:	f04f 0c01 	mov.w	ip, #1
 8000c84:	e002      	b.n	8000c8c <__cmpsf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__cmpsf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c9c:	bf18      	it	ne
 8000c9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca2:	d011      	beq.n	8000cc8 <__cmpsf2+0x40>
 8000ca4:	b001      	add	sp, #4
 8000ca6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000caa:	bf18      	it	ne
 8000cac:	ea90 0f01 	teqne	r0, r1
 8000cb0:	bf58      	it	pl
 8000cb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cb6:	bf88      	it	hi
 8000cb8:	17c8      	asrhi	r0, r1, #31
 8000cba:	bf38      	it	cc
 8000cbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cc0:	bf18      	it	ne
 8000cc2:	f040 0001 	orrne.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	d102      	bne.n	8000cd4 <__cmpsf2+0x4c>
 8000cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cd2:	d105      	bne.n	8000ce0 <__cmpsf2+0x58>
 8000cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cd8:	d1e4      	bne.n	8000ca4 <__cmpsf2+0x1c>
 8000cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000cde:	d0e1      	beq.n	8000ca4 <__cmpsf2+0x1c>
 8000ce0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_cfrcmple>:
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4661      	mov	r1, ip
 8000cee:	e7ff      	b.n	8000cf0 <__aeabi_cfcmpeq>

08000cf0 <__aeabi_cfcmpeq>:
 8000cf0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000cf2:	f7ff ffc9 	bl	8000c88 <__cmpsf2>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	bf48      	it	mi
 8000cfa:	f110 0f00 	cmnmi.w	r0, #0
 8000cfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d00 <__aeabi_fcmpeq>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff fff4 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d08:	bf0c      	ite	eq
 8000d0a:	2001      	moveq	r0, #1
 8000d0c:	2000      	movne	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_fcmplt>:
 8000d14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d18:	f7ff ffea 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d1c:	bf34      	ite	cc
 8000d1e:	2001      	movcc	r0, #1
 8000d20:	2000      	movcs	r0, #0
 8000d22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d26:	bf00      	nop

08000d28 <__aeabi_fcmple>:
 8000d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d2c:	f7ff ffe0 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d30:	bf94      	ite	ls
 8000d32:	2001      	movls	r0, #1
 8000d34:	2000      	movhi	r0, #0
 8000d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3a:	bf00      	nop

08000d3c <__aeabi_fcmpge>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff ffd2 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d44:	bf94      	ite	ls
 8000d46:	2001      	movls	r0, #1
 8000d48:	2000      	movhi	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_fcmpgt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffc8 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_f2iz>:
 8000d64:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d6c:	d30f      	bcc.n	8000d8e <__aeabi_f2iz+0x2a>
 8000d6e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d90d      	bls.n	8000d94 <__aeabi_f2iz+0x30>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d80:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d84:	fa23 f002 	lsr.w	r0, r3, r2
 8000d88:	bf18      	it	ne
 8000d8a:	4240      	negne	r0, r0
 8000d8c:	4770      	bx	lr
 8000d8e:	f04f 0000 	mov.w	r0, #0
 8000d92:	4770      	bx	lr
 8000d94:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d98:	d101      	bne.n	8000d9e <__aeabi_f2iz+0x3a>
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	d105      	bne.n	8000daa <__aeabi_f2iz+0x46>
 8000d9e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000da8:	4770      	bx	lr
 8000daa:	f04f 0000 	mov.w	r0, #0
 8000dae:	4770      	bx	lr

08000db0 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <_ZN6CytronC1EP20__UART_HandleTypeDefhh>:


#include "CYTRON.h"
Cytron::Cytron(UART_HandleTypeDef* huart, uint8_t address, uint8_t channel) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	71fb      	strb	r3, [r7, #7]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	71bb      	strb	r3, [r7, #6]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2255      	movs	r2, #85	@ 0x55
 8000de2:	719a      	strb	r2, [r3, #6]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	2200      	movs	r2, #0
 8000de8:	71da      	strb	r2, [r3, #7]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	2200      	movs	r2, #0
 8000dee:	721a      	strb	r2, [r3, #8]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	2200      	movs	r2, #0
 8000df4:	725a      	strb	r2, [r3, #9]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	2280      	movs	r2, #128	@ 0x80
 8000dfa:	729a      	strb	r2, [r3, #10]
	//1. The UART on which you are planning to use the Cytron
	//2. The address of the motor which is configured via DIP switch
	//3. Channel
	this->huart = huart;
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	601a      	str	r2, [r3, #0]
	this->address = address;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	79fa      	ldrb	r2, [r7, #7]
 8000e06:	711a      	strb	r2, [r3, #4]
	this->channel = channel;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	79ba      	ldrb	r2, [r7, #6]
 8000e0c:	715a      	strb	r2, [r3, #5]
}
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4618      	mov	r0, r3
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr

08000e1a <_Z3maphhhhh>:

uint8_t map(uint8_t value, uint8_t start1, uint8_t stop1, uint8_t start2, uint8_t stop2) {
 8000e1a:	b490      	push	{r4, r7}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	4604      	mov	r4, r0
 8000e22:	4608      	mov	r0, r1
 8000e24:	4611      	mov	r1, r2
 8000e26:	461a      	mov	r2, r3
 8000e28:	4623      	mov	r3, r4
 8000e2a:	71fb      	strb	r3, [r7, #7]
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	71bb      	strb	r3, [r7, #6]
 8000e30:	460b      	mov	r3, r1
 8000e32:	717b      	strb	r3, [r7, #5]
 8000e34:	4613      	mov	r3, r2
 8000e36:	713b      	strb	r3, [r7, #4]
	return start2 + (stop2 - start2) * ((value - start1) / (stop1 - start1));
 8000e38:	7c3a      	ldrb	r2, [r7, #16]
 8000e3a:	793b      	ldrb	r3, [r7, #4]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	79f9      	ldrb	r1, [r7, #7]
 8000e42:	79ba      	ldrb	r2, [r7, #6]
 8000e44:	1a89      	subs	r1, r1, r2
 8000e46:	7978      	ldrb	r0, [r7, #5]
 8000e48:	79ba      	ldrb	r2, [r7, #6]
 8000e4a:	1a82      	subs	r2, r0, r2
 8000e4c:	fb91 f2f2 	sdiv	r2, r1, r2
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	fb02 f303 	mul.w	r3, r2, r3
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	793b      	ldrb	r3, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	b2db      	uxtb	r3, r3
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc90      	pop	{r4, r7}
 8000e66:	4770      	bx	lr

08000e68 <_ZN6Cytron14send_dummy_bitEv>:
//The send_dummy_bit is to initialize all the cytrons connected.
void Cytron::send_dummy_bit(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(huart, &dummy_bit, 1, HAL_MAX_DELAY);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f103 010a 	add.w	r1, r3, #10
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f002 fa7c 	bl	800337c <HAL_UART_Transmit>
	HAL_Delay(500);
 8000e84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e88:	f001 f942 	bl	8002110 <HAL_Delay>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <_ZN6Cytron9clockwiseEh>:
//Below given are the clockwise and anti_clockwise functions.
//Since running in serial packetized mode, we can only pass 0 - 255 to a
//single motor, so if we want to run the motor in forward direction, we pass 255
//else 0, and to stop we pass 127. So here we are simply calculating the slope,
//and scaling the passed pwm.
void Cytron::clockwise(uint8_t pwm) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af02      	add	r7, sp, #8
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	70fb      	strb	r3, [r7, #3]
	pwm = map(pwm, 0, 255, 127, 255);
 8000ea0:	78f8      	ldrb	r0, [r7, #3]
 8000ea2:	23ff      	movs	r3, #255	@ 0xff
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	237f      	movs	r3, #127	@ 0x7f
 8000ea8:	22ff      	movs	r2, #255	@ 0xff
 8000eaa:	2100      	movs	r1, #0
 8000eac:	f7ff ffb5 	bl	8000e1a <_Z3maphhhhh>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	70fb      	strb	r3, [r7, #3]
	this->send_data(pwm);
 8000eb4:	78fb      	ldrb	r3, [r7, #3]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f000 f829 	bl	8000f10 <_ZN6Cytron9send_dataEh>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <_ZN6Cytron14anti_clockwiseEh>:

void Cytron::anti_clockwise(uint8_t pwm) {
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	af02      	add	r7, sp, #8
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	460b      	mov	r3, r1
 8000ed0:	70fb      	strb	r3, [r7, #3]
	pwm = map(pwm, 0, 255, 127, 0);
 8000ed2:	78f8      	ldrb	r0, [r7, #3]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	237f      	movs	r3, #127	@ 0x7f
 8000eda:	22ff      	movs	r2, #255	@ 0xff
 8000edc:	2100      	movs	r1, #0
 8000ede:	f7ff ff9c 	bl	8000e1a <_Z3maphhhhh>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	70fb      	strb	r3, [r7, #3]
	this->send_data(pwm);
 8000ee6:	78fb      	ldrb	r3, [r7, #3]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 f810 	bl	8000f10 <_ZN6Cytron9send_dataEh>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_ZN6Cytron5brakeEv>:

void Cytron::brake(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
	this->send_data(127);
 8000f00:	217f      	movs	r1, #127	@ 0x7f
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f804 	bl	8000f10 <_ZN6Cytron9send_dataEh>
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <_ZN6Cytron9send_dataEh>:
 * OR operation, we get 1101 (13), which is the required value.
 *
 * The packet 2 is the PWM, and finally the packet 3 is the checksum, which is the
 * addition of first three packets.
 */
void Cytron::send_data(uint8_t speed) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
	this->packet[1] = (this->channel << 3) | this->address;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	795b      	ldrb	r3, [r3, #5]
 8000f20:	00db      	lsls	r3, r3, #3
 8000f22:	b25a      	sxtb	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	791b      	ldrb	r3, [r3, #4]
 8000f28:	b25b      	sxtb	r3, r3
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	b25b      	sxtb	r3, r3
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	71da      	strb	r2, [r3, #7]
	this->packet[2] = speed;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	78fa      	ldrb	r2, [r7, #3]
 8000f38:	721a      	strb	r2, [r3, #8]
	this->packet[3] = this->packet[0] + this->packet[1] + this->packet[2];
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	799a      	ldrb	r2, [r3, #6]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	79db      	ldrb	r3, [r3, #7]
 8000f42:	4413      	add	r3, r2
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7a1b      	ldrb	r3, [r3, #8]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	725a      	strb	r2, [r3, #9]

	HAL_UART_Transmit(huart, packet, 4, HAL_MAX_DELAY);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	1d99      	adds	r1, r3, #6
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	2204      	movs	r2, #4
 8000f60:	f002 fa0c 	bl	800337c <HAL_UART_Transmit>
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <_Z17percentage_to_pwmfh>:
int percentage_to_pwm(float percentage, uint8_t resolution = 255){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	460b      	mov	r3, r1
 8000f76:	70fb      	strb	r3, [r7, #3]
	return (int) percentage * resolution / 100;
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff fef3 	bl	8000d64 <__aeabi_f2iz>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	78fb      	ldrb	r3, [r7, #3]
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	4a05      	ldr	r2, [pc, #20]	@ (8000f9c <_Z17percentage_to_pwmfh+0x30>)
 8000f88:	fb82 1203 	smull	r1, r2, r2, r3
 8000f8c:	1152      	asrs	r2, r2, #5
 8000f8e:	17db      	asrs	r3, r3, #31
 8000f90:	1ad3      	subs	r3, r2, r3
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	51eb851f 	.word	0x51eb851f

08000fa0 <_ZN6Cytron9set_speedEf>:

void Cytron::set_speed(float percentage){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	// 100 is clockwise, -100 is anti_clockwise and 0 is break
	if (percentage > 0){
 8000faa:	f04f 0100 	mov.w	r1, #0
 8000fae:	6838      	ldr	r0, [r7, #0]
 8000fb0:	f7ff fece 	bl	8000d50 <__aeabi_fcmpgt>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d00e      	beq.n	8000fd8 <_ZN6Cytron9set_speedEf+0x38>
		this->anti_clockwise(percentage_to_pwm(abs(percentage)));
 8000fba:	6838      	ldr	r0, [r7, #0]
 8000fbc:	f7ff fef8 	bl	8000db0 <_ZSt3absf>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	21ff      	movs	r1, #255	@ 0xff
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ffd1 	bl	8000f6c <_Z17percentage_to_pwmfh>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	4619      	mov	r1, r3
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ff78 	bl	8000ec6 <_ZN6Cytron14anti_clockwiseEh>
	else if (percentage < 0){
		this->clockwise(percentage_to_pwm(abs(percentage)));
	} else {
		this->brake();
	}
}
 8000fd6:	e019      	b.n	800100c <_ZN6Cytron9set_speedEf+0x6c>
	else if (percentage < 0){
 8000fd8:	f04f 0100 	mov.w	r1, #0
 8000fdc:	6838      	ldr	r0, [r7, #0]
 8000fde:	f7ff fe99 	bl	8000d14 <__aeabi_fcmplt>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d00e      	beq.n	8001006 <_ZN6Cytron9set_speedEf+0x66>
		this->clockwise(percentage_to_pwm(abs(percentage)));
 8000fe8:	6838      	ldr	r0, [r7, #0]
 8000fea:	f7ff fee1 	bl	8000db0 <_ZSt3absf>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	21ff      	movs	r1, #255	@ 0xff
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ffba 	bl	8000f6c <_Z17percentage_to_pwmfh>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ff48 	bl	8000e94 <_ZN6Cytron9clockwiseEh>
}
 8001004:	e002      	b.n	800100c <_ZN6Cytron9set_speedEf+0x6c>
		this->brake();
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ff76 	bl	8000ef8 <_ZN6Cytron5brakeEv>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <_ZN5GY_25C1EPhh>:

#include"main.h"
#include"GY_25.h"

GY_25::GY_25(uint8_t* sending_data, uint8_t data_size){
 8001014:	b480      	push	{r7}
 8001016:	b087      	sub	sp, #28
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	4613      	mov	r3, r2
 8001020:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < data_size; i++){
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e00b      	b.n	8001040 <_ZN5GY_25C1EPhh+0x2c>
		this->sending_data[i]=sending_data[i];
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	7819      	ldrb	r1, [r3, #0]
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	4413      	add	r3, r2
 8001036:	460a      	mov	r2, r1
 8001038:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < data_size; i++){
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	429a      	cmp	r2, r3
 8001046:	dbef      	blt.n	8001028 <_ZN5GY_25C1EPhh+0x14>
	}
	this->data_size=data_size;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	79fa      	ldrb	r2, [r7, #7]
 800104c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4618      	mov	r0, r3
 8001054:	371c      	adds	r7, #28
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <_ZN5GY_259GY_25InitEP20__UART_HandleTypeDefhh>:
void GY_25::GY_25Init(UART_HandleTypeDef *huart, uint8_t startbit, uint8_t stopbit){
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	4611      	mov	r1, r2
 8001068:	461a      	mov	r2, r3
 800106a:	460b      	mov	r3, r1
 800106c:	71fb      	strb	r3, [r7, #7]
 800106e:	4613      	mov	r3, r2
 8001070:	71bb      	strb	r3, [r7, #6]
	this->startbit=startbit;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	79fa      	ldrb	r2, [r7, #7]
 8001076:	749a      	strb	r2, [r3, #18]
	this->stopbit=stopbit;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	79ba      	ldrb	r2, [r7, #6]
 800107c:	74da      	strb	r2, [r3, #19]
	this->current_angle = 0;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
	this->last_angle = 0;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	621a      	str	r2, [r3, #32]
	this->rotaion_count = 0;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	849a      	strh	r2, [r3, #36]	@ 0x24
	uint8_t auto_mode_cmd[2] = {0xA5, 0x52};
 8001094:	f245 23a5 	movw	r3, #21157	@ 0x52a5
 8001098:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(huart , auto_mode_cmd, 8, HAL_MAX_DELAY);
 800109a:	f107 0114 	add.w	r1, r7, #20
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	2208      	movs	r2, #8
 80010a4:	68b8      	ldr	r0, [r7, #8]
 80010a6:	f002 f969 	bl	800337c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(huart, sending_data, 8);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2208      	movs	r2, #8
 80010ae:	4619      	mov	r1, r3
 80010b0:	68b8      	ldr	r0, [r7, #8]
 80010b2:	f002 fa85 	bl	80035c0 <HAL_UART_Receive_DMA>
}
 80010b6:	bf00      	nop
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef>:
void GY_25::update_angle(UART_HandleTypeDef *huart){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]

	//HAL_UART_Transmit_DMA(huart, received_data, 8);

	for(uint8_t i=0;i<8;i++){
 80010ca:	2300      	movs	r3, #0
 80010cc:	73fb      	strb	r3, [r7, #15]
 80010ce:	e031      	b.n	8001134 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x74>
		if(received_data[i]==startbit && received_data[(i+7)%8]==stopbit){
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	7a9a      	ldrb	r2, [r3, #10]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c9b      	ldrb	r3, [r3, #18]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d126      	bne.n	800112e <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x6e>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	3307      	adds	r3, #7
 80010e4:	425a      	negs	r2, r3
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	f002 0207 	and.w	r2, r2, #7
 80010ee:	bf58      	it	pl
 80010f0:	4253      	negpl	r3, r2
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	4413      	add	r3, r2
 80010f6:	7a9a      	ldrb	r2, [r3, #10]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	7cdb      	ldrb	r3, [r3, #19]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d116      	bne.n	800112e <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x6e>
			for(uint8_t j = 0;j<8;j++){
 8001100:	2300      	movs	r3, #0
 8001102:	73bb      	strb	r3, [r7, #14]
 8001104:	e010      	b.n	8001128 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x68>
				ordered_data[j]=received_data[(i+j)%8];
 8001106:	7bfa      	ldrb	r2, [r7, #15]
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	4413      	add	r3, r2
 800110c:	b2db      	uxtb	r3, r3
 800110e:	f003 0207 	and.w	r2, r3, #7
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	440a      	add	r2, r1
 8001118:	7a91      	ldrb	r1, [r2, #10]
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	460a      	mov	r2, r1
 8001120:	751a      	strb	r2, [r3, #20]
			for(uint8_t j = 0;j<8;j++){
 8001122:	7bbb      	ldrb	r3, [r7, #14]
 8001124:	3301      	adds	r3, #1
 8001126:	73bb      	strb	r3, [r7, #14]
 8001128:	7bbb      	ldrb	r3, [r7, #14]
 800112a:	2b07      	cmp	r3, #7
 800112c:	d9eb      	bls.n	8001106 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x46>
	for(uint8_t i=0;i<8;i++){
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	3301      	adds	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b07      	cmp	r3, #7
 8001138:	d9ca      	bls.n	80010d0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x10>
			}
		}
	}
	this->current_angle = ( (ordered_data[1] << 8) | ordered_data[2] );
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7d5b      	ldrb	r3, [r3, #21]
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	7d92      	ldrb	r2, [r2, #22]
 8001144:	4313      	orrs	r3, r2
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fbf2 	bl	8000930 <__aeabi_i2f>
 800114c:	4602      	mov	r2, r0
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	61da      	str	r2, [r3, #28]
	if (last_angle > 345 && current_angle < 15){
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	491e      	ldr	r1, [pc, #120]	@ (80011d0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x110>)
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fdf9 	bl	8000d50 <__aeabi_fcmpgt>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d012      	beq.n	800118a <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0xca>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	69db      	ldr	r3, [r3, #28]
 8001168:	491a      	ldr	r1, [pc, #104]	@ (80011d4 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x114>)
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fdd2 	bl	8000d14 <__aeabi_fcmplt>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d009      	beq.n	800118a <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0xca>
		rotaion_count += 1;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800117c:	b29b      	uxth	r3, r3
 800117e:	3301      	adds	r3, #1
 8001180:	b29b      	uxth	r3, r3
 8001182:	b21a      	sxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	849a      	strh	r2, [r3, #36]	@ 0x24
 8001188:	e01a      	b.n	80011c0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x100>
	} else if (last_angle < 15 && current_angle > 345) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a1b      	ldr	r3, [r3, #32]
 800118e:	4911      	ldr	r1, [pc, #68]	@ (80011d4 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x114>)
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fdbf 	bl	8000d14 <__aeabi_fcmplt>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d011      	beq.n	80011c0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x100>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	490b      	ldr	r1, [pc, #44]	@ (80011d0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x110>)
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fdd4 	bl	8000d50 <__aeabi_fcmpgt>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d008      	beq.n	80011c0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef+0x100>
		rotaion_count -= 1;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	3b01      	subs	r3, #1
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	849a      	strh	r2, [r3, #36]	@ 0x24
	}
	this->last_angle = current_angle;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69da      	ldr	r2, [r3, #28]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	621a      	str	r2, [r3, #32]
}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	43ac8000 	.word	0x43ac8000
 80011d4:	41700000 	.word	0x41700000

080011d8 <_ZN5GY_259get_angleEv>:
float GY_25::get_angle(){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	return 360 * this->rotaion_count + this->current_angle;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80011e6:	461a      	mov	r2, r3
 80011e8:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff fb9d 	bl	8000930 <__aeabi_i2f>
 80011f6:	4602      	mov	r2, r0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69db      	ldr	r3, [r3, #28]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4610      	mov	r0, r2
 8001200:	f7ff fae2 	bl	80007c8 <__addsf3>
 8001204:	4603      	mov	r3, r0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f002 fd26 	bl	8003c68 <cosf>
 800121c:	4603      	mov	r3, r0
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f002 fd52 	bl	8003cd8 <sinf>
 8001234:	4603      	mov	r3, r0
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <_ZN7TriBaseC1ER6CytronS1_S1_>:
#include "math.h"

#define PI 3.141592

// Constructor: Initialize with references to existing MOTOR objects
TriBase::TriBase(Cytron& motor1, Cytron& motor2, Cytron& motor3): motor1(motor1), motor2(motor2), motor3(motor3) {
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	619a      	str	r2, [r3, #24]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	4a0e      	ldr	r2, [pc, #56]	@ (8001294 <_ZN7TriBaseC1ER6CytronS1_S1_+0x54>)
 800125a:	61da      	str	r2, [r3, #28]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4a0e      	ldr	r2, [pc, #56]	@ (8001298 <_ZN7TriBaseC1ER6CytronS1_S1_+0x58>)
 8001260:	621a      	str	r2, [r3, #32]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	68ba      	ldr	r2, [r7, #8]
 8001266:	3324      	adds	r3, #36	@ 0x24
 8001268:	ca07      	ldmia	r2, {r0, r1, r2}
 800126a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	3330      	adds	r3, #48	@ 0x30
 8001274:	ca07      	ldmia	r2, {r0, r1, r2}
 8001276:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	683a      	ldr	r2, [r7, #0]
 800127e:	333c      	adds	r3, #60	@ 0x3c
 8001280:	ca07      	ldmia	r2, {r0, r1, r2}
 8001282:	e883 0007 	stmia.w	r3, {r0, r1, r2}

}
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4618      	mov	r0, r3
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40060a92 	.word	0x40060a92
 8001298:	40860a92 	.word	0x40860a92

0800129c <_ZN7TriBase15set_base_speedsEfff>:

void TriBase::set_base_speeds(float motor1_base_speed, float motor2_base_speed, float motor3_base_speed){
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
 80012a8:	603b      	str	r3, [r7, #0]
	this->motor1_base_speed = motor1_base_speed;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	601a      	str	r2, [r3, #0]
	this->motor2_base_speed = motor2_base_speed;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	605a      	str	r2, [r3, #4]
	this->motor3_base_speed = motor3_base_speed;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	683a      	ldr	r2, [r7, #0]
 80012ba:	609a      	str	r2, [r3, #8]
}
 80012bc:	bf00      	nop
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <_ZN7TriBase19update_motor_speedsEv>:

void TriBase::update_motor_speeds(){
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
	motor1.set_speed(speed1);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	4619      	mov	r1, r3
 80012da:	4610      	mov	r0, r2
 80012dc:	f7ff fe60 	bl	8000fa0 <_ZN6Cytron9set_speedEf>
	motor2.set_speed(speed2);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	4619      	mov	r1, r3
 80012ec:	4610      	mov	r0, r2
 80012ee:	f7ff fe57 	bl	8000fa0 <_ZN6Cytron9set_speedEf>
	motor3.set_speed(speed3);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	4619      	mov	r1, r3
 80012fe:	4610      	mov	r0, r2
 8001300:	f7ff fe4e 	bl	8000fa0 <_ZN6Cytron9set_speedEf>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	0000      	movs	r0, r0
	...

08001310 <_ZN7TriBase11go_at_angleEffff>:

void TriBase::go_at_angle(float current_angle, float change_in_x, float change_in_y, float change_in_angle) {
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
 800131c:	603b      	str	r3, [r7, #0]
	if (current_angle == 0 && change_in_x == 0 && change_in_y == 0 && change_in_angle == 0){
 800131e:	f04f 0100 	mov.w	r1, #0
 8001322:	68b8      	ldr	r0, [r7, #8]
 8001324:	f7ff fcec 	bl	8000d00 <__aeabi_fcmpeq>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d01b      	beq.n	8001366 <_ZN7TriBase11go_at_angleEffff+0x56>
 800132e:	f04f 0100 	mov.w	r1, #0
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff fce4 	bl	8000d00 <__aeabi_fcmpeq>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d013      	beq.n	8001366 <_ZN7TriBase11go_at_angleEffff+0x56>
 800133e:	f04f 0100 	mov.w	r1, #0
 8001342:	6838      	ldr	r0, [r7, #0]
 8001344:	f7ff fcdc 	bl	8000d00 <__aeabi_fcmpeq>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00b      	beq.n	8001366 <_ZN7TriBase11go_at_angleEffff+0x56>
 800134e:	f04f 0100 	mov.w	r1, #0
 8001352:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001354:	f7ff fcd4 	bl	8000d00 <__aeabi_fcmpeq>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <_ZN7TriBase11go_at_angleEffff+0x56>
		this->brake();
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f000 f982 	bl	8001668 <_ZN7TriBase5brakeEv>
		return;
 8001364:	e174      	b.n	8001650 <_ZN7TriBase11go_at_angleEffff+0x340>
	}
	float s1 = (1/0.06) * ((-sin(current_angle)*cos(current_angle)*change_in_x) + (cos(current_angle)*cos(current_angle)*change_in_y) + (0.25*change_in_angle));
 8001366:	68b8      	ldr	r0, [r7, #8]
 8001368:	f7ff ff5d 	bl	8001226 <_ZSt3sinf>
 800136c:	4603      	mov	r3, r0
 800136e:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001372:	68b8      	ldr	r0, [r7, #8]
 8001374:	f7ff ff4b 	bl	800120e <_ZSt3cosf>
 8001378:	4603      	mov	r3, r0
 800137a:	4619      	mov	r1, r3
 800137c:	4620      	mov	r0, r4
 800137e:	f7ff fb2b 	bl	80009d8 <__aeabi_fmul>
 8001382:	4603      	mov	r3, r0
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fb26 	bl	80009d8 <__aeabi_fmul>
 800138c:	4603      	mov	r3, r0
 800138e:	461d      	mov	r5, r3
 8001390:	68b8      	ldr	r0, [r7, #8]
 8001392:	f7ff ff3c 	bl	800120e <_ZSt3cosf>
 8001396:	4604      	mov	r4, r0
 8001398:	68b8      	ldr	r0, [r7, #8]
 800139a:	f7ff ff38 	bl	800120e <_ZSt3cosf>
 800139e:	4603      	mov	r3, r0
 80013a0:	4619      	mov	r1, r3
 80013a2:	4620      	mov	r0, r4
 80013a4:	f7ff fb18 	bl	80009d8 <__aeabi_fmul>
 80013a8:	4603      	mov	r3, r0
 80013aa:	6839      	ldr	r1, [r7, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fb13 	bl	80009d8 <__aeabi_fmul>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4619      	mov	r1, r3
 80013b6:	4628      	mov	r0, r5
 80013b8:	f7ff fa06 	bl	80007c8 <__addsf3>
 80013bc:	4603      	mov	r3, r0
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f954 	bl	800066c <__aeabi_f2d>
 80013c4:	4604      	mov	r4, r0
 80013c6:	460d      	mov	r5, r1
 80013c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80013ca:	f7ff f94f 	bl	800066c <__aeabi_f2d>
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	4ba3      	ldr	r3, [pc, #652]	@ (8001660 <_ZN7TriBase11go_at_angleEffff+0x350>)
 80013d4:	f7fe febc 	bl	8000150 <__aeabi_dmul>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4620      	mov	r0, r4
 80013de:	4629      	mov	r1, r5
 80013e0:	f7fe ffe6 	bl	80003b0 <__adddf3>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	4610      	mov	r0, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	a39a      	add	r3, pc, #616	@ (adr r3, 8001658 <_ZN7TriBase11go_at_angleEffff+0x348>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7fe fead 	bl	8000150 <__aeabi_dmul>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff f98d 	bl	800071c <__aeabi_d2f>
 8001402:	4603      	mov	r3, r0
 8001404:	61fb      	str	r3, [r7, #28]
	float s2 = (1/0.06) * ((-sin(current_angle+(alpha2))*cos(current_angle)*change_in_x) + (cos(current_angle+(alpha2))*cos(current_angle)*change_in_y) + (0.25*change_in_angle));
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	68b9      	ldr	r1, [r7, #8]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f9db 	bl	80007c8 <__addsf3>
 8001412:	4603      	mov	r3, r0
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff06 	bl	8001226 <_ZSt3sinf>
 800141a:	4603      	mov	r3, r0
 800141c:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001420:	68b8      	ldr	r0, [r7, #8]
 8001422:	f7ff fef4 	bl	800120e <_ZSt3cosf>
 8001426:	4603      	mov	r3, r0
 8001428:	4619      	mov	r1, r3
 800142a:	4620      	mov	r0, r4
 800142c:	f7ff fad4 	bl	80009d8 <__aeabi_fmul>
 8001430:	4603      	mov	r3, r0
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff facf 	bl	80009d8 <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	461d      	mov	r5, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	68b9      	ldr	r1, [r7, #8]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f9bf 	bl	80007c8 <__addsf3>
 800144a:	4603      	mov	r3, r0
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fede 	bl	800120e <_ZSt3cosf>
 8001452:	4604      	mov	r4, r0
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f7ff feda 	bl	800120e <_ZSt3cosf>
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	4620      	mov	r0, r4
 8001460:	f7ff faba 	bl	80009d8 <__aeabi_fmul>
 8001464:	4603      	mov	r3, r0
 8001466:	6839      	ldr	r1, [r7, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fab5 	bl	80009d8 <__aeabi_fmul>
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	4628      	mov	r0, r5
 8001474:	f7ff f9a8 	bl	80007c8 <__addsf3>
 8001478:	4603      	mov	r3, r0
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f8f6 	bl	800066c <__aeabi_f2d>
 8001480:	4604      	mov	r4, r0
 8001482:	460d      	mov	r5, r1
 8001484:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001486:	f7ff f8f1 	bl	800066c <__aeabi_f2d>
 800148a:	f04f 0200 	mov.w	r2, #0
 800148e:	4b74      	ldr	r3, [pc, #464]	@ (8001660 <_ZN7TriBase11go_at_angleEffff+0x350>)
 8001490:	f7fe fe5e 	bl	8000150 <__aeabi_dmul>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4620      	mov	r0, r4
 800149a:	4629      	mov	r1, r5
 800149c:	f7fe ff88 	bl	80003b0 <__adddf3>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	a36b      	add	r3, pc, #428	@ (adr r3, 8001658 <_ZN7TriBase11go_at_angleEffff+0x348>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	f7fe fe4f 	bl	8000150 <__aeabi_dmul>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4610      	mov	r0, r2
 80014b8:	4619      	mov	r1, r3
 80014ba:	f7ff f92f 	bl	800071c <__aeabi_d2f>
 80014be:	4603      	mov	r3, r0
 80014c0:	61bb      	str	r3, [r7, #24]
	float s3 = (1/0.06) * ((-sin(current_angle+(alpha3))*cos(current_angle)*change_in_x) + (cos(current_angle+(alpha3))*cos(current_angle)*change_in_y) + (0.25*change_in_angle));
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	68b9      	ldr	r1, [r7, #8]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f97d 	bl	80007c8 <__addsf3>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fea8 	bl	8001226 <_ZSt3sinf>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80014dc:	68b8      	ldr	r0, [r7, #8]
 80014de:	f7ff fe96 	bl	800120e <_ZSt3cosf>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4619      	mov	r1, r3
 80014e6:	4620      	mov	r0, r4
 80014e8:	f7ff fa76 	bl	80009d8 <__aeabi_fmul>
 80014ec:	4603      	mov	r3, r0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff fa71 	bl	80009d8 <__aeabi_fmul>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461d      	mov	r5, r3
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f961 	bl	80007c8 <__addsf3>
 8001506:	4603      	mov	r3, r0
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff fe80 	bl	800120e <_ZSt3cosf>
 800150e:	4604      	mov	r4, r0
 8001510:	68b8      	ldr	r0, [r7, #8]
 8001512:	f7ff fe7c 	bl	800120e <_ZSt3cosf>
 8001516:	4603      	mov	r3, r0
 8001518:	4619      	mov	r1, r3
 800151a:	4620      	mov	r0, r4
 800151c:	f7ff fa5c 	bl	80009d8 <__aeabi_fmul>
 8001520:	4603      	mov	r3, r0
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fa57 	bl	80009d8 <__aeabi_fmul>
 800152a:	4603      	mov	r3, r0
 800152c:	4619      	mov	r1, r3
 800152e:	4628      	mov	r0, r5
 8001530:	f7ff f94a 	bl	80007c8 <__addsf3>
 8001534:	4603      	mov	r3, r0
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff f898 	bl	800066c <__aeabi_f2d>
 800153c:	4604      	mov	r4, r0
 800153e:	460d      	mov	r5, r1
 8001540:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001542:	f7ff f893 	bl	800066c <__aeabi_f2d>
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	4b45      	ldr	r3, [pc, #276]	@ (8001660 <_ZN7TriBase11go_at_angleEffff+0x350>)
 800154c:	f7fe fe00 	bl	8000150 <__aeabi_dmul>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4620      	mov	r0, r4
 8001556:	4629      	mov	r1, r5
 8001558:	f7fe ff2a 	bl	80003b0 <__adddf3>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	a33c      	add	r3, pc, #240	@ (adr r3, 8001658 <_ZN7TriBase11go_at_angleEffff+0x348>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7fe fdf1 	bl	8000150 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	f7ff f8d1 	bl	800071c <__aeabi_d2f>
 800157a:	4603      	mov	r3, r0
 800157c:	617b      	str	r3, [r7, #20]
	float max = ((abs(s1)>abs(s2)) && (abs(s1)>abs(s3)))? abs(s1) : (abs(s2)>abs(s3)? abs(s2) : abs(s3));
 800157e:	69f8      	ldr	r0, [r7, #28]
 8001580:	f7ff fc16 	bl	8000db0 <_ZSt3absf>
 8001584:	4604      	mov	r4, r0
 8001586:	69b8      	ldr	r0, [r7, #24]
 8001588:	f7ff fc12 	bl	8000db0 <_ZSt3absf>
 800158c:	4603      	mov	r3, r0
 800158e:	4619      	mov	r1, r3
 8001590:	4620      	mov	r0, r4
 8001592:	f7ff fbdd 	bl	8000d50 <__aeabi_fcmpgt>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d013      	beq.n	80015c4 <_ZN7TriBase11go_at_angleEffff+0x2b4>
 800159c:	69f8      	ldr	r0, [r7, #28]
 800159e:	f7ff fc07 	bl	8000db0 <_ZSt3absf>
 80015a2:	4604      	mov	r4, r0
 80015a4:	6978      	ldr	r0, [r7, #20]
 80015a6:	f7ff fc03 	bl	8000db0 <_ZSt3absf>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4619      	mov	r1, r3
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff fbce 	bl	8000d50 <__aeabi_fcmpgt>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d004      	beq.n	80015c4 <_ZN7TriBase11go_at_angleEffff+0x2b4>
 80015ba:	69f8      	ldr	r0, [r7, #28]
 80015bc:	f7ff fbf8 	bl	8000db0 <_ZSt3absf>
 80015c0:	4603      	mov	r3, r0
 80015c2:	e017      	b.n	80015f4 <_ZN7TriBase11go_at_angleEffff+0x2e4>
 80015c4:	69b8      	ldr	r0, [r7, #24]
 80015c6:	f7ff fbf3 	bl	8000db0 <_ZSt3absf>
 80015ca:	4604      	mov	r4, r0
 80015cc:	6978      	ldr	r0, [r7, #20]
 80015ce:	f7ff fbef 	bl	8000db0 <_ZSt3absf>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4619      	mov	r1, r3
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fbba 	bl	8000d50 <__aeabi_fcmpgt>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d004      	beq.n	80015ec <_ZN7TriBase11go_at_angleEffff+0x2dc>
 80015e2:	69b8      	ldr	r0, [r7, #24]
 80015e4:	f7ff fbe4 	bl	8000db0 <_ZSt3absf>
 80015e8:	4603      	mov	r3, r0
 80015ea:	e003      	b.n	80015f4 <_ZN7TriBase11go_at_angleEffff+0x2e4>
 80015ec:	6978      	ldr	r0, [r7, #20]
 80015ee:	f7ff fbdf 	bl	8000db0 <_ZSt3absf>
 80015f2:	4603      	mov	r3, r0
 80015f4:	613b      	str	r3, [r7, #16]
	s1 = s1*100/max;
 80015f6:	491b      	ldr	r1, [pc, #108]	@ (8001664 <_ZN7TriBase11go_at_angleEffff+0x354>)
 80015f8:	69f8      	ldr	r0, [r7, #28]
 80015fa:	f7ff f9ed 	bl	80009d8 <__aeabi_fmul>
 80015fe:	4603      	mov	r3, r0
 8001600:	6939      	ldr	r1, [r7, #16]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fa9c 	bl	8000b40 <__aeabi_fdiv>
 8001608:	4603      	mov	r3, r0
 800160a:	61fb      	str	r3, [r7, #28]
	s2 = s2*100/max;
 800160c:	4915      	ldr	r1, [pc, #84]	@ (8001664 <_ZN7TriBase11go_at_angleEffff+0x354>)
 800160e:	69b8      	ldr	r0, [r7, #24]
 8001610:	f7ff f9e2 	bl	80009d8 <__aeabi_fmul>
 8001614:	4603      	mov	r3, r0
 8001616:	6939      	ldr	r1, [r7, #16]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fa91 	bl	8000b40 <__aeabi_fdiv>
 800161e:	4603      	mov	r3, r0
 8001620:	61bb      	str	r3, [r7, #24]
	s3 = s3*100/max;
 8001622:	4910      	ldr	r1, [pc, #64]	@ (8001664 <_ZN7TriBase11go_at_angleEffff+0x354>)
 8001624:	6978      	ldr	r0, [r7, #20]
 8001626:	f7ff f9d7 	bl	80009d8 <__aeabi_fmul>
 800162a:	4603      	mov	r3, r0
 800162c:	6939      	ldr	r1, [r7, #16]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fa86 	bl	8000b40 <__aeabi_fdiv>
 8001634:	4603      	mov	r3, r0
 8001636:	617b      	str	r3, [r7, #20]
	this->speed1 = s1;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	69fa      	ldr	r2, [r7, #28]
 800163c:	60da      	str	r2, [r3, #12]
	this->speed2 = s2;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	611a      	str	r2, [r3, #16]
	this->speed3 = s3;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	697a      	ldr	r2, [r7, #20]
 8001648:	615a      	str	r2, [r3, #20]
	this->update_motor_speeds();
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff fe3b 	bl	80012c6 <_ZN7TriBase19update_motor_speedsEv>
}
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bdb0      	pop	{r4, r5, r7, pc}
 8001656:	bf00      	nop
 8001658:	aaaaaaab 	.word	0xaaaaaaab
 800165c:	4030aaaa 	.word	0x4030aaaa
 8001660:	3fd00000 	.word	0x3fd00000
 8001664:	42c80000 	.word	0x42c80000

08001668 <_ZN7TriBase5brakeEv>:

void TriBase::brake() {
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	speed1 = 0;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
	speed2 = 0;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
	speed3 = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	615a      	str	r2, [r3, #20]
	this->update_motor_speeds();
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff fe1c 	bl	80012c6 <_ZN7TriBase19update_motor_speedsEv>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b0ab      	sub	sp, #172	@ 0xac
 800169c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169e:	f000 fcd5 	bl	800204c <HAL_Init>
  // Send a dummy bit to initialize

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a2:	f000 f9bb 	bl	8001a1c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a6:	f000 fab9 	bl	8001c1c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80016aa:	f000 fa91 	bl	8001bd0 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 80016ae:	f000 fa33 	bl	8001b18 <_ZL19MX_USART2_UART_Initv>
  MX_USART1_UART_Init();
 80016b2:	f000 fa03 	bl	8001abc <_ZL19MX_USART1_UART_Initv>
  MX_USART3_UART_Init();
 80016b6:	f000 fa5d 	bl	8001b74 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

      Cytron motor1(&huart2, 0b000, 0);  // Motor 1
 80016ba:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 80016be:	2300      	movs	r3, #0
 80016c0:	2200      	movs	r2, #0
 80016c2:	49b5      	ldr	r1, [pc, #724]	@ (8001998 <main+0x300>)
 80016c4:	f7ff fb80 	bl	8000dc8 <_ZN6CytronC1EP20__UART_HandleTypeDefhh>
      motor1.send_dummy_bit();
 80016c8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fbcb 	bl	8000e68 <_ZN6Cytron14send_dummy_bitEv>
      Cytron motor2(&huart2, 0b000, 1);  // Motor 2
 80016d2:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80016d6:	2301      	movs	r3, #1
 80016d8:	2200      	movs	r2, #0
 80016da:	49af      	ldr	r1, [pc, #700]	@ (8001998 <main+0x300>)
 80016dc:	f7ff fb74 	bl	8000dc8 <_ZN6CytronC1EP20__UART_HandleTypeDefhh>
      motor2.send_dummy_bit();
 80016e0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff fbbf 	bl	8000e68 <_ZN6Cytron14send_dummy_bitEv>
      Cytron motor3(&huart2, 0b001, 0);  // Motor 3
 80016ea:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 80016ee:	2300      	movs	r3, #0
 80016f0:	2201      	movs	r2, #1
 80016f2:	49a9      	ldr	r1, [pc, #676]	@ (8001998 <main+0x300>)
 80016f4:	f7ff fb68 	bl	8000dc8 <_ZN6CytronC1EP20__UART_HandleTypeDefhh>
      motor3.send_dummy_bit();
 80016f8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fbb3 	bl	8000e68 <_ZN6Cytron14send_dummy_bitEv>

      GY_25 imu(sending_data, sizeof(sending_data));
 8001702:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001706:	2202      	movs	r2, #2
 8001708:	49a4      	ldr	r1, [pc, #656]	@ (800199c <main+0x304>)
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fc82 	bl	8001014 <_ZN5GY_25C1EPhh>

      TriBase tribase1(motor1, motor2, motor3);
 8001710:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001714:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8001718:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 800171c:	4638      	mov	r0, r7
 800171e:	f7ff fd8f 	bl	8001240 <_ZN7TriBaseC1ER6CytronS1_S1_>

      imu.GY_25Init(&huart1, 170, 85);
 8001722:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8001726:	2355      	movs	r3, #85	@ 0x55
 8001728:	22aa      	movs	r2, #170	@ 0xaa
 800172a:	499d      	ldr	r1, [pc, #628]	@ (80019a0 <main+0x308>)
 800172c:	f7ff fc96 	bl	800105c <_ZN5GY_259GY_25InitEP20__UART_HandleTypeDefhh>
      tribase1.set_base_speeds(50, 50, 50);
 8001730:	4638      	mov	r0, r7
 8001732:	4b9c      	ldr	r3, [pc, #624]	@ (80019a4 <main+0x30c>)
 8001734:	4a9b      	ldr	r2, [pc, #620]	@ (80019a4 <main+0x30c>)
 8001736:	499b      	ldr	r1, [pc, #620]	@ (80019a4 <main+0x30c>)
 8001738:	f7ff fdb0 	bl	800129c <_ZN7TriBase15set_base_speedsEfff>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   startbit=1;
 800173c:	4b9a      	ldr	r3, [pc, #616]	@ (80019a8 <main+0x310>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
       stopbit=4;
 8001742:	4b9a      	ldr	r3, [pc, #616]	@ (80019ac <main+0x314>)
 8001744:	2204      	movs	r2, #4
 8001746:	701a      	strb	r2, [r3, #0]
	   HAL_UART_Receive(&huart3, received_data, 15, HAL_MAX_DELAY);
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	220f      	movs	r2, #15
 800174e:	4998      	ldr	r1, [pc, #608]	@ (80019b0 <main+0x318>)
 8001750:	4898      	ldr	r0, [pc, #608]	@ (80019b4 <main+0x31c>)
 8001752:	f001 fe9e 	bl	8003492 <HAL_UART_Receive>
	          for (uint8_t i = 0; i<15; i++){
 8001756:	2300      	movs	r3, #0
 8001758:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800175c:	e044      	b.n	80017e8 <main+0x150>
	  	  	  	  if (received_data[i] == startbit && received_data[(i+14)%15] == stopbit){
 800175e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001762:	4a93      	ldr	r2, [pc, #588]	@ (80019b0 <main+0x318>)
 8001764:	5cd2      	ldrb	r2, [r2, r3]
 8001766:	4b90      	ldr	r3, [pc, #576]	@ (80019a8 <main+0x310>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d137      	bne.n	80017de <main+0x146>
 800176e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001772:	f103 020e 	add.w	r2, r3, #14
 8001776:	4b90      	ldr	r3, [pc, #576]	@ (80019b8 <main+0x320>)
 8001778:	fb83 1302 	smull	r1, r3, r3, r2
 800177c:	4413      	add	r3, r2
 800177e:	10d9      	asrs	r1, r3, #3
 8001780:	17d3      	asrs	r3, r2, #31
 8001782:	1ac9      	subs	r1, r1, r3
 8001784:	460b      	mov	r3, r1
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	1a5b      	subs	r3, r3, r1
 800178a:	1ad1      	subs	r1, r2, r3
 800178c:	4b88      	ldr	r3, [pc, #544]	@ (80019b0 <main+0x318>)
 800178e:	5c5a      	ldrb	r2, [r3, r1]
 8001790:	4b86      	ldr	r3, [pc, #536]	@ (80019ac <main+0x314>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d122      	bne.n	80017de <main+0x146>
	  	  	  			for (uint8_t j = 0; j<15; j++){
 8001798:	2300      	movs	r3, #0
 800179a:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
 800179e:	e01a      	b.n	80017d6 <main+0x13e>
	  	  	   			    ordered_data[j] = received_data[(i+j)%15];
 80017a0:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80017a4:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80017a8:	441a      	add	r2, r3
 80017aa:	4b83      	ldr	r3, [pc, #524]	@ (80019b8 <main+0x320>)
 80017ac:	fb83 1302 	smull	r1, r3, r3, r2
 80017b0:	4413      	add	r3, r2
 80017b2:	10d9      	asrs	r1, r3, #3
 80017b4:	17d3      	asrs	r3, r2, #31
 80017b6:	1ac9      	subs	r1, r1, r3
 80017b8:	460b      	mov	r3, r1
 80017ba:	011b      	lsls	r3, r3, #4
 80017bc:	1a5b      	subs	r3, r3, r1
 80017be:	1ad1      	subs	r1, r2, r3
 80017c0:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80017c4:	4a7a      	ldr	r2, [pc, #488]	@ (80019b0 <main+0x318>)
 80017c6:	5c51      	ldrb	r1, [r2, r1]
 80017c8:	4a7c      	ldr	r2, [pc, #496]	@ (80019bc <main+0x324>)
 80017ca:	54d1      	strb	r1, [r2, r3]
	  	  	  			for (uint8_t j = 0; j<15; j++){
 80017cc:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80017d0:	3301      	adds	r3, #1
 80017d2:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
 80017d6:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80017da:	2b0e      	cmp	r3, #14
 80017dc:	d9e0      	bls.n	80017a0 <main+0x108>
	          for (uint8_t i = 0; i<15; i++){
 80017de:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80017e2:	3301      	adds	r3, #1
 80017e4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80017e8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80017ec:	2b0e      	cmp	r3, #14
 80017ee:	d9b6      	bls.n	800175e <main+0xc6>
	  	   	   			 }
	  	  	   	  }
	  	  	  }
	   imu.update_angle(&huart1);
 80017f0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017f4:	496a      	ldr	r1, [pc, #424]	@ (80019a0 <main+0x308>)
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fc62 	bl	80010c0 <_ZN5GY_2512update_angleEP20__UART_HandleTypeDef>
       last_time = current_time;
 80017fc:	4b70      	ldr	r3, [pc, #448]	@ (80019c0 <main+0x328>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a70      	ldr	r2, [pc, #448]	@ (80019c4 <main+0x32c>)
 8001802:	6013      	str	r3, [r2, #0]
       current_time =HAL_GetTick()/1000;
 8001804:	f000 fc7a 	bl	80020fc <HAL_GetTick>
 8001808:	4603      	mov	r3, r0
 800180a:	4a6f      	ldr	r2, [pc, #444]	@ (80019c8 <main+0x330>)
 800180c:	fba2 2303 	umull	r2, r3, r2, r3
 8001810:	099b      	lsrs	r3, r3, #6
 8001812:	4a6b      	ldr	r2, [pc, #428]	@ (80019c0 <main+0x328>)
 8001814:	6013      	str	r3, [r2, #0]

       last_angle = current_angle;
 8001816:	4b6d      	ldr	r3, [pc, #436]	@ (80019cc <main+0x334>)
 8001818:	f9b3 2000 	ldrsh.w	r2, [r3]
 800181c:	4b6c      	ldr	r3, [pc, #432]	@ (80019d0 <main+0x338>)
 800181e:	801a      	strh	r2, [r3, #0]
       current_angle = imu.get_angle();
 8001820:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fcd7 	bl	80011d8 <_ZN5GY_259get_angleEv>
 800182a:	4603      	mov	r3, r0
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fa99 	bl	8000d64 <__aeabi_f2iz>
 8001832:	4603      	mov	r3, r0
 8001834:	b21a      	sxth	r2, r3
 8001836:	4b65      	ldr	r3, [pc, #404]	@ (80019cc <main+0x334>)
 8001838:	801a      	strh	r2, [r3, #0]

       uint32_t delta_time = current_time - last_time;
 800183a:	4b61      	ldr	r3, [pc, #388]	@ (80019c0 <main+0x328>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	4b61      	ldr	r3, [pc, #388]	@ (80019c4 <main+0x32c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
       if (delta_time > 0){
 8001848:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800184c:	2b00      	cmp	r3, #0
 800184e:	d01e      	beq.n	800188e <main+0x1f6>
	          int16_t delta_angle = current_angle - last_angle;
 8001850:	4b5e      	ldr	r3, [pc, #376]	@ (80019cc <main+0x334>)
 8001852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001856:	b29a      	uxth	r2, r3
 8001858:	4b5d      	ldr	r3, [pc, #372]	@ (80019d0 <main+0x338>)
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	b29b      	uxth	r3, r3
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	b29b      	uxth	r3, r3
 8001864:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	          omega = (float)delta_angle / delta_time ;
 8001868:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff f85f 	bl	8000930 <__aeabi_i2f>
 8001872:	4604      	mov	r4, r0
 8001874:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8001878:	f7ff f856 	bl	8000928 <__aeabi_ui2f>
 800187c:	4603      	mov	r3, r0
 800187e:	4619      	mov	r1, r3
 8001880:	4620      	mov	r0, r4
 8001882:	f7ff f95d 	bl	8000b40 <__aeabi_fdiv>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	4b52      	ldr	r3, [pc, #328]	@ (80019d4 <main+0x33c>)
 800188c:	601a      	str	r2, [r3, #0]
	   }
	  if (ordered_data[5] == 2){
 800188e:	4b4b      	ldr	r3, [pc, #300]	@ (80019bc <main+0x324>)
 8001890:	795b      	ldrb	r3, [r3, #5]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d10b      	bne.n	80018ae <main+0x216>
              //forward
	  		  tribase1.go_at_angle(0, 0, 50, omega);
 8001896:	4b4f      	ldr	r3, [pc, #316]	@ (80019d4 <main+0x33c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4638      	mov	r0, r7
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4b41      	ldr	r3, [pc, #260]	@ (80019a4 <main+0x30c>)
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	f7ff fd32 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 80018ac:	e746      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[6] == 2){
 80018ae:	4b43      	ldr	r3, [pc, #268]	@ (80019bc <main+0x324>)
 80018b0:	799b      	ldrb	r3, [r3, #6]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d10b      	bne.n	80018ce <main+0x236>
              //right
	  		  tribase1.go_at_angle(0, 50, 0, omega);
 80018b6:	4b47      	ldr	r3, [pc, #284]	@ (80019d4 <main+0x33c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4638      	mov	r0, r7
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	4a38      	ldr	r2, [pc, #224]	@ (80019a4 <main+0x30c>)
 80018c4:	f04f 0100 	mov.w	r1, #0
 80018c8:	f7ff fd22 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 80018cc:	e736      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[7] == 2){
 80018ce:	4b3b      	ldr	r3, [pc, #236]	@ (80019bc <main+0x324>)
 80018d0:	79db      	ldrb	r3, [r3, #7]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d10b      	bne.n	80018ee <main+0x256>
	  		  //backward
	  		  tribase1.go_at_angle(0, 0, -50, omega);
 80018d6:	4b3f      	ldr	r3, [pc, #252]	@ (80019d4 <main+0x33c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4638      	mov	r0, r7
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	4b3e      	ldr	r3, [pc, #248]	@ (80019d8 <main+0x340>)
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0100 	mov.w	r1, #0
 80018e8:	f7ff fd12 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 80018ec:	e726      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[8] == 2){
 80018ee:	4b33      	ldr	r3, [pc, #204]	@ (80019bc <main+0x324>)
 80018f0:	7a1b      	ldrb	r3, [r3, #8]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d10b      	bne.n	800190e <main+0x276>
	  		  //left
	  		  tribase1.go_at_angle(0, -50, 0, omega);
 80018f6:	4b37      	ldr	r3, [pc, #220]	@ (80019d4 <main+0x33c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4638      	mov	r0, r7
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	4a35      	ldr	r2, [pc, #212]	@ (80019d8 <main+0x340>)
 8001904:	f04f 0100 	mov.w	r1, #0
 8001908:	f7ff fd02 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 800190c:	e716      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[13] == 2){
 800190e:	4b2b      	ldr	r3, [pc, #172]	@ (80019bc <main+0x324>)
 8001910:	7b5b      	ldrb	r3, [r3, #13]
 8001912:	2b02      	cmp	r3, #2
 8001914:	d10b      	bne.n	800192e <main+0x296>
	  		  //clockwise
	  		  tribase1.go_at_angle(0, 0, 0, 50);
 8001916:	4638      	mov	r0, r7
 8001918:	4b22      	ldr	r3, [pc, #136]	@ (80019a4 <main+0x30c>)
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	f04f 0100 	mov.w	r1, #0
 8001928:	f7ff fcf2 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 800192c:	e706      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[14] == 2){
 800192e:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <main+0x324>)
 8001930:	7b9b      	ldrb	r3, [r3, #14]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d10b      	bne.n	800194e <main+0x2b6>
	  		  //anticlockwise
	  		  tribase1.go_at_angle(0, 0, 0, -50);
 8001936:	4638      	mov	r0, r7
 8001938:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <main+0x340>)
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	f04f 0300 	mov.w	r3, #0
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0100 	mov.w	r1, #0
 8001948:	f7ff fce2 	bl	8001310 <_ZN7TriBase11go_at_angleEffff>
 800194c:	e6f6      	b.n	800173c <main+0xa4>
	  	  } else if (ordered_data[1]==2){
 800194e:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <main+0x324>)
 8001950:	785b      	ldrb	r3, [r3, #1]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d109      	bne.n	800196a <main+0x2d2>
	  		 //hold
             HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 8001956:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800195a:	4820      	ldr	r0, [pc, #128]	@ (80019dc <main+0x344>)
 800195c:	f001 f894 	bl	8002a88 <HAL_GPIO_TogglePin>
	  		 HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_7);
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	481f      	ldr	r0, [pc, #124]	@ (80019e0 <main+0x348>)
 8001964:	f001 f890 	bl	8002a88 <HAL_GPIO_TogglePin>
 8001968:	e6e8      	b.n	800173c <main+0xa4>
	      }else if (ordered_data[2]==2){
 800196a:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <main+0x324>)
 800196c:	789b      	ldrb	r3, [r3, #2]
 800196e:	2b02      	cmp	r3, #2
 8001970:	f43f aee4 	beq.w	800173c <main+0xa4>
	  		 	//jump
	  		//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
	  		//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
          }else if (ordered_data[11]==2){
 8001974:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <main+0x324>)
 8001976:	7adb      	ldrb	r3, [r3, #11]
 8001978:	2b02      	cmp	r3, #2
 800197a:	d133      	bne.n	80019e4 <main+0x34c>
                  //shoot
              HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 800197c:	2201      	movs	r2, #1
 800197e:	2120      	movs	r1, #32
 8001980:	4817      	ldr	r0, [pc, #92]	@ (80019e0 <main+0x348>)
 8001982:	f001 f869 	bl	8002a58 <HAL_GPIO_WritePin>
              HAL_Delay(200);
 8001986:	20c8      	movs	r0, #200	@ 0xc8
 8001988:	f000 fbc2 	bl	8002110 <HAL_Delay>
              HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	2120      	movs	r1, #32
 8001990:	4813      	ldr	r0, [pc, #76]	@ (80019e0 <main+0x348>)
 8001992:	f001 f861 	bl	8002a58 <HAL_GPIO_WritePin>
 8001996:	e6d1      	b.n	800173c <main+0xa4>
 8001998:	20000074 	.word	0x20000074
 800199c:	20000000 	.word	0x20000000
 80019a0:	2000002c 	.word	0x2000002c
 80019a4:	42480000 	.word	0x42480000
 80019a8:	2000018c 	.word	0x2000018c
 80019ac:	2000018d 	.word	0x2000018d
 80019b0:	200001a0 	.word	0x200001a0
 80019b4:	200000bc 	.word	0x200000bc
 80019b8:	88888889 	.word	0x88888889
 80019bc:	20000190 	.word	0x20000190
 80019c0:	200001b4 	.word	0x200001b4
 80019c4:	200001b0 	.word	0x200001b0
 80019c8:	10624dd3 	.word	0x10624dd3
 80019cc:	200001ba 	.word	0x200001ba
 80019d0:	200001b8 	.word	0x200001b8
 80019d4:	200001bc 	.word	0x200001bc
 80019d8:	c2480000 	.word	0xc2480000
 80019dc:	40010c00 	.word	0x40010c00
 80019e0:	40010800 	.word	0x40010800

          }else if (ordered_data[12]==2){
 80019e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <main+0x37c>)
 80019e6:	7b1b      	ldrb	r3, [r3, #12]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d10d      	bne.n	8001a08 <main+0x370>
                //release
              HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 80019ec:	2201      	movs	r2, #1
 80019ee:	2140      	movs	r1, #64	@ 0x40
 80019f0:	4809      	ldr	r0, [pc, #36]	@ (8001a18 <main+0x380>)
 80019f2:	f001 f831 	bl	8002a58 <HAL_GPIO_WritePin>
              HAL_Delay(200);
 80019f6:	20c8      	movs	r0, #200	@ 0xc8
 80019f8:	f000 fb8a 	bl	8002110 <HAL_Delay>
              HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2140      	movs	r1, #64	@ 0x40
 8001a00:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <main+0x380>)
 8001a02:	f001 f829 	bl	8002a58 <HAL_GPIO_WritePin>
 8001a06:	e699      	b.n	800173c <main+0xa4>
          }else {
	  		  tribase1.brake();
 8001a08:	463b      	mov	r3, r7
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fe2c 	bl	8001668 <_ZN7TriBase5brakeEv>
//	     derivative = (error - last_error) / delta_time;
//	     PID_Output = (Kp * error) + (Ki * integral) + (Kd * derivative);
//


 	  }
 8001a10:	e694      	b.n	800173c <main+0xa4>
 8001a12:	bf00      	nop
 8001a14:	20000190 	.word	0x20000190
 8001a18:	40010800 	.word	0x40010800

08001a1c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b090      	sub	sp, #64	@ 0x40
 8001a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a22:	f107 0318 	add.w	r3, r7, #24
 8001a26:	2228      	movs	r2, #40	@ 0x28
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f002 ff1c 	bl	8004868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
 8001a3c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a50:	2302      	movs	r3, #2
 8001a52:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a5a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a60:	f107 0318 	add.w	r3, r7, #24
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 f829 	bl	8002abc <HAL_RCC_OscConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	bf14      	ite	ne
 8001a70:	2301      	movne	r3, #1
 8001a72:	2300      	moveq	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001a7a:	f000 f92f 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a7e:	230f      	movs	r3, #15
 8001a80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a82:	2302      	movs	r3, #2
 8001a84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2102      	movs	r1, #2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f001 fa91 	bl	8002fc0 <HAL_RCC_ClockConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	bf14      	ite	ne
 8001aa4:	2301      	movne	r3, #1
 8001aa6:	2300      	moveq	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001aae:	f000 f915 	bl	8001cdc <Error_Handler>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3740      	adds	r7, #64	@ 0x40
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ac2:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001ac4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ac6:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ac8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001acc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ada:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001af2:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001af4:	f001 fbf2 	bl	80032dc <HAL_UART_Init>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bf14      	ite	ne
 8001afe:	2301      	movne	r3, #1
 8001b00:	2300      	moveq	r3, #0
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001b08:	f000 f8e8 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	2000002c 	.word	0x2000002c
 8001b14:	40013800 	.word	0x40013800

08001b18 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b1c:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b1e:	4a14      	ldr	r2, [pc, #80]	@ (8001b70 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b22:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b30:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b36:	4b0d      	ldr	r3, [pc, #52]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b3e:	220c      	movs	r2, #12
 8001b40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b42:	4b0a      	ldr	r3, [pc, #40]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b4e:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b50:	f001 fbc4 	bl	80032dc <HAL_UART_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	bf14      	ite	ne
 8001b5a:	2301      	movne	r3, #1
 8001b5c:	2300      	moveq	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001b64:	f000 f8ba 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000074 	.word	0x20000074
 8001b70:	40004400 	.word	0x40004400

08001b74 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b7a:	4a14      	ldr	r2, [pc, #80]	@ (8001bcc <_ZL19MX_USART3_UART_Initv+0x58>)
 8001b7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b7e:	4b12      	ldr	r3, [pc, #72]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b92:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b98:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001baa:	4807      	ldr	r0, [pc, #28]	@ (8001bc8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001bac:	f001 fb96 	bl	80032dc <HAL_UART_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	bf14      	ite	ne
 8001bb6:	2301      	movne	r3, #1
 8001bb8:	2300      	moveq	r3, #0
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001bc0:	f000 f88c 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200000bc 	.word	0x200000bc
 8001bcc:	40004800 	.word	0x40004800

08001bd0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bd6:	4b10      	ldr	r3, [pc, #64]	@ (8001c18 <_ZL11MX_DMA_Initv+0x48>)
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	4a0f      	ldr	r2, [pc, #60]	@ (8001c18 <_ZL11MX_DMA_Initv+0x48>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6153      	str	r3, [r2, #20]
 8001be2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c18 <_ZL11MX_DMA_Initv+0x48>)
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	200e      	movs	r0, #14
 8001bf4:	f000 fb87 	bl	8002306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001bf8:	200e      	movs	r0, #14
 8001bfa:	f000 fba0 	bl	800233e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2100      	movs	r1, #0
 8001c02:	200f      	movs	r0, #15
 8001c04:	f000 fb7f 	bl	8002306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001c08:	200f      	movs	r0, #15
 8001c0a:	f000 fb98 	bl	800233e <HAL_NVIC_EnableIRQ>

}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c22:	f107 0310 	add.w	r3, r7, #16
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c30:	4b27      	ldr	r3, [pc, #156]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	4a26      	ldr	r2, [pc, #152]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c36:	f043 0320 	orr.w	r3, r3, #32
 8001c3a:	6193      	str	r3, [r2, #24]
 8001c3c:	4b24      	ldr	r3, [pc, #144]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f003 0320 	and.w	r3, r3, #32
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c48:	4b21      	ldr	r3, [pc, #132]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	4a20      	ldr	r2, [pc, #128]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	6193      	str	r3, [r2, #24]
 8001c54:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	f003 0304 	and.w	r3, r3, #4
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c60:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c66:	f043 0308 	orr.w	r3, r3, #8
 8001c6a:	6193      	str	r3, [r2, #24]
 8001c6c:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <_ZL12MX_GPIO_Initv+0xb4>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ball_holding_Pin|ball_shooting_Pin|ball_shootingA6_Pin|jumping_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	21f0      	movs	r1, #240	@ 0xf0
 8001c7c:	4815      	ldr	r0, [pc, #84]	@ (8001cd4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001c7e:	f000 feeb 	bl	8002a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(jumpingB12_GPIO_Port, jumpingB12_Pin, GPIO_PIN_RESET);
 8001c82:	2200      	movs	r2, #0
 8001c84:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c88:	4813      	ldr	r0, [pc, #76]	@ (8001cd8 <_ZL12MX_GPIO_Initv+0xbc>)
 8001c8a:	f000 fee5 	bl	8002a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ball_holding_Pin ball_shooting_Pin ball_shootingA6_Pin jumping_Pin */
  GPIO_InitStruct.Pin = ball_holding_Pin|ball_shooting_Pin|ball_shootingA6_Pin|jumping_Pin;
 8001c8e:	23f0      	movs	r3, #240	@ 0xf0
 8001c90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c92:	2301      	movs	r3, #1
 8001c94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9e:	f107 0310 	add.w	r3, r7, #16
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	480b      	ldr	r0, [pc, #44]	@ (8001cd4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001ca6:	f000 fd53 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pin : jumpingB12_Pin */
  GPIO_InitStruct.Pin = jumpingB12_Pin;
 8001caa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(jumpingB12_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 0310 	add.w	r3, r7, #16
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <_ZL12MX_GPIO_Initv+0xbc>)
 8001cc4:	f000 fd44 	bl	8002750 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cc8:	bf00      	nop
 8001cca:	3720      	adds	r7, #32
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40010800 	.word	0x40010800
 8001cd8:	40010c00 	.word	0x40010c00

08001cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <Error_Handler+0x8>

08001ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cee:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	4a14      	ldr	r2, [pc, #80]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6193      	str	r3, [r2, #24]
 8001cfa:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d06:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d10:	61d3      	str	r3, [r2, #28]
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <HAL_MspInit+0x5c>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <HAL_MspInit+0x60>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <HAL_MspInit+0x60>)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40010000 	.word	0x40010000

08001d4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08c      	sub	sp, #48	@ 0x30
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0320 	add.w	r3, r7, #32
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a79      	ldr	r2, [pc, #484]	@ (8001f4c <HAL_UART_MspInit+0x200>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d17e      	bne.n	8001e6a <HAL_UART_MspInit+0x11e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d6c:	4b78      	ldr	r3, [pc, #480]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a77      	ldr	r2, [pc, #476]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b75      	ldr	r3, [pc, #468]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d80:	61fb      	str	r3, [r7, #28]
 8001d82:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d84:	4b72      	ldr	r3, [pc, #456]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a71      	ldr	r2, [pc, #452]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d8a:	f043 0304 	orr.w	r3, r3, #4
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b6f      	ldr	r3, [pc, #444]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0320 	add.w	r3, r7, #32
 8001dae:	4619      	mov	r1, r3
 8001db0:	4868      	ldr	r0, [pc, #416]	@ (8001f54 <HAL_UART_MspInit+0x208>)
 8001db2:	f000 fccd 	bl	8002750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001db6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc4:	f107 0320 	add.w	r3, r7, #32
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4862      	ldr	r0, [pc, #392]	@ (8001f54 <HAL_UART_MspInit+0x208>)
 8001dcc:	f000 fcc0 	bl	8002750 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001dd0:	4b61      	ldr	r3, [pc, #388]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001dd2:	4a62      	ldr	r2, [pc, #392]	@ (8001f5c <HAL_UART_MspInit+0x210>)
 8001dd4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dd6:	4b60      	ldr	r3, [pc, #384]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001de2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001de4:	2280      	movs	r2, #128	@ 0x80
 8001de6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de8:	4b5b      	ldr	r3, [pc, #364]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dee:	4b5a      	ldr	r3, [pc, #360]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001df4:	4b58      	ldr	r3, [pc, #352]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001df6:	2220      	movs	r2, #32
 8001df8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dfa:	4b57      	ldr	r3, [pc, #348]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e00:	4855      	ldr	r0, [pc, #340]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001e02:	f000 fab7 	bl	8002374 <HAL_DMA_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001e0c:	f7ff ff66 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a51      	ldr	r2, [pc, #324]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001e14:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e16:	4a50      	ldr	r2, [pc, #320]	@ (8001f58 <HAL_UART_MspInit+0x20c>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001e1c:	4b50      	ldr	r3, [pc, #320]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e1e:	4a51      	ldr	r2, [pc, #324]	@ (8001f64 <HAL_UART_MspInit+0x218>)
 8001e20:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e22:	4b4f      	ldr	r3, [pc, #316]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e24:	2210      	movs	r2, #16
 8001e26:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e28:	4b4d      	ldr	r3, [pc, #308]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e2e:	4b4c      	ldr	r3, [pc, #304]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e30:	2280      	movs	r2, #128	@ 0x80
 8001e32:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e34:	4b4a      	ldr	r3, [pc, #296]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e3a:	4b49      	ldr	r3, [pc, #292]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8001e40:	4b47      	ldr	r3, [pc, #284]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e42:	2220      	movs	r2, #32
 8001e44:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e46:	4b46      	ldr	r3, [pc, #280]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e4c:	4844      	ldr	r0, [pc, #272]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e4e:	f000 fa91 	bl	8002374 <HAL_DMA_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8001e58:	f7ff ff40 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a40      	ldr	r2, [pc, #256]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e60:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e62:	4a3f      	ldr	r2, [pc, #252]	@ (8001f60 <HAL_UART_MspInit+0x214>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e68:	e06c      	b.n	8001f44 <HAL_UART_MspInit+0x1f8>
  else if(huart->Instance==USART2)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f68 <HAL_UART_MspInit+0x21c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d130      	bne.n	8001ed6 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e74:	4b36      	ldr	r3, [pc, #216]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	4a35      	ldr	r2, [pc, #212]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e7e:	61d3      	str	r3, [r2, #28]
 8001e80:	4b33      	ldr	r3, [pc, #204]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8c:	4b30      	ldr	r3, [pc, #192]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	4a2f      	ldr	r2, [pc, #188]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6193      	str	r3, [r2, #24]
 8001e98:	4b2d      	ldr	r3, [pc, #180]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eac:	2303      	movs	r3, #3
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb0:	f107 0320 	add.w	r3, r7, #32
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4827      	ldr	r0, [pc, #156]	@ (8001f54 <HAL_UART_MspInit+0x208>)
 8001eb8:	f000 fc4a 	bl	8002750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ebc:	2308      	movs	r3, #8
 8001ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec8:	f107 0320 	add.w	r3, r7, #32
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4821      	ldr	r0, [pc, #132]	@ (8001f54 <HAL_UART_MspInit+0x208>)
 8001ed0:	f000 fc3e 	bl	8002750 <HAL_GPIO_Init>
}
 8001ed4:	e036      	b.n	8001f44 <HAL_UART_MspInit+0x1f8>
  else if(huart->Instance==USART3)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a24      	ldr	r2, [pc, #144]	@ (8001f6c <HAL_UART_MspInit+0x220>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d131      	bne.n	8001f44 <HAL_UART_MspInit+0x1f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	4a1a      	ldr	r2, [pc, #104]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001ee6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eea:	61d3      	str	r3, [r2, #28]
 8001eec:	4b18      	ldr	r3, [pc, #96]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef8:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a14      	ldr	r2, [pc, #80]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001efe:	f043 0308 	orr.w	r3, r3, #8
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <HAL_UART_MspInit+0x204>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1e:	f107 0320 	add.w	r3, r7, #32
 8001f22:	4619      	mov	r1, r3
 8001f24:	4812      	ldr	r0, [pc, #72]	@ (8001f70 <HAL_UART_MspInit+0x224>)
 8001f26:	f000 fc13 	bl	8002750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f30:	2300      	movs	r3, #0
 8001f32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f38:	f107 0320 	add.w	r3, r7, #32
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	480c      	ldr	r0, [pc, #48]	@ (8001f70 <HAL_UART_MspInit+0x224>)
 8001f40:	f000 fc06 	bl	8002750 <HAL_GPIO_Init>
}
 8001f44:	bf00      	nop
 8001f46:	3730      	adds	r7, #48	@ 0x30
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40013800 	.word	0x40013800
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010800 	.word	0x40010800
 8001f58:	20000104 	.word	0x20000104
 8001f5c:	40020058 	.word	0x40020058
 8001f60:	20000148 	.word	0x20000148
 8001f64:	40020044 	.word	0x40020044
 8001f68:	40004400 	.word	0x40004400
 8001f6c:	40004800 	.word	0x40004800
 8001f70:	40010c00 	.word	0x40010c00

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <NMI_Handler+0x4>

08001f7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <HardFault_Handler+0x4>

08001f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <MemManage_Handler+0x4>

08001f8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <BusFault_Handler+0x4>

08001f94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f98:	bf00      	nop
 8001f9a:	e7fd      	b.n	8001f98 <UsageFault_Handler+0x4>

08001f9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc4:	f000 f888 	bl	80020d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001fd0:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <DMA1_Channel4_IRQHandler+0x10>)
 8001fd2:	f000 fa89 	bl	80024e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000148 	.word	0x20000148

08001fe0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <DMA1_Channel5_IRQHandler+0x10>)
 8001fe6:	f000 fa7f 	bl	80024e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000104 	.word	0x20000104

08001ff4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr

08002000 <Reset_Handler>:
 8002000:	f7ff fff8 	bl	8001ff4 <SystemInit>
 8002004:	480b      	ldr	r0, [pc, #44]	@ (8002034 <LoopFillZerobss+0xe>)
 8002006:	490c      	ldr	r1, [pc, #48]	@ (8002038 <LoopFillZerobss+0x12>)
 8002008:	4a0c      	ldr	r2, [pc, #48]	@ (800203c <LoopFillZerobss+0x16>)
 800200a:	2300      	movs	r3, #0
 800200c:	e002      	b.n	8002014 <LoopCopyDataInit>

0800200e <CopyDataInit>:
 800200e:	58d4      	ldr	r4, [r2, r3]
 8002010:	50c4      	str	r4, [r0, r3]
 8002012:	3304      	adds	r3, #4

08002014 <LoopCopyDataInit>:
 8002014:	18c4      	adds	r4, r0, r3
 8002016:	428c      	cmp	r4, r1
 8002018:	d3f9      	bcc.n	800200e <CopyDataInit>
 800201a:	4a09      	ldr	r2, [pc, #36]	@ (8002040 <LoopFillZerobss+0x1a>)
 800201c:	4c09      	ldr	r4, [pc, #36]	@ (8002044 <LoopFillZerobss+0x1e>)
 800201e:	2300      	movs	r3, #0
 8002020:	e001      	b.n	8002026 <LoopFillZerobss>

08002022 <FillZerobss>:
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	3204      	adds	r2, #4

08002026 <LoopFillZerobss>:
 8002026:	42a2      	cmp	r2, r4
 8002028:	d3fb      	bcc.n	8002022 <FillZerobss>
 800202a:	f002 fc25 	bl	8004878 <__libc_init_array>
 800202e:	f7ff fb33 	bl	8001698 <main>
 8002032:	4770      	bx	lr
 8002034:	20000000 	.word	0x20000000
 8002038:	20000010 	.word	0x20000010
 800203c:	08004cdc 	.word	0x08004cdc
 8002040:	20000010 	.word	0x20000010
 8002044:	200001c4 	.word	0x200001c4

08002048 <ADC1_2_IRQHandler>:
 8002048:	e7fe      	b.n	8002048 <ADC1_2_IRQHandler>
	...

0800204c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <HAL_Init+0x28>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <HAL_Init+0x28>)
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800205c:	2003      	movs	r0, #3
 800205e:	f000 f947 	bl	80022f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002062:	200f      	movs	r0, #15
 8002064:	f000 f808 	bl	8002078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002068:	f7ff fe3e 	bl	8001ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40022000 	.word	0x40022000

08002078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <HAL_InitTick+0x54>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <HAL_InitTick+0x58>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4619      	mov	r1, r3
 800208a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800208e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002092:	fbb2 f3f3 	udiv	r3, r2, r3
 8002096:	4618      	mov	r0, r3
 8002098:	f000 f95f 	bl	800235a <HAL_SYSTICK_Config>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00e      	b.n	80020c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b0f      	cmp	r3, #15
 80020aa:	d80a      	bhi.n	80020c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020ac:	2200      	movs	r2, #0
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295
 80020b4:	f000 f927 	bl	8002306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020b8:	4a06      	ldr	r2, [pc, #24]	@ (80020d4 <HAL_InitTick+0x5c>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	e000      	b.n	80020c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000004 	.word	0x20000004
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	20000008 	.word	0x20000008

080020d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020dc:	4b05      	ldr	r3, [pc, #20]	@ (80020f4 <HAL_IncTick+0x1c>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <HAL_IncTick+0x20>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4413      	add	r3, r2
 80020e8:	4a03      	ldr	r2, [pc, #12]	@ (80020f8 <HAL_IncTick+0x20>)
 80020ea:	6013      	str	r3, [r2, #0]
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr
 80020f4:	2000000c 	.word	0x2000000c
 80020f8:	200001c0 	.word	0x200001c0

080020fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002100:	4b02      	ldr	r3, [pc, #8]	@ (800210c <HAL_GetTick+0x10>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	200001c0 	.word	0x200001c0

08002110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002118:	f7ff fff0 	bl	80020fc <HAL_GetTick>
 800211c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002128:	d005      	beq.n	8002136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800212a:	4b0a      	ldr	r3, [pc, #40]	@ (8002154 <HAL_Delay+0x44>)
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	461a      	mov	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4413      	add	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002136:	bf00      	nop
 8002138:	f7ff ffe0 	bl	80020fc <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	429a      	cmp	r2, r3
 8002146:	d8f7      	bhi.n	8002138 <HAL_Delay+0x28>
  {
  }
}
 8002148:	bf00      	nop
 800214a:	bf00      	nop
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	2000000c 	.word	0x2000000c

08002158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002168:	4b0c      	ldr	r3, [pc, #48]	@ (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002174:	4013      	ands	r3, r2
 8002176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218a:	4a04      	ldr	r2, [pc, #16]	@ (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	60d3      	str	r3, [r2, #12]
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a4:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <__NVIC_GetPriorityGrouping+0x18>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	0a1b      	lsrs	r3, r3, #8
 80021aa:	f003 0307 	and.w	r3, r3, #7
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db0b      	blt.n	80021e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	4906      	ldr	r1, [pc, #24]	@ (80021f0 <__NVIC_EnableIRQ+0x34>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2001      	movs	r0, #1
 80021de:	fa00 f202 	lsl.w	r2, r0, r2
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	e000e100 	.word	0xe000e100

080021f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	6039      	str	r1, [r7, #0]
 80021fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002204:	2b00      	cmp	r3, #0
 8002206:	db0a      	blt.n	800221e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	b2da      	uxtb	r2, r3
 800220c:	490c      	ldr	r1, [pc, #48]	@ (8002240 <__NVIC_SetPriority+0x4c>)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	0112      	lsls	r2, r2, #4
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	440b      	add	r3, r1
 8002218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800221c:	e00a      	b.n	8002234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4908      	ldr	r1, [pc, #32]	@ (8002244 <__NVIC_SetPriority+0x50>)
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	3b04      	subs	r3, #4
 800222c:	0112      	lsls	r2, r2, #4
 800222e:	b2d2      	uxtb	r2, r2
 8002230:	440b      	add	r3, r1
 8002232:	761a      	strb	r2, [r3, #24]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000e100 	.word	0xe000e100
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	@ 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f1c3 0307 	rsb	r3, r3, #7
 8002262:	2b04      	cmp	r3, #4
 8002264:	bf28      	it	cs
 8002266:	2304      	movcs	r3, #4
 8002268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	3304      	adds	r3, #4
 800226e:	2b06      	cmp	r3, #6
 8002270:	d902      	bls.n	8002278 <NVIC_EncodePriority+0x30>
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	3b03      	subs	r3, #3
 8002276:	e000      	b.n	800227a <NVIC_EncodePriority+0x32>
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	f04f 32ff 	mov.w	r2, #4294967295
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43da      	mvns	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	401a      	ands	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002290:	f04f 31ff 	mov.w	r1, #4294967295
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	43d9      	mvns	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a0:	4313      	orrs	r3, r2
         );
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3724      	adds	r7, #36	@ 0x24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022bc:	d301      	bcc.n	80022c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022be:	2301      	movs	r3, #1
 80022c0:	e00f      	b.n	80022e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022c2:	4a0a      	ldr	r2, [pc, #40]	@ (80022ec <SysTick_Config+0x40>)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ca:	210f      	movs	r1, #15
 80022cc:	f04f 30ff 	mov.w	r0, #4294967295
 80022d0:	f7ff ff90 	bl	80021f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022d4:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <SysTick_Config+0x40>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022da:	4b04      	ldr	r3, [pc, #16]	@ (80022ec <SysTick_Config+0x40>)
 80022dc:	2207      	movs	r2, #7
 80022de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	e000e010 	.word	0xe000e010

080022f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ff2d 	bl	8002158 <__NVIC_SetPriorityGrouping>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002306:	b580      	push	{r7, lr}
 8002308:	b086      	sub	sp, #24
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	607a      	str	r2, [r7, #4]
 8002312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002318:	f7ff ff42 	bl	80021a0 <__NVIC_GetPriorityGrouping>
 800231c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	6978      	ldr	r0, [r7, #20]
 8002324:	f7ff ff90 	bl	8002248 <NVIC_EncodePriority>
 8002328:	4602      	mov	r2, r0
 800232a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff5f 	bl	80021f4 <__NVIC_SetPriority>
}
 8002336:	bf00      	nop
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	4603      	mov	r3, r0
 8002346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff35 	bl	80021bc <__NVIC_EnableIRQ>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ffa2 	bl	80022ac <SysTick_Config>
 8002368:	4603      	mov	r3, r0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e043      	b.n	8002412 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	4b22      	ldr	r3, [pc, #136]	@ (800241c <HAL_DMA_Init+0xa8>)
 8002392:	4413      	add	r3, r2
 8002394:	4a22      	ldr	r2, [pc, #136]	@ (8002420 <HAL_DMA_Init+0xac>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	091b      	lsrs	r3, r3, #4
 800239c:	009a      	lsls	r2, r3, #2
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002424 <HAL_DMA_Init+0xb0>)
 80023a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80023c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80023cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr
 800241c:	bffdfff8 	.word	0xbffdfff8
 8002420:	cccccccd 	.word	0xcccccccd
 8002424:	40020000 	.word	0x40020000

08002428 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d101      	bne.n	8002448 <HAL_DMA_Start_IT+0x20>
 8002444:	2302      	movs	r3, #2
 8002446:	e04b      	b.n	80024e0 <HAL_DMA_Start_IT+0xb8>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b01      	cmp	r3, #1
 800245a:	d13a      	bne.n	80024d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 0201 	bic.w	r2, r2, #1
 8002478:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f000 f937 	bl	80026f4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248a:	2b00      	cmp	r3, #0
 800248c:	d008      	beq.n	80024a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f042 020e 	orr.w	r2, r2, #14
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	e00f      	b.n	80024c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0204 	bic.w	r2, r2, #4
 80024ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 020a 	orr.w	r2, r2, #10
 80024be:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	e005      	b.n	80024de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80024da:	2302      	movs	r3, #2
 80024dc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80024de:	7dfb      	ldrb	r3, [r7, #23]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002504:	2204      	movs	r2, #4
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d04f      	beq.n	80025b0 <HAL_DMA_IRQHandler+0xc8>
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	d04a      	beq.n	80025b0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0320 	and.w	r3, r3, #32
 8002524:	2b00      	cmp	r3, #0
 8002526:	d107      	bne.n	8002538 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0204 	bic.w	r2, r2, #4
 8002536:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a66      	ldr	r2, [pc, #408]	@ (80026d8 <HAL_DMA_IRQHandler+0x1f0>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d029      	beq.n	8002596 <HAL_DMA_IRQHandler+0xae>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a65      	ldr	r2, [pc, #404]	@ (80026dc <HAL_DMA_IRQHandler+0x1f4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d022      	beq.n	8002592 <HAL_DMA_IRQHandler+0xaa>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a63      	ldr	r2, [pc, #396]	@ (80026e0 <HAL_DMA_IRQHandler+0x1f8>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d01a      	beq.n	800258c <HAL_DMA_IRQHandler+0xa4>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a62      	ldr	r2, [pc, #392]	@ (80026e4 <HAL_DMA_IRQHandler+0x1fc>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d012      	beq.n	8002586 <HAL_DMA_IRQHandler+0x9e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a60      	ldr	r2, [pc, #384]	@ (80026e8 <HAL_DMA_IRQHandler+0x200>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d00a      	beq.n	8002580 <HAL_DMA_IRQHandler+0x98>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a5f      	ldr	r2, [pc, #380]	@ (80026ec <HAL_DMA_IRQHandler+0x204>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d102      	bne.n	800257a <HAL_DMA_IRQHandler+0x92>
 8002574:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002578:	e00e      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 800257a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800257e:	e00b      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 8002580:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002584:	e008      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 8002586:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800258a:	e005      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 800258c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002590:	e002      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 8002592:	2340      	movs	r3, #64	@ 0x40
 8002594:	e000      	b.n	8002598 <HAL_DMA_IRQHandler+0xb0>
 8002596:	2304      	movs	r3, #4
 8002598:	4a55      	ldr	r2, [pc, #340]	@ (80026f0 <HAL_DMA_IRQHandler+0x208>)
 800259a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 8094 	beq.w	80026ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80025ae:	e08e      	b.n	80026ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	2202      	movs	r2, #2
 80025b6:	409a      	lsls	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d056      	beq.n	800266e <HAL_DMA_IRQHandler+0x186>
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d051      	beq.n	800266e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0320 	and.w	r3, r3, #32
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10b      	bne.n	80025f0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 020a 	bic.w	r2, r2, #10
 80025e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a38      	ldr	r2, [pc, #224]	@ (80026d8 <HAL_DMA_IRQHandler+0x1f0>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d029      	beq.n	800264e <HAL_DMA_IRQHandler+0x166>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a37      	ldr	r2, [pc, #220]	@ (80026dc <HAL_DMA_IRQHandler+0x1f4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d022      	beq.n	800264a <HAL_DMA_IRQHandler+0x162>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a35      	ldr	r2, [pc, #212]	@ (80026e0 <HAL_DMA_IRQHandler+0x1f8>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d01a      	beq.n	8002644 <HAL_DMA_IRQHandler+0x15c>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a34      	ldr	r2, [pc, #208]	@ (80026e4 <HAL_DMA_IRQHandler+0x1fc>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d012      	beq.n	800263e <HAL_DMA_IRQHandler+0x156>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a32      	ldr	r2, [pc, #200]	@ (80026e8 <HAL_DMA_IRQHandler+0x200>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d00a      	beq.n	8002638 <HAL_DMA_IRQHandler+0x150>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a31      	ldr	r2, [pc, #196]	@ (80026ec <HAL_DMA_IRQHandler+0x204>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d102      	bne.n	8002632 <HAL_DMA_IRQHandler+0x14a>
 800262c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002630:	e00e      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 8002632:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002636:	e00b      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 8002638:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800263c:	e008      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 800263e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002642:	e005      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 8002644:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002648:	e002      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 800264a:	2320      	movs	r3, #32
 800264c:	e000      	b.n	8002650 <HAL_DMA_IRQHandler+0x168>
 800264e:	2302      	movs	r3, #2
 8002650:	4a27      	ldr	r2, [pc, #156]	@ (80026f0 <HAL_DMA_IRQHandler+0x208>)
 8002652:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	2b00      	cmp	r3, #0
 8002662:	d034      	beq.n	80026ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800266c:	e02f      	b.n	80026ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	2208      	movs	r2, #8
 8002674:	409a      	lsls	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4013      	ands	r3, r2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d028      	beq.n	80026d0 <HAL_DMA_IRQHandler+0x1e8>
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d023      	beq.n	80026d0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 020e 	bic.w	r2, r2, #14
 8002696:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a0:	2101      	movs	r1, #1
 80026a2:	fa01 f202 	lsl.w	r2, r1, r2
 80026a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d004      	beq.n	80026d0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	4798      	blx	r3
    }
  }
  return;
 80026ce:	bf00      	nop
 80026d0:	bf00      	nop
}
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40020008 	.word	0x40020008
 80026dc:	4002001c 	.word	0x4002001c
 80026e0:	40020030 	.word	0x40020030
 80026e4:	40020044 	.word	0x40020044
 80026e8:	40020058 	.word	0x40020058
 80026ec:	4002006c 	.word	0x4002006c
 80026f0:	40020000 	.word	0x40020000

080026f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800270a:	2101      	movs	r1, #1
 800270c:	fa01 f202 	lsl.w	r2, r1, r2
 8002710:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b10      	cmp	r3, #16
 8002720:	d108      	bne.n	8002734 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002732:	e007      	b.n	8002744 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	60da      	str	r2, [r3, #12]
}
 8002744:	bf00      	nop
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
	...

08002750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002750:	b480      	push	{r7}
 8002752:	b08b      	sub	sp, #44	@ 0x2c
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002762:	e169      	b.n	8002a38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002764:	2201      	movs	r2, #1
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	429a      	cmp	r2, r3
 800277e:	f040 8158 	bne.w	8002a32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	4a9a      	ldr	r2, [pc, #616]	@ (80029f0 <HAL_GPIO_Init+0x2a0>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d05e      	beq.n	800284a <HAL_GPIO_Init+0xfa>
 800278c:	4a98      	ldr	r2, [pc, #608]	@ (80029f0 <HAL_GPIO_Init+0x2a0>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d875      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 8002792:	4a98      	ldr	r2, [pc, #608]	@ (80029f4 <HAL_GPIO_Init+0x2a4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d058      	beq.n	800284a <HAL_GPIO_Init+0xfa>
 8002798:	4a96      	ldr	r2, [pc, #600]	@ (80029f4 <HAL_GPIO_Init+0x2a4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d86f      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 800279e:	4a96      	ldr	r2, [pc, #600]	@ (80029f8 <HAL_GPIO_Init+0x2a8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d052      	beq.n	800284a <HAL_GPIO_Init+0xfa>
 80027a4:	4a94      	ldr	r2, [pc, #592]	@ (80029f8 <HAL_GPIO_Init+0x2a8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d869      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 80027aa:	4a94      	ldr	r2, [pc, #592]	@ (80029fc <HAL_GPIO_Init+0x2ac>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d04c      	beq.n	800284a <HAL_GPIO_Init+0xfa>
 80027b0:	4a92      	ldr	r2, [pc, #584]	@ (80029fc <HAL_GPIO_Init+0x2ac>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d863      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 80027b6:	4a92      	ldr	r2, [pc, #584]	@ (8002a00 <HAL_GPIO_Init+0x2b0>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d046      	beq.n	800284a <HAL_GPIO_Init+0xfa>
 80027bc:	4a90      	ldr	r2, [pc, #576]	@ (8002a00 <HAL_GPIO_Init+0x2b0>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d85d      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 80027c2:	2b12      	cmp	r3, #18
 80027c4:	d82a      	bhi.n	800281c <HAL_GPIO_Init+0xcc>
 80027c6:	2b12      	cmp	r3, #18
 80027c8:	d859      	bhi.n	800287e <HAL_GPIO_Init+0x12e>
 80027ca:	a201      	add	r2, pc, #4	@ (adr r2, 80027d0 <HAL_GPIO_Init+0x80>)
 80027cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d0:	0800284b 	.word	0x0800284b
 80027d4:	08002825 	.word	0x08002825
 80027d8:	08002837 	.word	0x08002837
 80027dc:	08002879 	.word	0x08002879
 80027e0:	0800287f 	.word	0x0800287f
 80027e4:	0800287f 	.word	0x0800287f
 80027e8:	0800287f 	.word	0x0800287f
 80027ec:	0800287f 	.word	0x0800287f
 80027f0:	0800287f 	.word	0x0800287f
 80027f4:	0800287f 	.word	0x0800287f
 80027f8:	0800287f 	.word	0x0800287f
 80027fc:	0800287f 	.word	0x0800287f
 8002800:	0800287f 	.word	0x0800287f
 8002804:	0800287f 	.word	0x0800287f
 8002808:	0800287f 	.word	0x0800287f
 800280c:	0800287f 	.word	0x0800287f
 8002810:	0800287f 	.word	0x0800287f
 8002814:	0800282d 	.word	0x0800282d
 8002818:	08002841 	.word	0x08002841
 800281c:	4a79      	ldr	r2, [pc, #484]	@ (8002a04 <HAL_GPIO_Init+0x2b4>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d013      	beq.n	800284a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002822:	e02c      	b.n	800287e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	623b      	str	r3, [r7, #32]
          break;
 800282a:	e029      	b.n	8002880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	3304      	adds	r3, #4
 8002832:	623b      	str	r3, [r7, #32]
          break;
 8002834:	e024      	b.n	8002880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	3308      	adds	r3, #8
 800283c:	623b      	str	r3, [r7, #32]
          break;
 800283e:	e01f      	b.n	8002880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	330c      	adds	r3, #12
 8002846:	623b      	str	r3, [r7, #32]
          break;
 8002848:	e01a      	b.n	8002880 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d102      	bne.n	8002858 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002852:	2304      	movs	r3, #4
 8002854:	623b      	str	r3, [r7, #32]
          break;
 8002856:	e013      	b.n	8002880 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d105      	bne.n	800286c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002860:	2308      	movs	r3, #8
 8002862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69fa      	ldr	r2, [r7, #28]
 8002868:	611a      	str	r2, [r3, #16]
          break;
 800286a:	e009      	b.n	8002880 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800286c:	2308      	movs	r3, #8
 800286e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	69fa      	ldr	r2, [r7, #28]
 8002874:	615a      	str	r2, [r3, #20]
          break;
 8002876:	e003      	b.n	8002880 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002878:	2300      	movs	r3, #0
 800287a:	623b      	str	r3, [r7, #32]
          break;
 800287c:	e000      	b.n	8002880 <HAL_GPIO_Init+0x130>
          break;
 800287e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	2bff      	cmp	r3, #255	@ 0xff
 8002884:	d801      	bhi.n	800288a <HAL_GPIO_Init+0x13a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	e001      	b.n	800288e <HAL_GPIO_Init+0x13e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3304      	adds	r3, #4
 800288e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	2bff      	cmp	r3, #255	@ 0xff
 8002894:	d802      	bhi.n	800289c <HAL_GPIO_Init+0x14c>
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	e002      	b.n	80028a2 <HAL_GPIO_Init+0x152>
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	3b08      	subs	r3, #8
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	210f      	movs	r1, #15
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	43db      	mvns	r3, r3
 80028b2:	401a      	ands	r2, r3
 80028b4:	6a39      	ldr	r1, [r7, #32]
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	fa01 f303 	lsl.w	r3, r1, r3
 80028bc:	431a      	orrs	r2, r3
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 80b1 	beq.w	8002a32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002a08 <HAL_GPIO_Init+0x2b8>)
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002a08 <HAL_GPIO_Init+0x2b8>)
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	6193      	str	r3, [r2, #24]
 80028dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002a08 <HAL_GPIO_Init+0x2b8>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028e8:	4a48      	ldr	r2, [pc, #288]	@ (8002a0c <HAL_GPIO_Init+0x2bc>)
 80028ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ec:	089b      	lsrs	r3, r3, #2
 80028ee:	3302      	adds	r3, #2
 80028f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	220f      	movs	r2, #15
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4013      	ands	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a40      	ldr	r2, [pc, #256]	@ (8002a10 <HAL_GPIO_Init+0x2c0>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d013      	beq.n	800293c <HAL_GPIO_Init+0x1ec>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a3f      	ldr	r2, [pc, #252]	@ (8002a14 <HAL_GPIO_Init+0x2c4>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d00d      	beq.n	8002938 <HAL_GPIO_Init+0x1e8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a18 <HAL_GPIO_Init+0x2c8>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d007      	beq.n	8002934 <HAL_GPIO_Init+0x1e4>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a3d      	ldr	r2, [pc, #244]	@ (8002a1c <HAL_GPIO_Init+0x2cc>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d101      	bne.n	8002930 <HAL_GPIO_Init+0x1e0>
 800292c:	2303      	movs	r3, #3
 800292e:	e006      	b.n	800293e <HAL_GPIO_Init+0x1ee>
 8002930:	2304      	movs	r3, #4
 8002932:	e004      	b.n	800293e <HAL_GPIO_Init+0x1ee>
 8002934:	2302      	movs	r3, #2
 8002936:	e002      	b.n	800293e <HAL_GPIO_Init+0x1ee>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <HAL_GPIO_Init+0x1ee>
 800293c:	2300      	movs	r3, #0
 800293e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002940:	f002 0203 	and.w	r2, r2, #3
 8002944:	0092      	lsls	r2, r2, #2
 8002946:	4093      	lsls	r3, r2
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800294e:	492f      	ldr	r1, [pc, #188]	@ (8002a0c <HAL_GPIO_Init+0x2bc>)
 8002950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002952:	089b      	lsrs	r3, r3, #2
 8002954:	3302      	adds	r3, #2
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002968:	4b2d      	ldr	r3, [pc, #180]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	492c      	ldr	r1, [pc, #176]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	4313      	orrs	r3, r2
 8002972:	608b      	str	r3, [r1, #8]
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002976:	4b2a      	ldr	r3, [pc, #168]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	43db      	mvns	r3, r3
 800297e:	4928      	ldr	r1, [pc, #160]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 8002980:	4013      	ands	r3, r2
 8002982:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d006      	beq.n	800299e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002990:	4b23      	ldr	r3, [pc, #140]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	4922      	ldr	r1, [pc, #136]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	60cb      	str	r3, [r1, #12]
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800299e:	4b20      	ldr	r3, [pc, #128]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	491e      	ldr	r1, [pc, #120]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d006      	beq.n	80029c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029b8:	4b19      	ldr	r3, [pc, #100]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	4918      	ldr	r1, [pc, #96]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	604b      	str	r3, [r1, #4]
 80029c4:	e006      	b.n	80029d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029c6:	4b16      	ldr	r3, [pc, #88]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	43db      	mvns	r3, r3
 80029ce:	4914      	ldr	r1, [pc, #80]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d021      	beq.n	8002a24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	490e      	ldr	r1, [pc, #56]	@ (8002a20 <HAL_GPIO_Init+0x2d0>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]
 80029ec:	e021      	b.n	8002a32 <HAL_GPIO_Init+0x2e2>
 80029ee:	bf00      	nop
 80029f0:	10320000 	.word	0x10320000
 80029f4:	10310000 	.word	0x10310000
 80029f8:	10220000 	.word	0x10220000
 80029fc:	10210000 	.word	0x10210000
 8002a00:	10120000 	.word	0x10120000
 8002a04:	10110000 	.word	0x10110000
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40010000 	.word	0x40010000
 8002a10:	40010800 	.word	0x40010800
 8002a14:	40010c00 	.word	0x40010c00
 8002a18:	40011000 	.word	0x40011000
 8002a1c:	40011400 	.word	0x40011400
 8002a20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a24:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	4909      	ldr	r1, [pc, #36]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	3301      	adds	r3, #1
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f47f ae8e 	bne.w	8002764 <HAL_GPIO_Init+0x14>
  }
}
 8002a48:	bf00      	nop
 8002a4a:	bf00      	nop
 8002a4c:	372c      	adds	r7, #44	@ 0x2c
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	40010400 	.word	0x40010400

08002a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	807b      	strh	r3, [r7, #2]
 8002a64:	4613      	mov	r3, r2
 8002a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a68:	787b      	ldrb	r3, [r7, #1]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a6e:	887a      	ldrh	r2, [r7, #2]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a74:	e003      	b.n	8002a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a76:	887b      	ldrh	r3, [r7, #2]
 8002a78:	041a      	lsls	r2, r3, #16
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	611a      	str	r2, [r3, #16]
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a9a:	887a      	ldrh	r2, [r7, #2]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	041a      	lsls	r2, r3, #16
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	43d9      	mvns	r1, r3
 8002aa6:	887b      	ldrh	r3, [r7, #2]
 8002aa8:	400b      	ands	r3, r1
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e272      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8087 	beq.w	8002bea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002adc:	4b92      	ldr	r3, [pc, #584]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 030c 	and.w	r3, r3, #12
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d00c      	beq.n	8002b02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ae8:	4b8f      	ldr	r3, [pc, #572]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 030c 	and.w	r3, r3, #12
 8002af0:	2b08      	cmp	r3, #8
 8002af2:	d112      	bne.n	8002b1a <HAL_RCC_OscConfig+0x5e>
 8002af4:	4b8c      	ldr	r3, [pc, #560]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b00:	d10b      	bne.n	8002b1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b02:	4b89      	ldr	r3, [pc, #548]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d06c      	beq.n	8002be8 <HAL_RCC_OscConfig+0x12c>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d168      	bne.n	8002be8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e24c      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b22:	d106      	bne.n	8002b32 <HAL_RCC_OscConfig+0x76>
 8002b24:	4b80      	ldr	r3, [pc, #512]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e02e      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x98>
 8002b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7a      	ldr	r2, [pc, #488]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	4b78      	ldr	r3, [pc, #480]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a77      	ldr	r2, [pc, #476]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e01d      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0xbc>
 8002b5e:	4b72      	ldr	r3, [pc, #456]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a71      	ldr	r2, [pc, #452]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b78:	4b6b      	ldr	r3, [pc, #428]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b68      	ldr	r3, [pc, #416]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a67      	ldr	r2, [pc, #412]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7ff fab0 	bl	80020fc <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7ff faac 	bl	80020fc <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	@ 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e200      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0xe4>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7ff fa9c 	bl	80020fc <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7ff fa98 	bl	80020fc <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	@ 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e1ec      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x10c>
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d063      	beq.n	8002cbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bf6:	4b4c      	ldr	r3, [pc, #304]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c02:	4b49      	ldr	r3, [pc, #292]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f003 030c 	and.w	r3, r3, #12
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d11c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x18c>
 8002c0e:	4b46      	ldr	r3, [pc, #280]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	4b43      	ldr	r3, [pc, #268]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x176>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e1c0      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b3d      	ldr	r3, [pc, #244]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4939      	ldr	r1, [pc, #228]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	e03a      	b.n	8002cbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b36      	ldr	r3, [pc, #216]	@ (8002d2c <HAL_RCC_OscConfig+0x270>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c56:	f7ff fa51 	bl	80020fc <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7ff fa4d 	bl	80020fc <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e1a1      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	4b2d      	ldr	r3, [pc, #180]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4927      	ldr	r1, [pc, #156]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b26      	ldr	r3, [pc, #152]	@ (8002d2c <HAL_RCC_OscConfig+0x270>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c98:	f7ff fa30 	bl	80020fc <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca0:	f7ff fa2c 	bl	80020fc <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e180      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d03a      	beq.n	8002d40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d019      	beq.n	8002d06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd2:	4b17      	ldr	r3, [pc, #92]	@ (8002d30 <HAL_RCC_OscConfig+0x274>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd8:	f7ff fa10 	bl	80020fc <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7ff fa0c 	bl	80020fc <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e160      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cfe:	2001      	movs	r0, #1
 8002d00:	f000 face 	bl	80032a0 <RCC_Delay>
 8002d04:	e01c      	b.n	8002d40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d06:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <HAL_RCC_OscConfig+0x274>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0c:	f7ff f9f6 	bl	80020fc <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d12:	e00f      	b.n	8002d34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d14:	f7ff f9f2 	bl	80020fc <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d908      	bls.n	8002d34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e146      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
 8002d26:	bf00      	nop
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	42420000 	.word	0x42420000
 8002d30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d34:	4b92      	ldr	r3, [pc, #584]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1e9      	bne.n	8002d14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80a6 	beq.w	8002e9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d52:	4b8b      	ldr	r3, [pc, #556]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10d      	bne.n	8002d7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d5e:	4b88      	ldr	r3, [pc, #544]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	4a87      	ldr	r2, [pc, #540]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d68:	61d3      	str	r3, [r2, #28]
 8002d6a:	4b85      	ldr	r3, [pc, #532]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d76:	2301      	movs	r3, #1
 8002d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7a:	4b82      	ldr	r3, [pc, #520]	@ (8002f84 <HAL_RCC_OscConfig+0x4c8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d118      	bne.n	8002db8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d86:	4b7f      	ldr	r3, [pc, #508]	@ (8002f84 <HAL_RCC_OscConfig+0x4c8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f84 <HAL_RCC_OscConfig+0x4c8>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d92:	f7ff f9b3 	bl	80020fc <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9a:	f7ff f9af 	bl	80020fc <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b64      	cmp	r3, #100	@ 0x64
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e103      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dac:	4b75      	ldr	r3, [pc, #468]	@ (8002f84 <HAL_RCC_OscConfig+0x4c8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d106      	bne.n	8002dce <HAL_RCC_OscConfig+0x312>
 8002dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	4a6e      	ldr	r2, [pc, #440]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	6213      	str	r3, [r2, #32]
 8002dcc:	e02d      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x334>
 8002dd6:	4b6a      	ldr	r3, [pc, #424]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	4a69      	ldr	r2, [pc, #420]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002ddc:	f023 0301 	bic.w	r3, r3, #1
 8002de0:	6213      	str	r3, [r2, #32]
 8002de2:	4b67      	ldr	r3, [pc, #412]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	4a66      	ldr	r2, [pc, #408]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002de8:	f023 0304 	bic.w	r3, r3, #4
 8002dec:	6213      	str	r3, [r2, #32]
 8002dee:	e01c      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d10c      	bne.n	8002e12 <HAL_RCC_OscConfig+0x356>
 8002df8:	4b61      	ldr	r3, [pc, #388]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	4a60      	ldr	r2, [pc, #384]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002dfe:	f043 0304 	orr.w	r3, r3, #4
 8002e02:	6213      	str	r3, [r2, #32]
 8002e04:	4b5e      	ldr	r3, [pc, #376]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	4a5d      	ldr	r2, [pc, #372]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6213      	str	r3, [r2, #32]
 8002e10:	e00b      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002e12:	4b5b      	ldr	r3, [pc, #364]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4a5a      	ldr	r2, [pc, #360]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6213      	str	r3, [r2, #32]
 8002e1e:	4b58      	ldr	r3, [pc, #352]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a57      	ldr	r2, [pc, #348]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d015      	beq.n	8002e5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e32:	f7ff f963 	bl	80020fc <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7ff f95f 	bl	80020fc <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e0b1      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e50:	4b4b      	ldr	r3, [pc, #300]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ee      	beq.n	8002e3a <HAL_RCC_OscConfig+0x37e>
 8002e5c:	e014      	b.n	8002e88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5e:	f7ff f94d 	bl	80020fc <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e64:	e00a      	b.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e66:	f7ff f949 	bl	80020fc <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e09b      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7c:	4b40      	ldr	r3, [pc, #256]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1ee      	bne.n	8002e66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e88:	7dfb      	ldrb	r3, [r7, #23]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d105      	bne.n	8002e9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	4a3b      	ldr	r2, [pc, #236]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 8087 	beq.w	8002fb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ea4:	4b36      	ldr	r3, [pc, #216]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d061      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d146      	bne.n	8002f46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb8:	4b33      	ldr	r3, [pc, #204]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebe:	f7ff f91d 	bl	80020fc <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec6:	f7ff f919 	bl	80020fc <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e06d      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed8:	4b29      	ldr	r3, [pc, #164]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f0      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eec:	d108      	bne.n	8002f00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002eee:	4b24      	ldr	r3, [pc, #144]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	4921      	ldr	r1, [pc, #132]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f00:	4b1f      	ldr	r3, [pc, #124]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a19      	ldr	r1, [r3, #32]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f10:	430b      	orrs	r3, r1
 8002f12:	491b      	ldr	r1, [pc, #108]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f18:	4b1b      	ldr	r3, [pc, #108]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1e:	f7ff f8ed 	bl	80020fc <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f26:	f7ff f8e9 	bl	80020fc <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e03d      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f38:	4b11      	ldr	r3, [pc, #68]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0f0      	beq.n	8002f26 <HAL_RCC_OscConfig+0x46a>
 8002f44:	e035      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f46:	4b10      	ldr	r3, [pc, #64]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7ff f8d6 	bl	80020fc <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f54:	f7ff f8d2 	bl	80020fc <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e026      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f66:	4b06      	ldr	r3, [pc, #24]	@ (8002f80 <HAL_RCC_OscConfig+0x4c4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x498>
 8002f72:	e01e      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d107      	bne.n	8002f8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e019      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40007000 	.word	0x40007000
 8002f88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_OscConfig+0x500>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d106      	bne.n	8002fae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d001      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e000      	b.n	8002fb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000

08002fc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e0d0      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd4:	4b6a      	ldr	r3, [pc, #424]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d910      	bls.n	8003004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe2:	4b67      	ldr	r3, [pc, #412]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f023 0207 	bic.w	r2, r3, #7
 8002fea:	4965      	ldr	r1, [pc, #404]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b63      	ldr	r3, [pc, #396]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0b8      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d020      	beq.n	8003052 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800301c:	4b59      	ldr	r3, [pc, #356]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	4a58      	ldr	r2, [pc, #352]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003026:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003034:	4b53      	ldr	r3, [pc, #332]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	4a52      	ldr	r2, [pc, #328]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800303a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800303e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4b50      	ldr	r3, [pc, #320]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	494d      	ldr	r1, [pc, #308]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d040      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d107      	bne.n	8003076 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	4b47      	ldr	r3, [pc, #284]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d115      	bne.n	800309e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e07f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d107      	bne.n	800308e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307e:	4b41      	ldr	r3, [pc, #260]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d109      	bne.n	800309e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e073      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308e:	4b3d      	ldr	r3, [pc, #244]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e06b      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800309e:	4b39      	ldr	r3, [pc, #228]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f023 0203 	bic.w	r2, r3, #3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	4936      	ldr	r1, [pc, #216]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030b0:	f7ff f824 	bl	80020fc <HAL_GetTick>
 80030b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b6:	e00a      	b.n	80030ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b8:	f7ff f820 	bl	80020fc <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e053      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 020c 	and.w	r2, r3, #12
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	429a      	cmp	r2, r3
 80030de:	d1eb      	bne.n	80030b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030e0:	4b27      	ldr	r3, [pc, #156]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d210      	bcs.n	8003110 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ee:	4b24      	ldr	r3, [pc, #144]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f023 0207 	bic.w	r2, r3, #7
 80030f6:	4922      	ldr	r1, [pc, #136]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fe:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_RCC_ClockConfig+0x1c0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d001      	beq.n	8003110 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e032      	b.n	8003176 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800311c:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	4916      	ldr	r1, [pc, #88]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	4313      	orrs	r3, r2
 800312c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	2b00      	cmp	r3, #0
 8003138:	d009      	beq.n	800314e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800313a:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	490e      	ldr	r1, [pc, #56]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	4313      	orrs	r3, r2
 800314c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800314e:	f000 f821 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8003152:	4602      	mov	r2, r0
 8003154:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	490a      	ldr	r1, [pc, #40]	@ (8003188 <HAL_RCC_ClockConfig+0x1c8>)
 8003160:	5ccb      	ldrb	r3, [r1, r3]
 8003162:	fa22 f303 	lsr.w	r3, r2, r3
 8003166:	4a09      	ldr	r2, [pc, #36]	@ (800318c <HAL_RCC_ClockConfig+0x1cc>)
 8003168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800316a:	4b09      	ldr	r3, [pc, #36]	@ (8003190 <HAL_RCC_ClockConfig+0x1d0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe ff82 	bl	8002078 <HAL_InitTick>

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40022000 	.word	0x40022000
 8003184:	40021000 	.word	0x40021000
 8003188:	080048d8 	.word	0x080048d8
 800318c:	20000004 	.word	0x20000004
 8003190:	20000008 	.word	0x20000008

08003194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	2300      	movs	r3, #0
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	2300      	movs	r3, #0
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x94>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d002      	beq.n	80031c4 <HAL_RCC_GetSysClockFreq+0x30>
 80031be:	2b08      	cmp	r3, #8
 80031c0:	d003      	beq.n	80031ca <HAL_RCC_GetSysClockFreq+0x36>
 80031c2:	e027      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031c4:	4b19      	ldr	r3, [pc, #100]	@ (800322c <HAL_RCC_GetSysClockFreq+0x98>)
 80031c6:	613b      	str	r3, [r7, #16]
      break;
 80031c8:	e027      	b.n	800321a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	0c9b      	lsrs	r3, r3, #18
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	4a17      	ldr	r2, [pc, #92]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031d4:	5cd3      	ldrb	r3, [r2, r3]
 80031d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d010      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031e2:	4b11      	ldr	r3, [pc, #68]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x94>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	0c5b      	lsrs	r3, r3, #17
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	4a11      	ldr	r2, [pc, #68]	@ (8003234 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031ee:	5cd3      	ldrb	r3, [r2, r3]
 80031f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a0d      	ldr	r2, [pc, #52]	@ (800322c <HAL_RCC_GetSysClockFreq+0x98>)
 80031f6:	fb03 f202 	mul.w	r2, r3, r2
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003200:	617b      	str	r3, [r7, #20]
 8003202:	e004      	b.n	800320e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a0c      	ldr	r2, [pc, #48]	@ (8003238 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003208:	fb02 f303 	mul.w	r3, r2, r3
 800320c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	613b      	str	r3, [r7, #16]
      break;
 8003212:	e002      	b.n	800321a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <HAL_RCC_GetSysClockFreq+0x98>)
 8003216:	613b      	str	r3, [r7, #16]
      break;
 8003218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800321a:	693b      	ldr	r3, [r7, #16]
}
 800321c:	4618      	mov	r0, r3
 800321e:	371c      	adds	r7, #28
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40021000 	.word	0x40021000
 800322c:	007a1200 	.word	0x007a1200
 8003230:	080048f0 	.word	0x080048f0
 8003234:	08004900 	.word	0x08004900
 8003238:	003d0900 	.word	0x003d0900

0800323c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003240:	4b02      	ldr	r3, [pc, #8]	@ (800324c <HAL_RCC_GetHCLKFreq+0x10>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	4618      	mov	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr
 800324c:	20000004 	.word	0x20000004

08003250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003254:	f7ff fff2 	bl	800323c <HAL_RCC_GetHCLKFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	0a1b      	lsrs	r3, r3, #8
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	4903      	ldr	r1, [pc, #12]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003266:	5ccb      	ldrb	r3, [r1, r3]
 8003268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40021000 	.word	0x40021000
 8003274:	080048e8 	.word	0x080048e8

08003278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800327c:	f7ff ffde 	bl	800323c <HAL_RCC_GetHCLKFreq>
 8003280:	4602      	mov	r2, r0
 8003282:	4b05      	ldr	r3, [pc, #20]	@ (8003298 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	0adb      	lsrs	r3, r3, #11
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	4903      	ldr	r1, [pc, #12]	@ (800329c <HAL_RCC_GetPCLK2Freq+0x24>)
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003294:	4618      	mov	r0, r3
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40021000 	.word	0x40021000
 800329c:	080048e8 	.word	0x080048e8

080032a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032a8:	4b0a      	ldr	r3, [pc, #40]	@ (80032d4 <RCC_Delay+0x34>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0a      	ldr	r2, [pc, #40]	@ (80032d8 <RCC_Delay+0x38>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	0a5b      	lsrs	r3, r3, #9
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	fb02 f303 	mul.w	r3, r2, r3
 80032ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032bc:	bf00      	nop
  }
  while (Delay --);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1e5a      	subs	r2, r3, #1
 80032c2:	60fa      	str	r2, [r7, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1f9      	bne.n	80032bc <RCC_Delay+0x1c>
}
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr
 80032d4:	20000004 	.word	0x20000004
 80032d8:	10624dd3 	.word	0x10624dd3

080032dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e042      	b.n	8003374 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fe fd22 	bl	8001d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2224      	movs	r2, #36	@ 0x24
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800331e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 fc13 	bl	8003b4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003334:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	695a      	ldr	r2, [r3, #20]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003344:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68da      	ldr	r2, [r3, #12]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003354:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b08a      	sub	sp, #40	@ 0x28
 8003380:	af02      	add	r7, sp, #8
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	4613      	mov	r3, r2
 800338a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b20      	cmp	r3, #32
 800339a:	d175      	bne.n	8003488 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_UART_Transmit+0x2c>
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e06e      	b.n	800348a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2221      	movs	r2, #33	@ 0x21
 80033b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ba:	f7fe fe9f 	bl	80020fc <HAL_GetTick>
 80033be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	88fa      	ldrh	r2, [r7, #6]
 80033c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	88fa      	ldrh	r2, [r7, #6]
 80033ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033d4:	d108      	bne.n	80033e8 <HAL_UART_Transmit+0x6c>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d104      	bne.n	80033e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	61bb      	str	r3, [r7, #24]
 80033e6:	e003      	b.n	80033f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033f0:	e02e      	b.n	8003450 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2200      	movs	r2, #0
 80033fa:	2180      	movs	r1, #128	@ 0x80
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 fa28 	bl	8003852 <UART_WaitOnFlagUntilTimeout>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d005      	beq.n	8003414 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2220      	movs	r2, #32
 800340c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e03a      	b.n	800348a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10b      	bne.n	8003432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	881b      	ldrh	r3, [r3, #0]
 800341e:	461a      	mov	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	3302      	adds	r3, #2
 800342e:	61bb      	str	r3, [r7, #24]
 8003430:	e007      	b.n	8003442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	781a      	ldrb	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	3301      	adds	r3, #1
 8003440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003446:	b29b      	uxth	r3, r3
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003454:	b29b      	uxth	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1cb      	bne.n	80033f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	2200      	movs	r2, #0
 8003462:	2140      	movs	r1, #64	@ 0x40
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 f9f4 	bl	8003852 <UART_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d005      	beq.n	800347c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2220      	movs	r2, #32
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e006      	b.n	800348a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2220      	movs	r2, #32
 8003480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	e000      	b.n	800348a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003488:	2302      	movs	r3, #2
  }
}
 800348a:	4618      	mov	r0, r3
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b08a      	sub	sp, #40	@ 0x28
 8003496:	af02      	add	r7, sp, #8
 8003498:	60f8      	str	r0, [r7, #12]
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	603b      	str	r3, [r7, #0]
 800349e:	4613      	mov	r3, r2
 80034a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	f040 8081 	bne.w	80035b6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d002      	beq.n	80034c0 <HAL_UART_Receive+0x2e>
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d101      	bne.n	80034c4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e079      	b.n	80035b8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2222      	movs	r2, #34	@ 0x22
 80034ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034d8:	f7fe fe10 	bl	80020fc <HAL_GetTick>
 80034dc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	88fa      	ldrh	r2, [r7, #6]
 80034e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	88fa      	ldrh	r2, [r7, #6]
 80034e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034f2:	d108      	bne.n	8003506 <HAL_UART_Receive+0x74>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d104      	bne.n	8003506 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	61bb      	str	r3, [r7, #24]
 8003504:	e003      	b.n	800350e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800350a:	2300      	movs	r3, #0
 800350c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800350e:	e047      	b.n	80035a0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2200      	movs	r2, #0
 8003518:	2120      	movs	r1, #32
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f999 	bl	8003852 <UART_WaitOnFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e042      	b.n	80035b8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10c      	bne.n	8003552 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	b29b      	uxth	r3, r3
 8003540:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003544:	b29a      	uxth	r2, r3
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	3302      	adds	r3, #2
 800354e:	61bb      	str	r3, [r7, #24]
 8003550:	e01f      	b.n	8003592 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800355a:	d007      	beq.n	800356c <HAL_UART_Receive+0xda>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10a      	bne.n	800357a <HAL_UART_Receive+0xe8>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	701a      	strb	r2, [r3, #0]
 8003578:	e008      	b.n	800358c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003586:	b2da      	uxtb	r2, r3
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	3301      	adds	r3, #1
 8003590:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003596:	b29b      	uxth	r3, r3
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1b2      	bne.n	8003510 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	e000      	b.n	80035b8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80035b6:	2302      	movs	r3, #2
  }
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3720      	adds	r7, #32
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	4613      	mov	r3, r2
 80035cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b20      	cmp	r3, #32
 80035d8:	d112      	bne.n	8003600 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_UART_Receive_DMA+0x26>
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e00b      	b.n	8003602 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68b9      	ldr	r1, [r7, #8]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 f984 	bl	8003904 <UART_Start_Receive_DMA>
 80035fc:	4603      	mov	r3, r0
 80035fe:	e000      	b.n	8003602 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003600:	2302      	movs	r3, #2
  }
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr

0800361c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr

0800362e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	bc80      	pop	{r7}
 8003654:	4770      	bx	lr

08003656 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b09c      	sub	sp, #112	@ 0x70
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b00      	cmp	r3, #0
 8003670:	d172      	bne.n	8003758 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003674:	2200      	movs	r2, #0
 8003676:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003678:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	330c      	adds	r3, #12
 800367e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003682:	e853 3f00 	ldrex	r3, [r3]
 8003686:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800368a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800368e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003690:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	330c      	adds	r3, #12
 8003696:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003698:	65ba      	str	r2, [r7, #88]	@ 0x58
 800369a:	657b      	str	r3, [r7, #84]	@ 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800369e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80036a0:	e841 2300 	strex	r3, r2, [r1]
 80036a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80036a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1e5      	bne.n	8003678 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3314      	adds	r3, #20
 80036b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b6:	e853 3f00 	ldrex	r3, [r3]
 80036ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036be:	f023 0301 	bic.w	r3, r3, #1
 80036c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80036c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3314      	adds	r3, #20
 80036ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80036cc:	647a      	str	r2, [r7, #68]	@ 0x44
 80036ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036d4:	e841 2300 	strex	r3, r2, [r1]
 80036d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e5      	bne.n	80036ac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3314      	adds	r3, #20
 80036e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ea:	e853 3f00 	ldrex	r3, [r3]
 80036ee:	623b      	str	r3, [r7, #32]
   return(result);
 80036f0:	6a3b      	ldr	r3, [r7, #32]
 80036f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80036f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	3314      	adds	r3, #20
 80036fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003700:	633a      	str	r2, [r7, #48]	@ 0x30
 8003702:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003704:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003708:	e841 2300 	strex	r3, r2, [r1]
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800370e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e5      	bne.n	80036e0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800371c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	2b01      	cmp	r3, #1
 8003722:	d119      	bne.n	8003758 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003724:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	330c      	adds	r3, #12
 800372a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	e853 3f00 	ldrex	r3, [r3]
 8003732:	60fb      	str	r3, [r7, #12]
   return(result);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f023 0310 	bic.w	r3, r3, #16
 800373a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800373c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	330c      	adds	r3, #12
 8003742:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003744:	61fa      	str	r2, [r7, #28]
 8003746:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	69b9      	ldr	r1, [r7, #24]
 800374a:	69fa      	ldr	r2, [r7, #28]
 800374c:	e841 2300 	strex	r3, r2, [r1]
 8003750:	617b      	str	r3, [r7, #20]
   return(result);
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e5      	bne.n	8003724 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003758:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800375a:	2200      	movs	r2, #0
 800375c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800375e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003762:	2b01      	cmp	r3, #1
 8003764:	d106      	bne.n	8003774 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003768:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800376a:	4619      	mov	r1, r3
 800376c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800376e:	f7ff ff67 	bl	8003640 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003772:	e002      	b.n	800377a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003774:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003776:	f7ff ff48 	bl	800360a <HAL_UART_RxCpltCallback>
}
 800377a:	bf00      	nop
 800377c:	3770      	adds	r7, #112	@ 0x70
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b084      	sub	sp, #16
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2201      	movs	r2, #1
 8003794:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379a:	2b01      	cmp	r3, #1
 800379c:	d108      	bne.n	80037b0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037a2:	085b      	lsrs	r3, r3, #1
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	4619      	mov	r1, r3
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f7ff ff49 	bl	8003640 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80037ae:	e002      	b.n	80037b6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f7ff ff33 	bl	800361c <HAL_UART_RxHalfCpltCallback>
}
 80037b6:	bf00      	nop
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b084      	sub	sp, #16
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b21      	cmp	r3, #33	@ 0x21
 80037f0:	d108      	bne.n	8003804 <UART_DMAError+0x46>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d005      	beq.n	8003804 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2200      	movs	r2, #0
 80037fc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80037fe:	68b8      	ldr	r0, [r7, #8]
 8003800:	f000 f91a 	bl	8003a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800380e:	2b00      	cmp	r3, #0
 8003810:	bf14      	ite	ne
 8003812:	2301      	movne	r3, #1
 8003814:	2300      	moveq	r3, #0
 8003816:	b2db      	uxtb	r3, r3
 8003818:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b22      	cmp	r3, #34	@ 0x22
 8003824:	d108      	bne.n	8003838 <UART_DMAError+0x7a>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2200      	movs	r2, #0
 8003830:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003832:	68b8      	ldr	r0, [r7, #8]
 8003834:	f000 f927 	bl	8003a86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383c:	f043 0210 	orr.w	r2, r3, #16
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003844:	68b8      	ldr	r0, [r7, #8]
 8003846:	f7ff fef2 	bl	800362e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800384a:	bf00      	nop
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b086      	sub	sp, #24
 8003856:	af00      	add	r7, sp, #0
 8003858:	60f8      	str	r0, [r7, #12]
 800385a:	60b9      	str	r1, [r7, #8]
 800385c:	603b      	str	r3, [r7, #0]
 800385e:	4613      	mov	r3, r2
 8003860:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003862:	e03b      	b.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386a:	d037      	beq.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386c:	f7fe fc46 	bl	80020fc <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	6a3a      	ldr	r2, [r7, #32]
 8003878:	429a      	cmp	r2, r3
 800387a:	d302      	bcc.n	8003882 <UART_WaitOnFlagUntilTimeout+0x30>
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e03a      	b.n	80038fc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0304 	and.w	r3, r3, #4
 8003890:	2b00      	cmp	r3, #0
 8003892:	d023      	beq.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b80      	cmp	r3, #128	@ 0x80
 8003898:	d020      	beq.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b40      	cmp	r3, #64	@ 0x40
 800389e:	d01d      	beq.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d116      	bne.n	80038dc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80038ae:	2300      	movs	r3, #0
 80038b0:	617b      	str	r3, [r7, #20]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 f8de 	bl	8003a86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2208      	movs	r2, #8
 80038ce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e00f      	b.n	80038fc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4013      	ands	r3, r2
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d0b4      	beq.n	8003864 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b098      	sub	sp, #96	@ 0x60
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	4613      	mov	r3, r2
 8003910:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	88fa      	ldrh	r2, [r7, #6]
 800391c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2222      	movs	r2, #34	@ 0x22
 8003928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003930:	4a3e      	ldr	r2, [pc, #248]	@ (8003a2c <UART_Start_Receive_DMA+0x128>)
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003938:	4a3d      	ldr	r2, [pc, #244]	@ (8003a30 <UART_Start_Receive_DMA+0x12c>)
 800393a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	4a3c      	ldr	r2, [pc, #240]	@ (8003a34 <UART_Start_Receive_DMA+0x130>)
 8003942:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003948:	2200      	movs	r2, #0
 800394a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800394c:	f107 0308 	add.w	r3, r7, #8
 8003950:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3304      	adds	r3, #4
 800395c:	4619      	mov	r1, r3
 800395e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	f7fe fd60 	bl	8002428 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	613b      	str	r3, [r7, #16]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	613b      	str	r3, [r7, #16]
 800397c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d019      	beq.n	80039ba <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	330c      	adds	r3, #12
 800398c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003990:	e853 3f00 	ldrex	r3, [r3]
 8003994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800399c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	330c      	adds	r3, #12
 80039a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80039a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80039a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80039ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039ae:	e841 2300 	strex	r3, r2, [r1]
 80039b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80039b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1e5      	bne.n	8003986 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3314      	adds	r3, #20
 80039c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c4:	e853 3f00 	ldrex	r3, [r3]
 80039c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3314      	adds	r3, #20
 80039d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80039da:	63ba      	str	r2, [r7, #56]	@ 0x38
 80039dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80039e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80039e2:	e841 2300 	strex	r3, r2, [r1]
 80039e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1e5      	bne.n	80039ba <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3314      	adds	r3, #20
 80039f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	e853 3f00 	ldrex	r3, [r3]
 80039fc:	617b      	str	r3, [r7, #20]
   return(result);
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a04:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3314      	adds	r3, #20
 8003a0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003a0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a12:	6a39      	ldr	r1, [r7, #32]
 8003a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e5      	bne.n	80039ee <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3760      	adds	r7, #96	@ 0x60
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	08003657 	.word	0x08003657
 8003a30:	08003783 	.word	0x08003783
 8003a34:	080037bf 	.word	0x080037bf

08003a38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b089      	sub	sp, #36	@ 0x24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	330c      	adds	r3, #12
 8003a46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	e853 3f00 	ldrex	r3, [r3]
 8003a4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	330c      	adds	r3, #12
 8003a5e:	69fa      	ldr	r2, [r7, #28]
 8003a60:	61ba      	str	r2, [r7, #24]
 8003a62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a64:	6979      	ldr	r1, [r7, #20]
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	e841 2300 	strex	r3, r2, [r1]
 8003a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e5      	bne.n	8003a40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003a7c:	bf00      	nop
 8003a7e:	3724      	adds	r7, #36	@ 0x24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr

08003a86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b095      	sub	sp, #84	@ 0x54
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	330c      	adds	r3, #12
 8003a94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a98:	e853 3f00 	ldrex	r3, [r3]
 8003a9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	330c      	adds	r3, #12
 8003aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003aae:	643a      	str	r2, [r7, #64]	@ 0x40
 8003ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ab4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ab6:	e841 2300 	strex	r3, r2, [r1]
 8003aba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1e5      	bne.n	8003a8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	3314      	adds	r3, #20
 8003ac8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	e853 3f00 	ldrex	r3, [r3]
 8003ad0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	f023 0301 	bic.w	r3, r3, #1
 8003ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	3314      	adds	r3, #20
 8003ae0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ae2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ae8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aea:	e841 2300 	strex	r3, r2, [r1]
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1e5      	bne.n	8003ac2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d119      	bne.n	8003b32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	330c      	adds	r3, #12
 8003b04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	f023 0310 	bic.w	r3, r3, #16
 8003b14:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b1e:	61ba      	str	r2, [r7, #24]
 8003b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b22:	6979      	ldr	r1, [r7, #20]
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	e841 2300 	strex	r3, r2, [r1]
 8003b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1e5      	bne.n	8003afe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2220      	movs	r2, #32
 8003b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b40:	bf00      	nop
 8003b42:	3754      	adds	r7, #84	@ 0x54
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr
	...

08003b4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	431a      	orrs	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003b86:	f023 030c 	bic.w	r3, r3, #12
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6812      	ldr	r2, [r2, #0]
 8003b8e:	68b9      	ldr	r1, [r7, #8]
 8003b90:	430b      	orrs	r3, r1
 8003b92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a2c      	ldr	r2, [pc, #176]	@ (8003c60 <UART_SetConfig+0x114>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d103      	bne.n	8003bbc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bb4:	f7ff fb60 	bl	8003278 <HAL_RCC_GetPCLK2Freq>
 8003bb8:	60f8      	str	r0, [r7, #12]
 8003bba:	e002      	b.n	8003bc2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bbc:	f7ff fb48 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 8003bc0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4413      	add	r3, r2
 8003bca:	009a      	lsls	r2, r3, #2
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd8:	4a22      	ldr	r2, [pc, #136]	@ (8003c64 <UART_SetConfig+0x118>)
 8003bda:	fba2 2303 	umull	r2, r3, r2, r3
 8003bde:	095b      	lsrs	r3, r3, #5
 8003be0:	0119      	lsls	r1, r3, #4
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	009a      	lsls	r2, r3, #2
 8003bec:	441a      	add	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c64 <UART_SetConfig+0x118>)
 8003bfa:	fba3 0302 	umull	r0, r3, r3, r2
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	2064      	movs	r0, #100	@ 0x64
 8003c02:	fb00 f303 	mul.w	r3, r0, r3
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	3332      	adds	r3, #50	@ 0x32
 8003c0c:	4a15      	ldr	r2, [pc, #84]	@ (8003c64 <UART_SetConfig+0x118>)
 8003c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c12:	095b      	lsrs	r3, r3, #5
 8003c14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c18:	4419      	add	r1, r3
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	009a      	lsls	r2, r3, #2
 8003c24:	441a      	add	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c30:	4b0c      	ldr	r3, [pc, #48]	@ (8003c64 <UART_SetConfig+0x118>)
 8003c32:	fba3 0302 	umull	r0, r3, r3, r2
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2064      	movs	r0, #100	@ 0x64
 8003c3a:	fb00 f303 	mul.w	r3, r0, r3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	3332      	adds	r3, #50	@ 0x32
 8003c44:	4a07      	ldr	r2, [pc, #28]	@ (8003c64 <UART_SetConfig+0x118>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	f003 020f 	and.w	r2, r3, #15
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	440a      	add	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c58:	bf00      	nop
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40013800 	.word	0x40013800
 8003c64:	51eb851f 	.word	0x51eb851f

08003c68 <cosf>:
 8003c68:	b507      	push	{r0, r1, r2, lr}
 8003c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003cd4 <cosf+0x6c>)
 8003c6c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003c70:	4293      	cmp	r3, r2
 8003c72:	4601      	mov	r1, r0
 8003c74:	d805      	bhi.n	8003c82 <cosf+0x1a>
 8003c76:	2100      	movs	r1, #0
 8003c78:	b003      	add	sp, #12
 8003c7a:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c7e:	f000 b865 	b.w	8003d4c <__kernel_cosf>
 8003c82:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003c86:	d304      	bcc.n	8003c92 <cosf+0x2a>
 8003c88:	f7fc fd9c 	bl	80007c4 <__aeabi_fsub>
 8003c8c:	b003      	add	sp, #12
 8003c8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c92:	4669      	mov	r1, sp
 8003c94:	f000 f950 	bl	8003f38 <__ieee754_rem_pio2f>
 8003c98:	f000 0203 	and.w	r2, r0, #3
 8003c9c:	2a01      	cmp	r2, #1
 8003c9e:	d007      	beq.n	8003cb0 <cosf+0x48>
 8003ca0:	2a02      	cmp	r2, #2
 8003ca2:	d00c      	beq.n	8003cbe <cosf+0x56>
 8003ca4:	b982      	cbnz	r2, 8003cc8 <cosf+0x60>
 8003ca6:	9901      	ldr	r1, [sp, #4]
 8003ca8:	9800      	ldr	r0, [sp, #0]
 8003caa:	f000 f84f 	bl	8003d4c <__kernel_cosf>
 8003cae:	e7ed      	b.n	8003c8c <cosf+0x24>
 8003cb0:	9901      	ldr	r1, [sp, #4]
 8003cb2:	9800      	ldr	r0, [sp, #0]
 8003cb4:	f000 f8ca 	bl	8003e4c <__kernel_sinf>
 8003cb8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003cbc:	e7e6      	b.n	8003c8c <cosf+0x24>
 8003cbe:	9901      	ldr	r1, [sp, #4]
 8003cc0:	9800      	ldr	r0, [sp, #0]
 8003cc2:	f000 f843 	bl	8003d4c <__kernel_cosf>
 8003cc6:	e7f7      	b.n	8003cb8 <cosf+0x50>
 8003cc8:	2201      	movs	r2, #1
 8003cca:	9901      	ldr	r1, [sp, #4]
 8003ccc:	9800      	ldr	r0, [sp, #0]
 8003cce:	f000 f8bd 	bl	8003e4c <__kernel_sinf>
 8003cd2:	e7db      	b.n	8003c8c <cosf+0x24>
 8003cd4:	3f490fd8 	.word	0x3f490fd8

08003cd8 <sinf>:
 8003cd8:	b507      	push	{r0, r1, r2, lr}
 8003cda:	4a1b      	ldr	r2, [pc, #108]	@ (8003d48 <sinf+0x70>)
 8003cdc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	4601      	mov	r1, r0
 8003ce4:	d806      	bhi.n	8003cf4 <sinf+0x1c>
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2100      	movs	r1, #0
 8003cea:	b003      	add	sp, #12
 8003cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cf0:	f000 b8ac 	b.w	8003e4c <__kernel_sinf>
 8003cf4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003cf8:	d304      	bcc.n	8003d04 <sinf+0x2c>
 8003cfa:	f7fc fd63 	bl	80007c4 <__aeabi_fsub>
 8003cfe:	b003      	add	sp, #12
 8003d00:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d04:	4669      	mov	r1, sp
 8003d06:	f000 f917 	bl	8003f38 <__ieee754_rem_pio2f>
 8003d0a:	f000 0003 	and.w	r0, r0, #3
 8003d0e:	2801      	cmp	r0, #1
 8003d10:	d008      	beq.n	8003d24 <sinf+0x4c>
 8003d12:	2802      	cmp	r0, #2
 8003d14:	d00b      	beq.n	8003d2e <sinf+0x56>
 8003d16:	b990      	cbnz	r0, 8003d3e <sinf+0x66>
 8003d18:	2201      	movs	r2, #1
 8003d1a:	9901      	ldr	r1, [sp, #4]
 8003d1c:	9800      	ldr	r0, [sp, #0]
 8003d1e:	f000 f895 	bl	8003e4c <__kernel_sinf>
 8003d22:	e7ec      	b.n	8003cfe <sinf+0x26>
 8003d24:	9901      	ldr	r1, [sp, #4]
 8003d26:	9800      	ldr	r0, [sp, #0]
 8003d28:	f000 f810 	bl	8003d4c <__kernel_cosf>
 8003d2c:	e7e7      	b.n	8003cfe <sinf+0x26>
 8003d2e:	2201      	movs	r2, #1
 8003d30:	9901      	ldr	r1, [sp, #4]
 8003d32:	9800      	ldr	r0, [sp, #0]
 8003d34:	f000 f88a 	bl	8003e4c <__kernel_sinf>
 8003d38:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003d3c:	e7df      	b.n	8003cfe <sinf+0x26>
 8003d3e:	9901      	ldr	r1, [sp, #4]
 8003d40:	9800      	ldr	r0, [sp, #0]
 8003d42:	f000 f803 	bl	8003d4c <__kernel_cosf>
 8003d46:	e7f7      	b.n	8003d38 <sinf+0x60>
 8003d48:	3f490fd8 	.word	0x3f490fd8

08003d4c <__kernel_cosf>:
 8003d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d50:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003d54:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8003d58:	4606      	mov	r6, r0
 8003d5a:	4688      	mov	r8, r1
 8003d5c:	d203      	bcs.n	8003d66 <__kernel_cosf+0x1a>
 8003d5e:	f7fd f801 	bl	8000d64 <__aeabi_f2iz>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	d05c      	beq.n	8003e20 <__kernel_cosf+0xd4>
 8003d66:	4631      	mov	r1, r6
 8003d68:	4630      	mov	r0, r6
 8003d6a:	f7fc fe35 	bl	80009d8 <__aeabi_fmul>
 8003d6e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003d72:	4604      	mov	r4, r0
 8003d74:	f7fc fe30 	bl	80009d8 <__aeabi_fmul>
 8003d78:	492b      	ldr	r1, [pc, #172]	@ (8003e28 <__kernel_cosf+0xdc>)
 8003d7a:	4607      	mov	r7, r0
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	f7fc fe2b 	bl	80009d8 <__aeabi_fmul>
 8003d82:	492a      	ldr	r1, [pc, #168]	@ (8003e2c <__kernel_cosf+0xe0>)
 8003d84:	f7fc fd20 	bl	80007c8 <__addsf3>
 8003d88:	4621      	mov	r1, r4
 8003d8a:	f7fc fe25 	bl	80009d8 <__aeabi_fmul>
 8003d8e:	4928      	ldr	r1, [pc, #160]	@ (8003e30 <__kernel_cosf+0xe4>)
 8003d90:	f7fc fd18 	bl	80007c4 <__aeabi_fsub>
 8003d94:	4621      	mov	r1, r4
 8003d96:	f7fc fe1f 	bl	80009d8 <__aeabi_fmul>
 8003d9a:	4926      	ldr	r1, [pc, #152]	@ (8003e34 <__kernel_cosf+0xe8>)
 8003d9c:	f7fc fd14 	bl	80007c8 <__addsf3>
 8003da0:	4621      	mov	r1, r4
 8003da2:	f7fc fe19 	bl	80009d8 <__aeabi_fmul>
 8003da6:	4924      	ldr	r1, [pc, #144]	@ (8003e38 <__kernel_cosf+0xec>)
 8003da8:	f7fc fd0c 	bl	80007c4 <__aeabi_fsub>
 8003dac:	4621      	mov	r1, r4
 8003dae:	f7fc fe13 	bl	80009d8 <__aeabi_fmul>
 8003db2:	4922      	ldr	r1, [pc, #136]	@ (8003e3c <__kernel_cosf+0xf0>)
 8003db4:	f7fc fd08 	bl	80007c8 <__addsf3>
 8003db8:	4621      	mov	r1, r4
 8003dba:	f7fc fe0d 	bl	80009d8 <__aeabi_fmul>
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	f7fc fe0a 	bl	80009d8 <__aeabi_fmul>
 8003dc4:	4641      	mov	r1, r8
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	4630      	mov	r0, r6
 8003dca:	f7fc fe05 	bl	80009d8 <__aeabi_fmul>
 8003dce:	4601      	mov	r1, r0
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f7fc fcf7 	bl	80007c4 <__aeabi_fsub>
 8003dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e40 <__kernel_cosf+0xf4>)
 8003dd8:	4604      	mov	r4, r0
 8003dda:	429d      	cmp	r5, r3
 8003ddc:	d80a      	bhi.n	8003df4 <__kernel_cosf+0xa8>
 8003dde:	4601      	mov	r1, r0
 8003de0:	4638      	mov	r0, r7
 8003de2:	f7fc fcef 	bl	80007c4 <__aeabi_fsub>
 8003de6:	4601      	mov	r1, r0
 8003de8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003dec:	f7fc fcea 	bl	80007c4 <__aeabi_fsub>
 8003df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003df4:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <__kernel_cosf+0xf8>)
 8003df6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003dfa:	429d      	cmp	r5, r3
 8003dfc:	bf8c      	ite	hi
 8003dfe:	4d12      	ldrhi	r5, [pc, #72]	@ (8003e48 <__kernel_cosf+0xfc>)
 8003e00:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8003e04:	4629      	mov	r1, r5
 8003e06:	f7fc fcdd 	bl	80007c4 <__aeabi_fsub>
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	4606      	mov	r6, r0
 8003e0e:	4638      	mov	r0, r7
 8003e10:	f7fc fcd8 	bl	80007c4 <__aeabi_fsub>
 8003e14:	4621      	mov	r1, r4
 8003e16:	f7fc fcd5 	bl	80007c4 <__aeabi_fsub>
 8003e1a:	4601      	mov	r1, r0
 8003e1c:	4630      	mov	r0, r6
 8003e1e:	e7e5      	b.n	8003dec <__kernel_cosf+0xa0>
 8003e20:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003e24:	e7e4      	b.n	8003df0 <__kernel_cosf+0xa4>
 8003e26:	bf00      	nop
 8003e28:	ad47d74e 	.word	0xad47d74e
 8003e2c:	310f74f6 	.word	0x310f74f6
 8003e30:	3493f27c 	.word	0x3493f27c
 8003e34:	37d00d01 	.word	0x37d00d01
 8003e38:	3ab60b61 	.word	0x3ab60b61
 8003e3c:	3d2aaaab 	.word	0x3d2aaaab
 8003e40:	3e999999 	.word	0x3e999999
 8003e44:	3f480000 	.word	0x3f480000
 8003e48:	3e900000 	.word	0x3e900000

08003e4c <__kernel_sinf>:
 8003e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e50:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003e54:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003e58:	4604      	mov	r4, r0
 8003e5a:	460f      	mov	r7, r1
 8003e5c:	4691      	mov	r9, r2
 8003e5e:	d203      	bcs.n	8003e68 <__kernel_sinf+0x1c>
 8003e60:	f7fc ff80 	bl	8000d64 <__aeabi_f2iz>
 8003e64:	2800      	cmp	r0, #0
 8003e66:	d035      	beq.n	8003ed4 <__kernel_sinf+0x88>
 8003e68:	4621      	mov	r1, r4
 8003e6a:	4620      	mov	r0, r4
 8003e6c:	f7fc fdb4 	bl	80009d8 <__aeabi_fmul>
 8003e70:	4605      	mov	r5, r0
 8003e72:	4601      	mov	r1, r0
 8003e74:	4620      	mov	r0, r4
 8003e76:	f7fc fdaf 	bl	80009d8 <__aeabi_fmul>
 8003e7a:	4929      	ldr	r1, [pc, #164]	@ (8003f20 <__kernel_sinf+0xd4>)
 8003e7c:	4606      	mov	r6, r0
 8003e7e:	4628      	mov	r0, r5
 8003e80:	f7fc fdaa 	bl	80009d8 <__aeabi_fmul>
 8003e84:	4927      	ldr	r1, [pc, #156]	@ (8003f24 <__kernel_sinf+0xd8>)
 8003e86:	f7fc fc9d 	bl	80007c4 <__aeabi_fsub>
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	f7fc fda4 	bl	80009d8 <__aeabi_fmul>
 8003e90:	4925      	ldr	r1, [pc, #148]	@ (8003f28 <__kernel_sinf+0xdc>)
 8003e92:	f7fc fc99 	bl	80007c8 <__addsf3>
 8003e96:	4629      	mov	r1, r5
 8003e98:	f7fc fd9e 	bl	80009d8 <__aeabi_fmul>
 8003e9c:	4923      	ldr	r1, [pc, #140]	@ (8003f2c <__kernel_sinf+0xe0>)
 8003e9e:	f7fc fc91 	bl	80007c4 <__aeabi_fsub>
 8003ea2:	4629      	mov	r1, r5
 8003ea4:	f7fc fd98 	bl	80009d8 <__aeabi_fmul>
 8003ea8:	4921      	ldr	r1, [pc, #132]	@ (8003f30 <__kernel_sinf+0xe4>)
 8003eaa:	f7fc fc8d 	bl	80007c8 <__addsf3>
 8003eae:	4680      	mov	r8, r0
 8003eb0:	f1b9 0f00 	cmp.w	r9, #0
 8003eb4:	d111      	bne.n	8003eda <__kernel_sinf+0x8e>
 8003eb6:	4601      	mov	r1, r0
 8003eb8:	4628      	mov	r0, r5
 8003eba:	f7fc fd8d 	bl	80009d8 <__aeabi_fmul>
 8003ebe:	491d      	ldr	r1, [pc, #116]	@ (8003f34 <__kernel_sinf+0xe8>)
 8003ec0:	f7fc fc80 	bl	80007c4 <__aeabi_fsub>
 8003ec4:	4631      	mov	r1, r6
 8003ec6:	f7fc fd87 	bl	80009d8 <__aeabi_fmul>
 8003eca:	4601      	mov	r1, r0
 8003ecc:	4620      	mov	r0, r4
 8003ece:	f7fc fc7b 	bl	80007c8 <__addsf3>
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003eda:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003ede:	4638      	mov	r0, r7
 8003ee0:	f7fc fd7a 	bl	80009d8 <__aeabi_fmul>
 8003ee4:	4641      	mov	r1, r8
 8003ee6:	4681      	mov	r9, r0
 8003ee8:	4630      	mov	r0, r6
 8003eea:	f7fc fd75 	bl	80009d8 <__aeabi_fmul>
 8003eee:	4601      	mov	r1, r0
 8003ef0:	4648      	mov	r0, r9
 8003ef2:	f7fc fc67 	bl	80007c4 <__aeabi_fsub>
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	f7fc fd6e 	bl	80009d8 <__aeabi_fmul>
 8003efc:	4639      	mov	r1, r7
 8003efe:	f7fc fc61 	bl	80007c4 <__aeabi_fsub>
 8003f02:	490c      	ldr	r1, [pc, #48]	@ (8003f34 <__kernel_sinf+0xe8>)
 8003f04:	4605      	mov	r5, r0
 8003f06:	4630      	mov	r0, r6
 8003f08:	f7fc fd66 	bl	80009d8 <__aeabi_fmul>
 8003f0c:	4601      	mov	r1, r0
 8003f0e:	4628      	mov	r0, r5
 8003f10:	f7fc fc5a 	bl	80007c8 <__addsf3>
 8003f14:	4601      	mov	r1, r0
 8003f16:	4620      	mov	r0, r4
 8003f18:	f7fc fc54 	bl	80007c4 <__aeabi_fsub>
 8003f1c:	e7d9      	b.n	8003ed2 <__kernel_sinf+0x86>
 8003f1e:	bf00      	nop
 8003f20:	2f2ec9d3 	.word	0x2f2ec9d3
 8003f24:	32d72f34 	.word	0x32d72f34
 8003f28:	3638ef1b 	.word	0x3638ef1b
 8003f2c:	39500d01 	.word	0x39500d01
 8003f30:	3c088889 	.word	0x3c088889
 8003f34:	3e2aaaab 	.word	0x3e2aaaab

08003f38 <__ieee754_rem_pio2f>:
 8003f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f3c:	4aa4      	ldr	r2, [pc, #656]	@ (80041d0 <__ieee754_rem_pio2f+0x298>)
 8003f3e:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8003f42:	4590      	cmp	r8, r2
 8003f44:	460c      	mov	r4, r1
 8003f46:	4682      	mov	sl, r0
 8003f48:	b087      	sub	sp, #28
 8003f4a:	d804      	bhi.n	8003f56 <__ieee754_rem_pio2f+0x1e>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	6008      	str	r0, [r1, #0]
 8003f50:	604b      	str	r3, [r1, #4]
 8003f52:	2500      	movs	r5, #0
 8003f54:	e01d      	b.n	8003f92 <__ieee754_rem_pio2f+0x5a>
 8003f56:	4a9f      	ldr	r2, [pc, #636]	@ (80041d4 <__ieee754_rem_pio2f+0x29c>)
 8003f58:	4590      	cmp	r8, r2
 8003f5a:	d84f      	bhi.n	8003ffc <__ieee754_rem_pio2f+0xc4>
 8003f5c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003f60:	2800      	cmp	r0, #0
 8003f62:	499d      	ldr	r1, [pc, #628]	@ (80041d8 <__ieee754_rem_pio2f+0x2a0>)
 8003f64:	4f9d      	ldr	r7, [pc, #628]	@ (80041dc <__ieee754_rem_pio2f+0x2a4>)
 8003f66:	f025 050f 	bic.w	r5, r5, #15
 8003f6a:	dd24      	ble.n	8003fb6 <__ieee754_rem_pio2f+0x7e>
 8003f6c:	f7fc fc2a 	bl	80007c4 <__aeabi_fsub>
 8003f70:	42bd      	cmp	r5, r7
 8003f72:	4606      	mov	r6, r0
 8003f74:	d011      	beq.n	8003f9a <__ieee754_rem_pio2f+0x62>
 8003f76:	499a      	ldr	r1, [pc, #616]	@ (80041e0 <__ieee754_rem_pio2f+0x2a8>)
 8003f78:	f7fc fc24 	bl	80007c4 <__aeabi_fsub>
 8003f7c:	4601      	mov	r1, r0
 8003f7e:	4605      	mov	r5, r0
 8003f80:	4630      	mov	r0, r6
 8003f82:	f7fc fc1f 	bl	80007c4 <__aeabi_fsub>
 8003f86:	4996      	ldr	r1, [pc, #600]	@ (80041e0 <__ieee754_rem_pio2f+0x2a8>)
 8003f88:	f7fc fc1c 	bl	80007c4 <__aeabi_fsub>
 8003f8c:	6025      	str	r5, [r4, #0]
 8003f8e:	2501      	movs	r5, #1
 8003f90:	6060      	str	r0, [r4, #4]
 8003f92:	4628      	mov	r0, r5
 8003f94:	b007      	add	sp, #28
 8003f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f9a:	4992      	ldr	r1, [pc, #584]	@ (80041e4 <__ieee754_rem_pio2f+0x2ac>)
 8003f9c:	f7fc fc12 	bl	80007c4 <__aeabi_fsub>
 8003fa0:	4991      	ldr	r1, [pc, #580]	@ (80041e8 <__ieee754_rem_pio2f+0x2b0>)
 8003fa2:	4606      	mov	r6, r0
 8003fa4:	f7fc fc0e 	bl	80007c4 <__aeabi_fsub>
 8003fa8:	4601      	mov	r1, r0
 8003faa:	4605      	mov	r5, r0
 8003fac:	4630      	mov	r0, r6
 8003fae:	f7fc fc09 	bl	80007c4 <__aeabi_fsub>
 8003fb2:	498d      	ldr	r1, [pc, #564]	@ (80041e8 <__ieee754_rem_pio2f+0x2b0>)
 8003fb4:	e7e8      	b.n	8003f88 <__ieee754_rem_pio2f+0x50>
 8003fb6:	f7fc fc07 	bl	80007c8 <__addsf3>
 8003fba:	42bd      	cmp	r5, r7
 8003fbc:	4606      	mov	r6, r0
 8003fbe:	d00f      	beq.n	8003fe0 <__ieee754_rem_pio2f+0xa8>
 8003fc0:	4987      	ldr	r1, [pc, #540]	@ (80041e0 <__ieee754_rem_pio2f+0x2a8>)
 8003fc2:	f7fc fc01 	bl	80007c8 <__addsf3>
 8003fc6:	4601      	mov	r1, r0
 8003fc8:	4605      	mov	r5, r0
 8003fca:	4630      	mov	r0, r6
 8003fcc:	f7fc fbfa 	bl	80007c4 <__aeabi_fsub>
 8003fd0:	4983      	ldr	r1, [pc, #524]	@ (80041e0 <__ieee754_rem_pio2f+0x2a8>)
 8003fd2:	f7fc fbf9 	bl	80007c8 <__addsf3>
 8003fd6:	6025      	str	r5, [r4, #0]
 8003fd8:	6060      	str	r0, [r4, #4]
 8003fda:	f04f 35ff 	mov.w	r5, #4294967295
 8003fde:	e7d8      	b.n	8003f92 <__ieee754_rem_pio2f+0x5a>
 8003fe0:	4980      	ldr	r1, [pc, #512]	@ (80041e4 <__ieee754_rem_pio2f+0x2ac>)
 8003fe2:	f7fc fbf1 	bl	80007c8 <__addsf3>
 8003fe6:	4980      	ldr	r1, [pc, #512]	@ (80041e8 <__ieee754_rem_pio2f+0x2b0>)
 8003fe8:	4606      	mov	r6, r0
 8003fea:	f7fc fbed 	bl	80007c8 <__addsf3>
 8003fee:	4601      	mov	r1, r0
 8003ff0:	4605      	mov	r5, r0
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	f7fc fbe6 	bl	80007c4 <__aeabi_fsub>
 8003ff8:	497b      	ldr	r1, [pc, #492]	@ (80041e8 <__ieee754_rem_pio2f+0x2b0>)
 8003ffa:	e7ea      	b.n	8003fd2 <__ieee754_rem_pio2f+0x9a>
 8003ffc:	4a7b      	ldr	r2, [pc, #492]	@ (80041ec <__ieee754_rem_pio2f+0x2b4>)
 8003ffe:	4590      	cmp	r8, r2
 8004000:	f200 8095 	bhi.w	800412e <__ieee754_rem_pio2f+0x1f6>
 8004004:	f000 f8fe 	bl	8004204 <fabsf>
 8004008:	4979      	ldr	r1, [pc, #484]	@ (80041f0 <__ieee754_rem_pio2f+0x2b8>)
 800400a:	4606      	mov	r6, r0
 800400c:	f7fc fce4 	bl	80009d8 <__aeabi_fmul>
 8004010:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004014:	f7fc fbd8 	bl	80007c8 <__addsf3>
 8004018:	f7fc fea4 	bl	8000d64 <__aeabi_f2iz>
 800401c:	4605      	mov	r5, r0
 800401e:	f7fc fc87 	bl	8000930 <__aeabi_i2f>
 8004022:	496d      	ldr	r1, [pc, #436]	@ (80041d8 <__ieee754_rem_pio2f+0x2a0>)
 8004024:	4681      	mov	r9, r0
 8004026:	f7fc fcd7 	bl	80009d8 <__aeabi_fmul>
 800402a:	4601      	mov	r1, r0
 800402c:	4630      	mov	r0, r6
 800402e:	f7fc fbc9 	bl	80007c4 <__aeabi_fsub>
 8004032:	496b      	ldr	r1, [pc, #428]	@ (80041e0 <__ieee754_rem_pio2f+0x2a8>)
 8004034:	4607      	mov	r7, r0
 8004036:	4648      	mov	r0, r9
 8004038:	f7fc fcce 	bl	80009d8 <__aeabi_fmul>
 800403c:	2d1f      	cmp	r5, #31
 800403e:	4606      	mov	r6, r0
 8004040:	dc0e      	bgt.n	8004060 <__ieee754_rem_pio2f+0x128>
 8004042:	4a6c      	ldr	r2, [pc, #432]	@ (80041f4 <__ieee754_rem_pio2f+0x2bc>)
 8004044:	1e69      	subs	r1, r5, #1
 8004046:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800404a:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800404e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <__ieee754_rem_pio2f+0x128>
 8004056:	4631      	mov	r1, r6
 8004058:	4638      	mov	r0, r7
 800405a:	f7fc fbb3 	bl	80007c4 <__aeabi_fsub>
 800405e:	e00b      	b.n	8004078 <__ieee754_rem_pio2f+0x140>
 8004060:	4631      	mov	r1, r6
 8004062:	4638      	mov	r0, r7
 8004064:	f7fc fbae 	bl	80007c4 <__aeabi_fsub>
 8004068:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800406c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8004070:	2b08      	cmp	r3, #8
 8004072:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8004076:	dc01      	bgt.n	800407c <__ieee754_rem_pio2f+0x144>
 8004078:	6020      	str	r0, [r4, #0]
 800407a:	e026      	b.n	80040ca <__ieee754_rem_pio2f+0x192>
 800407c:	4959      	ldr	r1, [pc, #356]	@ (80041e4 <__ieee754_rem_pio2f+0x2ac>)
 800407e:	4648      	mov	r0, r9
 8004080:	f7fc fcaa 	bl	80009d8 <__aeabi_fmul>
 8004084:	4606      	mov	r6, r0
 8004086:	4601      	mov	r1, r0
 8004088:	4638      	mov	r0, r7
 800408a:	f7fc fb9b 	bl	80007c4 <__aeabi_fsub>
 800408e:	4601      	mov	r1, r0
 8004090:	4680      	mov	r8, r0
 8004092:	4638      	mov	r0, r7
 8004094:	f7fc fb96 	bl	80007c4 <__aeabi_fsub>
 8004098:	4631      	mov	r1, r6
 800409a:	f7fc fb93 	bl	80007c4 <__aeabi_fsub>
 800409e:	4606      	mov	r6, r0
 80040a0:	4951      	ldr	r1, [pc, #324]	@ (80041e8 <__ieee754_rem_pio2f+0x2b0>)
 80040a2:	4648      	mov	r0, r9
 80040a4:	f7fc fc98 	bl	80009d8 <__aeabi_fmul>
 80040a8:	4631      	mov	r1, r6
 80040aa:	f7fc fb8b 	bl	80007c4 <__aeabi_fsub>
 80040ae:	4601      	mov	r1, r0
 80040b0:	4606      	mov	r6, r0
 80040b2:	4640      	mov	r0, r8
 80040b4:	f7fc fb86 	bl	80007c4 <__aeabi_fsub>
 80040b8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80040bc:	ebab 0b03 	sub.w	fp, fp, r3
 80040c0:	f1bb 0f19 	cmp.w	fp, #25
 80040c4:	dc18      	bgt.n	80040f8 <__ieee754_rem_pio2f+0x1c0>
 80040c6:	4647      	mov	r7, r8
 80040c8:	6020      	str	r0, [r4, #0]
 80040ca:	f8d4 8000 	ldr.w	r8, [r4]
 80040ce:	4638      	mov	r0, r7
 80040d0:	4641      	mov	r1, r8
 80040d2:	f7fc fb77 	bl	80007c4 <__aeabi_fsub>
 80040d6:	4631      	mov	r1, r6
 80040d8:	f7fc fb74 	bl	80007c4 <__aeabi_fsub>
 80040dc:	f1ba 0f00 	cmp.w	sl, #0
 80040e0:	6060      	str	r0, [r4, #4]
 80040e2:	f6bf af56 	bge.w	8003f92 <__ieee754_rem_pio2f+0x5a>
 80040e6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 80040ea:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80040ee:	f8c4 8000 	str.w	r8, [r4]
 80040f2:	6060      	str	r0, [r4, #4]
 80040f4:	426d      	negs	r5, r5
 80040f6:	e74c      	b.n	8003f92 <__ieee754_rem_pio2f+0x5a>
 80040f8:	493f      	ldr	r1, [pc, #252]	@ (80041f8 <__ieee754_rem_pio2f+0x2c0>)
 80040fa:	4648      	mov	r0, r9
 80040fc:	f7fc fc6c 	bl	80009d8 <__aeabi_fmul>
 8004100:	4606      	mov	r6, r0
 8004102:	4601      	mov	r1, r0
 8004104:	4640      	mov	r0, r8
 8004106:	f7fc fb5d 	bl	80007c4 <__aeabi_fsub>
 800410a:	4601      	mov	r1, r0
 800410c:	4607      	mov	r7, r0
 800410e:	4640      	mov	r0, r8
 8004110:	f7fc fb58 	bl	80007c4 <__aeabi_fsub>
 8004114:	4631      	mov	r1, r6
 8004116:	f7fc fb55 	bl	80007c4 <__aeabi_fsub>
 800411a:	4606      	mov	r6, r0
 800411c:	4937      	ldr	r1, [pc, #220]	@ (80041fc <__ieee754_rem_pio2f+0x2c4>)
 800411e:	4648      	mov	r0, r9
 8004120:	f7fc fc5a 	bl	80009d8 <__aeabi_fmul>
 8004124:	4631      	mov	r1, r6
 8004126:	f7fc fb4d 	bl	80007c4 <__aeabi_fsub>
 800412a:	4606      	mov	r6, r0
 800412c:	e793      	b.n	8004056 <__ieee754_rem_pio2f+0x11e>
 800412e:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8004132:	d305      	bcc.n	8004140 <__ieee754_rem_pio2f+0x208>
 8004134:	4601      	mov	r1, r0
 8004136:	f7fc fb45 	bl	80007c4 <__aeabi_fsub>
 800413a:	6060      	str	r0, [r4, #4]
 800413c:	6020      	str	r0, [r4, #0]
 800413e:	e708      	b.n	8003f52 <__ieee754_rem_pio2f+0x1a>
 8004140:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8004144:	3e86      	subs	r6, #134	@ 0x86
 8004146:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800414a:	4640      	mov	r0, r8
 800414c:	f7fc fe0a 	bl	8000d64 <__aeabi_f2iz>
 8004150:	f7fc fbee 	bl	8000930 <__aeabi_i2f>
 8004154:	4601      	mov	r1, r0
 8004156:	9003      	str	r0, [sp, #12]
 8004158:	4640      	mov	r0, r8
 800415a:	f7fc fb33 	bl	80007c4 <__aeabi_fsub>
 800415e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004162:	f7fc fc39 	bl	80009d8 <__aeabi_fmul>
 8004166:	4607      	mov	r7, r0
 8004168:	f7fc fdfc 	bl	8000d64 <__aeabi_f2iz>
 800416c:	f7fc fbe0 	bl	8000930 <__aeabi_i2f>
 8004170:	4601      	mov	r1, r0
 8004172:	9004      	str	r0, [sp, #16]
 8004174:	4605      	mov	r5, r0
 8004176:	4638      	mov	r0, r7
 8004178:	f7fc fb24 	bl	80007c4 <__aeabi_fsub>
 800417c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004180:	f7fc fc2a 	bl	80009d8 <__aeabi_fmul>
 8004184:	2100      	movs	r1, #0
 8004186:	9005      	str	r0, [sp, #20]
 8004188:	f7fc fdba 	bl	8000d00 <__aeabi_fcmpeq>
 800418c:	b1f0      	cbz	r0, 80041cc <__ieee754_rem_pio2f+0x294>
 800418e:	2100      	movs	r1, #0
 8004190:	4628      	mov	r0, r5
 8004192:	f7fc fdb5 	bl	8000d00 <__aeabi_fcmpeq>
 8004196:	2800      	cmp	r0, #0
 8004198:	bf14      	ite	ne
 800419a:	2301      	movne	r3, #1
 800419c:	2302      	moveq	r3, #2
 800419e:	4a18      	ldr	r2, [pc, #96]	@ (8004200 <__ieee754_rem_pio2f+0x2c8>)
 80041a0:	4621      	mov	r1, r4
 80041a2:	9201      	str	r2, [sp, #4]
 80041a4:	2202      	movs	r2, #2
 80041a6:	a803      	add	r0, sp, #12
 80041a8:	9200      	str	r2, [sp, #0]
 80041aa:	4632      	mov	r2, r6
 80041ac:	f000 f82e 	bl	800420c <__kernel_rem_pio2f>
 80041b0:	f1ba 0f00 	cmp.w	sl, #0
 80041b4:	4605      	mov	r5, r0
 80041b6:	f6bf aeec 	bge.w	8003f92 <__ieee754_rem_pio2f+0x5a>
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	6863      	ldr	r3, [r4, #4]
 80041c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80041c8:	6063      	str	r3, [r4, #4]
 80041ca:	e793      	b.n	80040f4 <__ieee754_rem_pio2f+0x1bc>
 80041cc:	2303      	movs	r3, #3
 80041ce:	e7e6      	b.n	800419e <__ieee754_rem_pio2f+0x266>
 80041d0:	3f490fd8 	.word	0x3f490fd8
 80041d4:	4016cbe3 	.word	0x4016cbe3
 80041d8:	3fc90f80 	.word	0x3fc90f80
 80041dc:	3fc90fd0 	.word	0x3fc90fd0
 80041e0:	37354443 	.word	0x37354443
 80041e4:	37354400 	.word	0x37354400
 80041e8:	2e85a308 	.word	0x2e85a308
 80041ec:	43490f80 	.word	0x43490f80
 80041f0:	3f22f984 	.word	0x3f22f984
 80041f4:	08004904 	.word	0x08004904
 80041f8:	2e85a300 	.word	0x2e85a300
 80041fc:	248d3132 	.word	0x248d3132
 8004200:	08004984 	.word	0x08004984

08004204 <fabsf>:
 8004204:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004208:	4770      	bx	lr
	...

0800420c <__kernel_rem_pio2f>:
 800420c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004210:	b0db      	sub	sp, #364	@ 0x16c
 8004212:	9202      	str	r2, [sp, #8]
 8004214:	9304      	str	r3, [sp, #16]
 8004216:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8004218:	4bad      	ldr	r3, [pc, #692]	@ (80044d0 <__kernel_rem_pio2f+0x2c4>)
 800421a:	9005      	str	r0, [sp, #20]
 800421c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004220:	9100      	str	r1, [sp, #0]
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	9b04      	ldr	r3, [sp, #16]
 8004226:	3b01      	subs	r3, #1
 8004228:	9303      	str	r3, [sp, #12]
 800422a:	9b02      	ldr	r3, [sp, #8]
 800422c:	1d1a      	adds	r2, r3, #4
 800422e:	f2c0 8099 	blt.w	8004364 <__kernel_rem_pio2f+0x158>
 8004232:	1edc      	subs	r4, r3, #3
 8004234:	bf48      	it	mi
 8004236:	1d1c      	addmi	r4, r3, #4
 8004238:	10e4      	asrs	r4, r4, #3
 800423a:	2500      	movs	r5, #0
 800423c:	f04f 0b00 	mov.w	fp, #0
 8004240:	1c67      	adds	r7, r4, #1
 8004242:	00fb      	lsls	r3, r7, #3
 8004244:	9306      	str	r3, [sp, #24]
 8004246:	9b02      	ldr	r3, [sp, #8]
 8004248:	9a03      	ldr	r2, [sp, #12]
 800424a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800424e:	9b01      	ldr	r3, [sp, #4]
 8004250:	eba4 0802 	sub.w	r8, r4, r2
 8004254:	eb03 0902 	add.w	r9, r3, r2
 8004258:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800425a:	ae1e      	add	r6, sp, #120	@ 0x78
 800425c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8004260:	454d      	cmp	r5, r9
 8004262:	f340 8081 	ble.w	8004368 <__kernel_rem_pio2f+0x15c>
 8004266:	9a04      	ldr	r2, [sp, #16]
 8004268:	ab1e      	add	r3, sp, #120	@ 0x78
 800426a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800426e:	f04f 0900 	mov.w	r9, #0
 8004272:	2300      	movs	r3, #0
 8004274:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 8004278:	9a01      	ldr	r2, [sp, #4]
 800427a:	4591      	cmp	r9, r2
 800427c:	f340 809c 	ble.w	80043b8 <__kernel_rem_pio2f+0x1ac>
 8004280:	4613      	mov	r3, r2
 8004282:	aa0a      	add	r2, sp, #40	@ 0x28
 8004284:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004288:	9308      	str	r3, [sp, #32]
 800428a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800428c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004290:	9c01      	ldr	r4, [sp, #4]
 8004292:	9307      	str	r3, [sp, #28]
 8004294:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8004298:	4646      	mov	r6, r8
 800429a:	4625      	mov	r5, r4
 800429c:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 80042a0:	ab5a      	add	r3, sp, #360	@ 0x168
 80042a2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80042a6:	f853 bc50 	ldr.w	fp, [r3, #-80]
 80042aa:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 80042ae:	2d00      	cmp	r5, #0
 80042b0:	f300 8087 	bgt.w	80043c2 <__kernel_rem_pio2f+0x1b6>
 80042b4:	4639      	mov	r1, r7
 80042b6:	4658      	mov	r0, fp
 80042b8:	f000 fa48 	bl	800474c <scalbnf>
 80042bc:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80042c0:	4605      	mov	r5, r0
 80042c2:	f7fc fb89 	bl	80009d8 <__aeabi_fmul>
 80042c6:	f000 fa8d 	bl	80047e4 <floorf>
 80042ca:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80042ce:	f7fc fb83 	bl	80009d8 <__aeabi_fmul>
 80042d2:	4601      	mov	r1, r0
 80042d4:	4628      	mov	r0, r5
 80042d6:	f7fc fa75 	bl	80007c4 <__aeabi_fsub>
 80042da:	4605      	mov	r5, r0
 80042dc:	f7fc fd42 	bl	8000d64 <__aeabi_f2iz>
 80042e0:	4606      	mov	r6, r0
 80042e2:	f7fc fb25 	bl	8000930 <__aeabi_i2f>
 80042e6:	4601      	mov	r1, r0
 80042e8:	4628      	mov	r0, r5
 80042ea:	f7fc fa6b 	bl	80007c4 <__aeabi_fsub>
 80042ee:	2f00      	cmp	r7, #0
 80042f0:	4681      	mov	r9, r0
 80042f2:	f340 8083 	ble.w	80043fc <__kernel_rem_pio2f+0x1f0>
 80042f6:	1e62      	subs	r2, r4, #1
 80042f8:	ab0a      	add	r3, sp, #40	@ 0x28
 80042fa:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 80042fe:	f1c7 0108 	rsb	r1, r7, #8
 8004302:	fa45 f301 	asr.w	r3, r5, r1
 8004306:	441e      	add	r6, r3
 8004308:	408b      	lsls	r3, r1
 800430a:	1aed      	subs	r5, r5, r3
 800430c:	ab0a      	add	r3, sp, #40	@ 0x28
 800430e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004312:	f1c7 0307 	rsb	r3, r7, #7
 8004316:	411d      	asrs	r5, r3
 8004318:	2d00      	cmp	r5, #0
 800431a:	dd7c      	ble.n	8004416 <__kernel_rem_pio2f+0x20a>
 800431c:	2200      	movs	r2, #0
 800431e:	4692      	mov	sl, r2
 8004320:	3601      	adds	r6, #1
 8004322:	4294      	cmp	r4, r2
 8004324:	f300 80ac 	bgt.w	8004480 <__kernel_rem_pio2f+0x274>
 8004328:	2f00      	cmp	r7, #0
 800432a:	dd05      	ble.n	8004338 <__kernel_rem_pio2f+0x12c>
 800432c:	2f01      	cmp	r7, #1
 800432e:	f000 80b8 	beq.w	80044a2 <__kernel_rem_pio2f+0x296>
 8004332:	2f02      	cmp	r7, #2
 8004334:	f000 80bf 	beq.w	80044b6 <__kernel_rem_pio2f+0x2aa>
 8004338:	2d02      	cmp	r5, #2
 800433a:	d16c      	bne.n	8004416 <__kernel_rem_pio2f+0x20a>
 800433c:	4649      	mov	r1, r9
 800433e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004342:	f7fc fa3f 	bl	80007c4 <__aeabi_fsub>
 8004346:	4681      	mov	r9, r0
 8004348:	f1ba 0f00 	cmp.w	sl, #0
 800434c:	d063      	beq.n	8004416 <__kernel_rem_pio2f+0x20a>
 800434e:	4639      	mov	r1, r7
 8004350:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004354:	f000 f9fa 	bl	800474c <scalbnf>
 8004358:	4601      	mov	r1, r0
 800435a:	4648      	mov	r0, r9
 800435c:	f7fc fa32 	bl	80007c4 <__aeabi_fsub>
 8004360:	4681      	mov	r9, r0
 8004362:	e058      	b.n	8004416 <__kernel_rem_pio2f+0x20a>
 8004364:	2400      	movs	r4, #0
 8004366:	e768      	b.n	800423a <__kernel_rem_pio2f+0x2e>
 8004368:	eb18 0f05 	cmn.w	r8, r5
 800436c:	d407      	bmi.n	800437e <__kernel_rem_pio2f+0x172>
 800436e:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8004372:	f7fc fadd 	bl	8000930 <__aeabi_i2f>
 8004376:	f846 0b04 	str.w	r0, [r6], #4
 800437a:	3501      	adds	r5, #1
 800437c:	e770      	b.n	8004260 <__kernel_rem_pio2f+0x54>
 800437e:	4658      	mov	r0, fp
 8004380:	e7f9      	b.n	8004376 <__kernel_rem_pio2f+0x16a>
 8004382:	9307      	str	r3, [sp, #28]
 8004384:	9b05      	ldr	r3, [sp, #20]
 8004386:	f8da 1000 	ldr.w	r1, [sl]
 800438a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800438e:	f7fc fb23 	bl	80009d8 <__aeabi_fmul>
 8004392:	4601      	mov	r1, r0
 8004394:	4630      	mov	r0, r6
 8004396:	f7fc fa17 	bl	80007c8 <__addsf3>
 800439a:	4606      	mov	r6, r0
 800439c:	9b07      	ldr	r3, [sp, #28]
 800439e:	f108 0801 	add.w	r8, r8, #1
 80043a2:	9a03      	ldr	r2, [sp, #12]
 80043a4:	f1aa 0a04 	sub.w	sl, sl, #4
 80043a8:	4590      	cmp	r8, r2
 80043aa:	ddea      	ble.n	8004382 <__kernel_rem_pio2f+0x176>
 80043ac:	f84b 6b04 	str.w	r6, [fp], #4
 80043b0:	f109 0901 	add.w	r9, r9, #1
 80043b4:	3504      	adds	r5, #4
 80043b6:	e75f      	b.n	8004278 <__kernel_rem_pio2f+0x6c>
 80043b8:	46aa      	mov	sl, r5
 80043ba:	461e      	mov	r6, r3
 80043bc:	f04f 0800 	mov.w	r8, #0
 80043c0:	e7ef      	b.n	80043a2 <__kernel_rem_pio2f+0x196>
 80043c2:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80043c6:	4658      	mov	r0, fp
 80043c8:	f7fc fb06 	bl	80009d8 <__aeabi_fmul>
 80043cc:	f7fc fcca 	bl	8000d64 <__aeabi_f2iz>
 80043d0:	f7fc faae 	bl	8000930 <__aeabi_i2f>
 80043d4:	4649      	mov	r1, r9
 80043d6:	9009      	str	r0, [sp, #36]	@ 0x24
 80043d8:	f7fc fafe 	bl	80009d8 <__aeabi_fmul>
 80043dc:	4601      	mov	r1, r0
 80043de:	4658      	mov	r0, fp
 80043e0:	f7fc f9f0 	bl	80007c4 <__aeabi_fsub>
 80043e4:	f7fc fcbe 	bl	8000d64 <__aeabi_f2iz>
 80043e8:	3d01      	subs	r5, #1
 80043ea:	f846 0b04 	str.w	r0, [r6], #4
 80043ee:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80043f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043f4:	f7fc f9e8 	bl	80007c8 <__addsf3>
 80043f8:	4683      	mov	fp, r0
 80043fa:	e758      	b.n	80042ae <__kernel_rem_pio2f+0xa2>
 80043fc:	d105      	bne.n	800440a <__kernel_rem_pio2f+0x1fe>
 80043fe:	1e63      	subs	r3, r4, #1
 8004400:	aa0a      	add	r2, sp, #40	@ 0x28
 8004402:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8004406:	11ed      	asrs	r5, r5, #7
 8004408:	e786      	b.n	8004318 <__kernel_rem_pio2f+0x10c>
 800440a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800440e:	f7fc fc95 	bl	8000d3c <__aeabi_fcmpge>
 8004412:	4605      	mov	r5, r0
 8004414:	bb90      	cbnz	r0, 800447c <__kernel_rem_pio2f+0x270>
 8004416:	2100      	movs	r1, #0
 8004418:	4648      	mov	r0, r9
 800441a:	f7fc fc71 	bl	8000d00 <__aeabi_fcmpeq>
 800441e:	2800      	cmp	r0, #0
 8004420:	f000 8090 	beq.w	8004544 <__kernel_rem_pio2f+0x338>
 8004424:	2200      	movs	r2, #0
 8004426:	1e63      	subs	r3, r4, #1
 8004428:	9901      	ldr	r1, [sp, #4]
 800442a:	428b      	cmp	r3, r1
 800442c:	da4a      	bge.n	80044c4 <__kernel_rem_pio2f+0x2b8>
 800442e:	2a00      	cmp	r2, #0
 8004430:	d076      	beq.n	8004520 <__kernel_rem_pio2f+0x314>
 8004432:	3c01      	subs	r4, #1
 8004434:	ab0a      	add	r3, sp, #40	@ 0x28
 8004436:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800443a:	3f08      	subs	r7, #8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0f8      	beq.n	8004432 <__kernel_rem_pio2f+0x226>
 8004440:	4639      	mov	r1, r7
 8004442:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004446:	f000 f981 	bl	800474c <scalbnf>
 800444a:	46a2      	mov	sl, r4
 800444c:	4607      	mov	r7, r0
 800444e:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8004452:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8004456:	f1ba 0f00 	cmp.w	sl, #0
 800445a:	f280 80a1 	bge.w	80045a0 <__kernel_rem_pio2f+0x394>
 800445e:	4627      	mov	r7, r4
 8004460:	2200      	movs	r2, #0
 8004462:	2f00      	cmp	r7, #0
 8004464:	f2c0 80cb 	blt.w	80045fe <__kernel_rem_pio2f+0x3f2>
 8004468:	a946      	add	r1, sp, #280	@ 0x118
 800446a:	4690      	mov	r8, r2
 800446c:	f04f 0a00 	mov.w	sl, #0
 8004470:	4b18      	ldr	r3, [pc, #96]	@ (80044d4 <__kernel_rem_pio2f+0x2c8>)
 8004472:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8004476:	eba4 0907 	sub.w	r9, r4, r7
 800447a:	e0b4      	b.n	80045e6 <__kernel_rem_pio2f+0x3da>
 800447c:	2502      	movs	r5, #2
 800447e:	e74d      	b.n	800431c <__kernel_rem_pio2f+0x110>
 8004480:	f858 3b04 	ldr.w	r3, [r8], #4
 8004484:	f1ba 0f00 	cmp.w	sl, #0
 8004488:	d108      	bne.n	800449c <__kernel_rem_pio2f+0x290>
 800448a:	b123      	cbz	r3, 8004496 <__kernel_rem_pio2f+0x28a>
 800448c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8004490:	f848 3c04 	str.w	r3, [r8, #-4]
 8004494:	2301      	movs	r3, #1
 8004496:	469a      	mov	sl, r3
 8004498:	3201      	adds	r2, #1
 800449a:	e742      	b.n	8004322 <__kernel_rem_pio2f+0x116>
 800449c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80044a0:	e7f6      	b.n	8004490 <__kernel_rem_pio2f+0x284>
 80044a2:	1e62      	subs	r2, r4, #1
 80044a4:	ab0a      	add	r3, sp, #40	@ 0x28
 80044a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044ae:	a90a      	add	r1, sp, #40	@ 0x28
 80044b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80044b4:	e740      	b.n	8004338 <__kernel_rem_pio2f+0x12c>
 80044b6:	1e62      	subs	r2, r4, #1
 80044b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80044ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044c2:	e7f4      	b.n	80044ae <__kernel_rem_pio2f+0x2a2>
 80044c4:	a90a      	add	r1, sp, #40	@ 0x28
 80044c6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	430a      	orrs	r2, r1
 80044ce:	e7ab      	b.n	8004428 <__kernel_rem_pio2f+0x21c>
 80044d0:	08004cc8 	.word	0x08004cc8
 80044d4:	08004c9c 	.word	0x08004c9c
 80044d8:	3301      	adds	r3, #1
 80044da:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80044de:	2900      	cmp	r1, #0
 80044e0:	d0fa      	beq.n	80044d8 <__kernel_rem_pio2f+0x2cc>
 80044e2:	9a04      	ldr	r2, [sp, #16]
 80044e4:	a91e      	add	r1, sp, #120	@ 0x78
 80044e6:	18a2      	adds	r2, r4, r2
 80044e8:	1c66      	adds	r6, r4, #1
 80044ea:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 80044ee:	441c      	add	r4, r3
 80044f0:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 80044f4:	42b4      	cmp	r4, r6
 80044f6:	f6ff aecd 	blt.w	8004294 <__kernel_rem_pio2f+0x88>
 80044fa:	9b07      	ldr	r3, [sp, #28]
 80044fc:	46ab      	mov	fp, r5
 80044fe:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004502:	f7fc fa15 	bl	8000930 <__aeabi_i2f>
 8004506:	f04f 0a00 	mov.w	sl, #0
 800450a:	f04f 0800 	mov.w	r8, #0
 800450e:	6028      	str	r0, [r5, #0]
 8004510:	9b03      	ldr	r3, [sp, #12]
 8004512:	459a      	cmp	sl, r3
 8004514:	dd07      	ble.n	8004526 <__kernel_rem_pio2f+0x31a>
 8004516:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800451a:	3504      	adds	r5, #4
 800451c:	3601      	adds	r6, #1
 800451e:	e7e9      	b.n	80044f4 <__kernel_rem_pio2f+0x2e8>
 8004520:	2301      	movs	r3, #1
 8004522:	9a08      	ldr	r2, [sp, #32]
 8004524:	e7d9      	b.n	80044da <__kernel_rem_pio2f+0x2ce>
 8004526:	9b05      	ldr	r3, [sp, #20]
 8004528:	f85b 0904 	ldr.w	r0, [fp], #-4
 800452c:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8004530:	f7fc fa52 	bl	80009d8 <__aeabi_fmul>
 8004534:	4601      	mov	r1, r0
 8004536:	4640      	mov	r0, r8
 8004538:	f7fc f946 	bl	80007c8 <__addsf3>
 800453c:	f10a 0a01 	add.w	sl, sl, #1
 8004540:	4680      	mov	r8, r0
 8004542:	e7e5      	b.n	8004510 <__kernel_rem_pio2f+0x304>
 8004544:	9b06      	ldr	r3, [sp, #24]
 8004546:	9a02      	ldr	r2, [sp, #8]
 8004548:	4648      	mov	r0, r9
 800454a:	1a99      	subs	r1, r3, r2
 800454c:	f000 f8fe 	bl	800474c <scalbnf>
 8004550:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004554:	4680      	mov	r8, r0
 8004556:	f7fc fbf1 	bl	8000d3c <__aeabi_fcmpge>
 800455a:	b1f8      	cbz	r0, 800459c <__kernel_rem_pio2f+0x390>
 800455c:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8004560:	4640      	mov	r0, r8
 8004562:	f7fc fa39 	bl	80009d8 <__aeabi_fmul>
 8004566:	f7fc fbfd 	bl	8000d64 <__aeabi_f2iz>
 800456a:	f7fc f9e1 	bl	8000930 <__aeabi_i2f>
 800456e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004572:	4681      	mov	r9, r0
 8004574:	f7fc fa30 	bl	80009d8 <__aeabi_fmul>
 8004578:	4601      	mov	r1, r0
 800457a:	4640      	mov	r0, r8
 800457c:	f7fc f922 	bl	80007c4 <__aeabi_fsub>
 8004580:	f7fc fbf0 	bl	8000d64 <__aeabi_f2iz>
 8004584:	ab0a      	add	r3, sp, #40	@ 0x28
 8004586:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800458a:	4648      	mov	r0, r9
 800458c:	3401      	adds	r4, #1
 800458e:	3708      	adds	r7, #8
 8004590:	f7fc fbe8 	bl	8000d64 <__aeabi_f2iz>
 8004594:	ab0a      	add	r3, sp, #40	@ 0x28
 8004596:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800459a:	e751      	b.n	8004440 <__kernel_rem_pio2f+0x234>
 800459c:	4640      	mov	r0, r8
 800459e:	e7f7      	b.n	8004590 <__kernel_rem_pio2f+0x384>
 80045a0:	ab0a      	add	r3, sp, #40	@ 0x28
 80045a2:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80045a6:	f7fc f9c3 	bl	8000930 <__aeabi_i2f>
 80045aa:	4639      	mov	r1, r7
 80045ac:	f7fc fa14 	bl	80009d8 <__aeabi_fmul>
 80045b0:	4649      	mov	r1, r9
 80045b2:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 80045b6:	4638      	mov	r0, r7
 80045b8:	f7fc fa0e 	bl	80009d8 <__aeabi_fmul>
 80045bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045c0:	4607      	mov	r7, r0
 80045c2:	e748      	b.n	8004456 <__kernel_rem_pio2f+0x24a>
 80045c4:	f853 0b04 	ldr.w	r0, [r3], #4
 80045c8:	f85b 1b04 	ldr.w	r1, [fp], #4
 80045cc:	9203      	str	r2, [sp, #12]
 80045ce:	9302      	str	r3, [sp, #8]
 80045d0:	f7fc fa02 	bl	80009d8 <__aeabi_fmul>
 80045d4:	4601      	mov	r1, r0
 80045d6:	4640      	mov	r0, r8
 80045d8:	f7fc f8f6 	bl	80007c8 <__addsf3>
 80045dc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80045e0:	4680      	mov	r8, r0
 80045e2:	f10a 0a01 	add.w	sl, sl, #1
 80045e6:	9901      	ldr	r1, [sp, #4]
 80045e8:	458a      	cmp	sl, r1
 80045ea:	dc01      	bgt.n	80045f0 <__kernel_rem_pio2f+0x3e4>
 80045ec:	45d1      	cmp	r9, sl
 80045ee:	dae9      	bge.n	80045c4 <__kernel_rem_pio2f+0x3b8>
 80045f0:	ab5a      	add	r3, sp, #360	@ 0x168
 80045f2:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 80045f6:	f849 8ca0 	str.w	r8, [r9, #-160]
 80045fa:	3f01      	subs	r7, #1
 80045fc:	e731      	b.n	8004462 <__kernel_rem_pio2f+0x256>
 80045fe:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8004600:	2b02      	cmp	r3, #2
 8004602:	dc07      	bgt.n	8004614 <__kernel_rem_pio2f+0x408>
 8004604:	2b00      	cmp	r3, #0
 8004606:	dc4e      	bgt.n	80046a6 <__kernel_rem_pio2f+0x49a>
 8004608:	d02e      	beq.n	8004668 <__kernel_rem_pio2f+0x45c>
 800460a:	f006 0007 	and.w	r0, r6, #7
 800460e:	b05b      	add	sp, #364	@ 0x16c
 8004610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004614:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8004616:	2b03      	cmp	r3, #3
 8004618:	d1f7      	bne.n	800460a <__kernel_rem_pio2f+0x3fe>
 800461a:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800461e:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8004622:	46b8      	mov	r8, r7
 8004624:	46a2      	mov	sl, r4
 8004626:	f1ba 0f00 	cmp.w	sl, #0
 800462a:	dc49      	bgt.n	80046c0 <__kernel_rem_pio2f+0x4b4>
 800462c:	46a1      	mov	r9, r4
 800462e:	f1b9 0f01 	cmp.w	r9, #1
 8004632:	dc60      	bgt.n	80046f6 <__kernel_rem_pio2f+0x4ea>
 8004634:	2000      	movs	r0, #0
 8004636:	2c01      	cmp	r4, #1
 8004638:	dc76      	bgt.n	8004728 <__kernel_rem_pio2f+0x51c>
 800463a:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800463c:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800463e:	2d00      	cmp	r5, #0
 8004640:	d178      	bne.n	8004734 <__kernel_rem_pio2f+0x528>
 8004642:	9900      	ldr	r1, [sp, #0]
 8004644:	600a      	str	r2, [r1, #0]
 8004646:	460a      	mov	r2, r1
 8004648:	604b      	str	r3, [r1, #4]
 800464a:	6090      	str	r0, [r2, #8]
 800464c:	e7dd      	b.n	800460a <__kernel_rem_pio2f+0x3fe>
 800464e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8004652:	f7fc f8b9 	bl	80007c8 <__addsf3>
 8004656:	3c01      	subs	r4, #1
 8004658:	2c00      	cmp	r4, #0
 800465a:	daf8      	bge.n	800464e <__kernel_rem_pio2f+0x442>
 800465c:	b10d      	cbz	r5, 8004662 <__kernel_rem_pio2f+0x456>
 800465e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8004662:	9b00      	ldr	r3, [sp, #0]
 8004664:	6018      	str	r0, [r3, #0]
 8004666:	e7d0      	b.n	800460a <__kernel_rem_pio2f+0x3fe>
 8004668:	2000      	movs	r0, #0
 800466a:	af32      	add	r7, sp, #200	@ 0xc8
 800466c:	e7f4      	b.n	8004658 <__kernel_rem_pio2f+0x44c>
 800466e:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8004672:	f7fc f8a9 	bl	80007c8 <__addsf3>
 8004676:	f108 38ff 	add.w	r8, r8, #4294967295
 800467a:	f1b8 0f00 	cmp.w	r8, #0
 800467e:	daf6      	bge.n	800466e <__kernel_rem_pio2f+0x462>
 8004680:	b1ad      	cbz	r5, 80046ae <__kernel_rem_pio2f+0x4a2>
 8004682:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8004686:	9a00      	ldr	r2, [sp, #0]
 8004688:	4601      	mov	r1, r0
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800468e:	f7fc f899 	bl	80007c4 <__aeabi_fsub>
 8004692:	f04f 0801 	mov.w	r8, #1
 8004696:	4544      	cmp	r4, r8
 8004698:	da0b      	bge.n	80046b2 <__kernel_rem_pio2f+0x4a6>
 800469a:	b10d      	cbz	r5, 80046a0 <__kernel_rem_pio2f+0x494>
 800469c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80046a0:	9b00      	ldr	r3, [sp, #0]
 80046a2:	6058      	str	r0, [r3, #4]
 80046a4:	e7b1      	b.n	800460a <__kernel_rem_pio2f+0x3fe>
 80046a6:	46a0      	mov	r8, r4
 80046a8:	2000      	movs	r0, #0
 80046aa:	af32      	add	r7, sp, #200	@ 0xc8
 80046ac:	e7e5      	b.n	800467a <__kernel_rem_pio2f+0x46e>
 80046ae:	4603      	mov	r3, r0
 80046b0:	e7e9      	b.n	8004686 <__kernel_rem_pio2f+0x47a>
 80046b2:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80046b6:	f7fc f887 	bl	80007c8 <__addsf3>
 80046ba:	f108 0801 	add.w	r8, r8, #1
 80046be:	e7ea      	b.n	8004696 <__kernel_rem_pio2f+0x48a>
 80046c0:	f8d8 3000 	ldr.w	r3, [r8]
 80046c4:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80046c8:	4619      	mov	r1, r3
 80046ca:	4610      	mov	r0, r2
 80046cc:	9302      	str	r3, [sp, #8]
 80046ce:	9201      	str	r2, [sp, #4]
 80046d0:	f7fc f87a 	bl	80007c8 <__addsf3>
 80046d4:	9a01      	ldr	r2, [sp, #4]
 80046d6:	4601      	mov	r1, r0
 80046d8:	4681      	mov	r9, r0
 80046da:	4610      	mov	r0, r2
 80046dc:	f7fc f872 	bl	80007c4 <__aeabi_fsub>
 80046e0:	9b02      	ldr	r3, [sp, #8]
 80046e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046e6:	4619      	mov	r1, r3
 80046e8:	f7fc f86e 	bl	80007c8 <__addsf3>
 80046ec:	f848 0904 	str.w	r0, [r8], #-4
 80046f0:	f8c8 9000 	str.w	r9, [r8]
 80046f4:	e797      	b.n	8004626 <__kernel_rem_pio2f+0x41a>
 80046f6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80046fa:	f8d7 a000 	ldr.w	sl, [r7]
 80046fe:	4618      	mov	r0, r3
 8004700:	4651      	mov	r1, sl
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	f7fc f860 	bl	80007c8 <__addsf3>
 8004708:	9b01      	ldr	r3, [sp, #4]
 800470a:	4601      	mov	r1, r0
 800470c:	4680      	mov	r8, r0
 800470e:	4618      	mov	r0, r3
 8004710:	f7fc f858 	bl	80007c4 <__aeabi_fsub>
 8004714:	4651      	mov	r1, sl
 8004716:	f7fc f857 	bl	80007c8 <__addsf3>
 800471a:	f847 0904 	str.w	r0, [r7], #-4
 800471e:	f109 39ff 	add.w	r9, r9, #4294967295
 8004722:	f8c7 8000 	str.w	r8, [r7]
 8004726:	e782      	b.n	800462e <__kernel_rem_pio2f+0x422>
 8004728:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800472c:	f7fc f84c 	bl	80007c8 <__addsf3>
 8004730:	3c01      	subs	r4, #1
 8004732:	e780      	b.n	8004636 <__kernel_rem_pio2f+0x42a>
 8004734:	9900      	ldr	r1, [sp, #0]
 8004736:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800473a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800473e:	600a      	str	r2, [r1, #0]
 8004740:	604b      	str	r3, [r1, #4]
 8004742:	460a      	mov	r2, r1
 8004744:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8004748:	e77f      	b.n	800464a <__kernel_rem_pio2f+0x43e>
 800474a:	bf00      	nop

0800474c <scalbnf>:
 800474c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004750:	b538      	push	{r3, r4, r5, lr}
 8004752:	4603      	mov	r3, r0
 8004754:	460d      	mov	r5, r1
 8004756:	4604      	mov	r4, r0
 8004758:	d02e      	beq.n	80047b8 <scalbnf+0x6c>
 800475a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800475e:	d304      	bcc.n	800476a <scalbnf+0x1e>
 8004760:	4601      	mov	r1, r0
 8004762:	f7fc f831 	bl	80007c8 <__addsf3>
 8004766:	4603      	mov	r3, r0
 8004768:	e026      	b.n	80047b8 <scalbnf+0x6c>
 800476a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800476e:	d118      	bne.n	80047a2 <scalbnf+0x56>
 8004770:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004774:	f7fc f930 	bl	80009d8 <__aeabi_fmul>
 8004778:	4a17      	ldr	r2, [pc, #92]	@ (80047d8 <scalbnf+0x8c>)
 800477a:	4603      	mov	r3, r0
 800477c:	4295      	cmp	r5, r2
 800477e:	db0c      	blt.n	800479a <scalbnf+0x4e>
 8004780:	4604      	mov	r4, r0
 8004782:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8004786:	3a19      	subs	r2, #25
 8004788:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800478c:	428d      	cmp	r5, r1
 800478e:	dd0a      	ble.n	80047a6 <scalbnf+0x5a>
 8004790:	4912      	ldr	r1, [pc, #72]	@ (80047dc <scalbnf+0x90>)
 8004792:	4618      	mov	r0, r3
 8004794:	f361 001e 	bfi	r0, r1, #0, #31
 8004798:	e000      	b.n	800479c <scalbnf+0x50>
 800479a:	4911      	ldr	r1, [pc, #68]	@ (80047e0 <scalbnf+0x94>)
 800479c:	f7fc f91c 	bl	80009d8 <__aeabi_fmul>
 80047a0:	e7e1      	b.n	8004766 <scalbnf+0x1a>
 80047a2:	0dd2      	lsrs	r2, r2, #23
 80047a4:	e7f0      	b.n	8004788 <scalbnf+0x3c>
 80047a6:	1951      	adds	r1, r2, r5
 80047a8:	29fe      	cmp	r1, #254	@ 0xfe
 80047aa:	dcf1      	bgt.n	8004790 <scalbnf+0x44>
 80047ac:	2900      	cmp	r1, #0
 80047ae:	dd05      	ble.n	80047bc <scalbnf+0x70>
 80047b0:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80047b4:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80047b8:	4618      	mov	r0, r3
 80047ba:	bd38      	pop	{r3, r4, r5, pc}
 80047bc:	f111 0f16 	cmn.w	r1, #22
 80047c0:	da01      	bge.n	80047c6 <scalbnf+0x7a>
 80047c2:	4907      	ldr	r1, [pc, #28]	@ (80047e0 <scalbnf+0x94>)
 80047c4:	e7e5      	b.n	8004792 <scalbnf+0x46>
 80047c6:	f101 0019 	add.w	r0, r1, #25
 80047ca:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80047ce:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80047d2:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80047d6:	e7e1      	b.n	800479c <scalbnf+0x50>
 80047d8:	ffff3cb0 	.word	0xffff3cb0
 80047dc:	7149f2ca 	.word	0x7149f2ca
 80047e0:	0da24260 	.word	0x0da24260

080047e4 <floorf>:
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80047ea:	3d7f      	subs	r5, #127	@ 0x7f
 80047ec:	2d16      	cmp	r5, #22
 80047ee:	4601      	mov	r1, r0
 80047f0:	4604      	mov	r4, r0
 80047f2:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80047f6:	dc26      	bgt.n	8004846 <floorf+0x62>
 80047f8:	2d00      	cmp	r5, #0
 80047fa:	da0f      	bge.n	800481c <floorf+0x38>
 80047fc:	4917      	ldr	r1, [pc, #92]	@ (800485c <floorf+0x78>)
 80047fe:	f7fb ffe3 	bl	80007c8 <__addsf3>
 8004802:	2100      	movs	r1, #0
 8004804:	f7fc faa4 	bl	8000d50 <__aeabi_fcmpgt>
 8004808:	b130      	cbz	r0, 8004818 <floorf+0x34>
 800480a:	2c00      	cmp	r4, #0
 800480c:	da23      	bge.n	8004856 <floorf+0x72>
 800480e:	2e00      	cmp	r6, #0
 8004810:	4c13      	ldr	r4, [pc, #76]	@ (8004860 <floorf+0x7c>)
 8004812:	bf08      	it	eq
 8004814:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004818:	4621      	mov	r1, r4
 800481a:	e01a      	b.n	8004852 <floorf+0x6e>
 800481c:	4e11      	ldr	r6, [pc, #68]	@ (8004864 <floorf+0x80>)
 800481e:	412e      	asrs	r6, r5
 8004820:	4230      	tst	r0, r6
 8004822:	d016      	beq.n	8004852 <floorf+0x6e>
 8004824:	490d      	ldr	r1, [pc, #52]	@ (800485c <floorf+0x78>)
 8004826:	f7fb ffcf 	bl	80007c8 <__addsf3>
 800482a:	2100      	movs	r1, #0
 800482c:	f7fc fa90 	bl	8000d50 <__aeabi_fcmpgt>
 8004830:	2800      	cmp	r0, #0
 8004832:	d0f1      	beq.n	8004818 <floorf+0x34>
 8004834:	2c00      	cmp	r4, #0
 8004836:	bfbe      	ittt	lt
 8004838:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 800483c:	412b      	asrlt	r3, r5
 800483e:	18e4      	addlt	r4, r4, r3
 8004840:	ea24 0406 	bic.w	r4, r4, r6
 8004844:	e7e8      	b.n	8004818 <floorf+0x34>
 8004846:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800484a:	d302      	bcc.n	8004852 <floorf+0x6e>
 800484c:	f7fb ffbc 	bl	80007c8 <__addsf3>
 8004850:	4601      	mov	r1, r0
 8004852:	4608      	mov	r0, r1
 8004854:	bd70      	pop	{r4, r5, r6, pc}
 8004856:	2400      	movs	r4, #0
 8004858:	e7de      	b.n	8004818 <floorf+0x34>
 800485a:	bf00      	nop
 800485c:	7149f2ca 	.word	0x7149f2ca
 8004860:	bf800000 	.word	0xbf800000
 8004864:	007fffff 	.word	0x007fffff

08004868 <memset>:
 8004868:	4603      	mov	r3, r0
 800486a:	4402      	add	r2, r0
 800486c:	4293      	cmp	r3, r2
 800486e:	d100      	bne.n	8004872 <memset+0xa>
 8004870:	4770      	bx	lr
 8004872:	f803 1b01 	strb.w	r1, [r3], #1
 8004876:	e7f9      	b.n	800486c <memset+0x4>

08004878 <__libc_init_array>:
 8004878:	b570      	push	{r4, r5, r6, lr}
 800487a:	2600      	movs	r6, #0
 800487c:	4d0c      	ldr	r5, [pc, #48]	@ (80048b0 <__libc_init_array+0x38>)
 800487e:	4c0d      	ldr	r4, [pc, #52]	@ (80048b4 <__libc_init_array+0x3c>)
 8004880:	1b64      	subs	r4, r4, r5
 8004882:	10a4      	asrs	r4, r4, #2
 8004884:	42a6      	cmp	r6, r4
 8004886:	d109      	bne.n	800489c <__libc_init_array+0x24>
 8004888:	f000 f81a 	bl	80048c0 <_init>
 800488c:	2600      	movs	r6, #0
 800488e:	4d0a      	ldr	r5, [pc, #40]	@ (80048b8 <__libc_init_array+0x40>)
 8004890:	4c0a      	ldr	r4, [pc, #40]	@ (80048bc <__libc_init_array+0x44>)
 8004892:	1b64      	subs	r4, r4, r5
 8004894:	10a4      	asrs	r4, r4, #2
 8004896:	42a6      	cmp	r6, r4
 8004898:	d105      	bne.n	80048a6 <__libc_init_array+0x2e>
 800489a:	bd70      	pop	{r4, r5, r6, pc}
 800489c:	f855 3b04 	ldr.w	r3, [r5], #4
 80048a0:	4798      	blx	r3
 80048a2:	3601      	adds	r6, #1
 80048a4:	e7ee      	b.n	8004884 <__libc_init_array+0xc>
 80048a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048aa:	4798      	blx	r3
 80048ac:	3601      	adds	r6, #1
 80048ae:	e7f2      	b.n	8004896 <__libc_init_array+0x1e>
 80048b0:	08004cd4 	.word	0x08004cd4
 80048b4:	08004cd4 	.word	0x08004cd4
 80048b8:	08004cd4 	.word	0x08004cd4
 80048bc:	08004cd8 	.word	0x08004cd8

080048c0 <_init>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	bf00      	nop
 80048c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c6:	bc08      	pop	{r3}
 80048c8:	469e      	mov	lr, r3
 80048ca:	4770      	bx	lr

080048cc <_fini>:
 80048cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ce:	bf00      	nop
 80048d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048d2:	bc08      	pop	{r3}
 80048d4:	469e      	mov	lr, r3
 80048d6:	4770      	bx	lr
