$date
	Wed Nov 20 23:14:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cuenta1_tb $end
$var wire 1 ! Fin $end
$var wire 4 " Cuenta [3:0] $end
$var reg 3 # Valor [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % start $end
$scope module uut $end
$var wire 4 & Cuenta [3:0] $end
$var wire 3 ' Valor [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % start $end
$var wire 1 ! fin $end
$var wire 3 ( SalQ [2:0] $end
$var wire 4 ) SalA [3:0] $end
$var wire 1 * ResetA $end
$var wire 4 + EntA [3:0] $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$var wire 1 . CargaA $end
$scope module A $end
$var wire 1 $ clk $end
$var wire 4 / q [3:0] $end
$var wire 4 0 entA [3:0] $end
$var wire 1 * ResetA $end
$var wire 1 . CargaA $end
$scope module ffa0 $end
$var wire 1 $ clk $end
$var wire 1 1 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var reg 1 2 q $end
$upscope $end
$scope module ffa1 $end
$var wire 1 $ clk $end
$var wire 1 3 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var reg 1 4 q $end
$upscope $end
$scope module ffa2 $end
$var wire 1 $ clk $end
$var wire 1 5 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var reg 1 6 q $end
$upscope $end
$scope module ffa3 $end
$var wire 1 $ clk $end
$var wire 1 7 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var reg 1 8 q $end
$upscope $end
$upscope $end
$scope module Q $end
$var wire 1 $ clk $end
$var wire 1 9 enable $end
$var wire 3 : entQ [2:0] $end
$var wire 1 ; reset $end
$var wire 3 < q [2:0] $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$scope module ff0 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 = inp_c $end
$var wire 1 > inp_d $end
$var wire 1 ; reset $end
$var wire 1 - selc_d $end
$var wire 1 ? q $end
$var wire 1 @ inp $end
$scope module ff0 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 ; reset $end
$var wire 1 @ d $end
$var reg 1 ? q $end
$upscope $end
$scope module mux0 $end
$var wire 1 > a $end
$var wire 1 = b $end
$var wire 1 @ out $end
$var wire 1 A s_n $end
$var wire 1 B sa $end
$var wire 1 C sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$scope module ff1 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 D inp_c $end
$var wire 1 E inp_d $end
$var wire 1 ; reset $end
$var wire 1 - selc_d $end
$var wire 1 F q $end
$var wire 1 G inp $end
$scope module ff0 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 ; reset $end
$var wire 1 G d $end
$var reg 1 F q $end
$upscope $end
$scope module mux0 $end
$var wire 1 E a $end
$var wire 1 D b $end
$var wire 1 G out $end
$var wire 1 H s_n $end
$var wire 1 I sa $end
$var wire 1 J sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$scope module ff2 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 K inp_c $end
$var wire 1 L inp_d $end
$var wire 1 ; reset $end
$var wire 1 - selc_d $end
$var wire 1 M q $end
$var wire 1 N inp $end
$scope module ff0 $end
$var wire 1 9 carga $end
$var wire 1 $ clk $end
$var wire 1 ; reset $end
$var wire 1 N d $end
$var reg 1 M q $end
$upscope $end
$scope module mux0 $end
$var wire 1 L a $end
$var wire 1 K b $end
$var wire 1 N out $end
$var wire 1 O s_n $end
$var wire 1 P sa $end
$var wire 1 Q sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$scope module sum $end
$var wire 4 R A [3:0] $end
$var wire 4 S B [3:0] $end
$var wire 1 T c_in $end
$var wire 1 U p3 $end
$var wire 1 V p2 $end
$var wire 1 W p1 $end
$var wire 1 X p0 $end
$var wire 1 Y g3 $end
$var wire 1 Z g2 $end
$var wire 1 [ g1 $end
$var wire 1 \ g0 $end
$var wire 1 ] c_out $end
$var wire 1 ^ c4 $end
$var wire 1 _ c3 $end
$var wire 1 ` c2 $end
$var wire 1 a c1 $end
$var wire 4 b S [3:0] $end
$var wire 4 c C [4:1] $end
$scope module cla $end
$var wire 4 d G [3:0] $end
$var wire 4 e P [3:0] $end
$var wire 1 T c_in $end
$var wire 4 f C [4:1] $end
$upscope $end
$scope module fa0 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 T c_in $end
$var wire 1 a c_out $end
$var wire 1 \ g $end
$var wire 1 X p $end
$var wire 1 i sum_par $end
$var wire 1 j sum $end
$var wire 1 k carry2 $end
$var wire 1 l carry1 $end
$scope module ha1 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 l carry $end
$var wire 1 i sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 T a $end
$var wire 1 i b $end
$var wire 1 k carry $end
$var wire 1 j sum $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 o c_in $end
$var wire 1 ` c_out $end
$var wire 1 [ g $end
$var wire 1 W p $end
$var wire 1 p sum_par $end
$var wire 1 q sum $end
$var wire 1 r carry2 $end
$var wire 1 s carry1 $end
$scope module ha1 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 s carry $end
$var wire 1 p sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 o a $end
$var wire 1 p b $end
$var wire 1 r carry $end
$var wire 1 q sum $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 t a $end
$var wire 1 u b $end
$var wire 1 v c_in $end
$var wire 1 _ c_out $end
$var wire 1 Z g $end
$var wire 1 V p $end
$var wire 1 w sum_par $end
$var wire 1 x sum $end
$var wire 1 y carry2 $end
$var wire 1 z carry1 $end
$scope module ha1 $end
$var wire 1 t a $end
$var wire 1 u b $end
$var wire 1 z carry $end
$var wire 1 w sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 v a $end
$var wire 1 w b $end
$var wire 1 y carry $end
$var wire 1 x sum $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } c_in $end
$var wire 1 ^ c_out $end
$var wire 1 Y g $end
$var wire 1 U p $end
$var wire 1 ~ sum_par $end
$var wire 1 !" sum $end
$var wire 1 "" carry2 $end
$var wire 1 #" carry1 $end
$scope module ha1 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 #" carry $end
$var wire 1 ~ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 } a $end
$var wire 1 ~ b $end
$var wire 1 "" carry $end
$var wire 1 !" sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module uc0 $end
$var wire 1 $ clk $end
$var wire 1 $" q0 $end
$var wire 1 % start $end
$var wire 1 * ResetA $end
$var wire 1 ! Fin $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$var wire 1 . CargaA $end
$var reg 3 %" nextstate [2:0] $end
$var reg 3 &" state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &"
bx %"
x$"
x#"
x""
x!"
x~
x}
0|
x{
xz
xy
xx
xw
xv
0u
xt
xs
xr
xq
xp
xo
0n
xm
xl
xk
xj
xi
1h
xg
bx f
bx1 e
b0x d
bx c
bx b
xa
x`
x_
x^
x]
x\
0[
0Z
0Y
1X
xW
xV
xU
0T
b1 S
bx R
0Q
0P
xO
0N
xM
0L
0K
0J
xI
xH
xG
xF
xE
0D
0C
xB
xA
x@
x?
x>
0=
bx <
0;
b0 :
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx 0
bx /
x.
x-
x,
bx +
x*
bx )
bx (
b0 '
bx &
0%
0$
b0 #
bx "
x!
$end
#500
1$
#1000
0$
1%
#1500
1$
#2000
0$
0%
#2500
1$
#3000
0$
#3500
1$
#4000
xN
xC
xQ
1=
1K
0$
b101 #
b101 '
b101 :
#4500
1$
#5000
0$
#5500
1$
#6000
0$
#6500
1$
#7000
0$
#7500
1$
#8000
0$
#8500
1$
#9000
0$
#9500
1$
#10000
0$
#10500
1$
#11000
0$
#11500
1$
#12000
0$
#12500
1$
#13000
0$
#13500
1$
#14000
0$
