/**
 *
 * @file NVIC_RegisterDefines_Set4_ISPR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_ISPR_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_ISPR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* ISPR4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES144_MASK ((uint32_t)0x00000001U)
#define NVIC_ISPR4_R_NVIC_RES144_BIT  (0U)
#define NVIC_ISPR4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES144_EN   ((uint32_t)0x00000001U)

#define NVIC_ISPR4_NVIC_RES144_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES144_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES144_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES145_MASK ((uint32_t)0x00000002U)
#define NVIC_ISPR4_R_NVIC_RES145_BIT  (1U)
#define NVIC_ISPR4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES145_EN   ((uint32_t)0x00000002U)

#define NVIC_ISPR4_NVIC_RES145_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES145_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES145_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES146_MASK ((uint32_t)0x00000004U)
#define NVIC_ISPR4_R_NVIC_RES146_BIT  (2U)
#define NVIC_ISPR4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES146_EN   ((uint32_t)0x00000004U)

#define NVIC_ISPR4_NVIC_RES146_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES146_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES146_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES147_MASK ((uint32_t)0x00000008U)
#define NVIC_ISPR4_R_NVIC_RES147_BIT  (3U)
#define NVIC_ISPR4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES147_EN   ((uint32_t)0x00000008U)

#define NVIC_ISPR4_NVIC_RES147_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES147_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES147_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES148_MASK ((uint32_t)0x00000010U)
#define NVIC_ISPR4_R_NVIC_RES148_BIT  (4U)
#define NVIC_ISPR4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES148_EN   ((uint32_t)0x00000010U)

#define NVIC_ISPR4_NVIC_RES148_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES148_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES148_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES149_MASK ((uint32_t)0x00000020U)
#define NVIC_ISPR4_R_NVIC_RES149_BIT  (5U)
#define NVIC_ISPR4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_RES149_EN   ((uint32_t)0x00000020U)

#define NVIC_ISPR4_NVIC_RES149_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_RES149_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_RES149_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_BIT  (6U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040U)

#define NVIC_ISPR4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_BIT  (7U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080U)

#define NVIC_ISPR4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_BIT  (8U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100U)

#define NVIC_ISPR4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_BIT  (9U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200U)

#define NVIC_ISPR4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400U)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_BIT  (10U)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000U)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400U)

#define NVIC_ISPR4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001U)
#define NVIC_ISPR4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000U)
#define NVIC_ISPR4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001U)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET4_NVIC_REGISTERDEFINES_SET4_ISPR_H_ */
