

================================================================
== Vitis HLS Report for 'QRD'
================================================================
* Date:           Fri Jun 17 13:15:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  18.632 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3350|     9452|  0.134 ms|  0.378 ms|  3350|  9452|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |      920|     2360|   230 ~ 590|          -|          -|     4|        no|
        |- VITIS_LOOP_152_2  |      802|     2062|  401 ~ 1031|          -|          -|     2|        no|
        |- VITIS_LOOP_187_3  |      519|     1329|   173 ~ 443|          -|          -|     3|        no|
        |- VITIS_LOOP_221_4  |      232|      592|   116 ~ 296|          -|          -|     2|        no|
        |- VITIS_LOOP_276_7  |      248|     1760|    31 ~ 220|          -|          -|     8|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 14 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 30 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 14 
30 --> 31 
31 --> 32 
32 --> 33 40 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 32 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 49 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 43 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 58 
57 --> 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 63 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HH_V = alloca i32 1"   --->   Operation 64 'alloca' 'HH_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HH_V_4 = alloca i32 1"   --->   Operation 65 'alloca' 'HH_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HH_V_5 = alloca i32 1"   --->   Operation 66 'alloca' 'HH_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HH_V_6 = alloca i32 1"   --->   Operation 67 'alloca' 'HH_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HH_V_7 = alloca i32 1"   --->   Operation 68 'alloca' 'HH_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HH_V_8 = alloca i32 1"   --->   Operation 69 'alloca' 'HH_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HH_V_9 = alloca i32 1"   --->   Operation 70 'alloca' 'HH_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HH_V_10 = alloca i32 1"   --->   Operation 71 'alloca' 'HH_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HH_V_11 = alloca i32 1"   --->   Operation 72 'alloca' 'HH_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HH_V_12 = alloca i32 1"   --->   Operation 73 'alloca' 'HH_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HH_V_13 = alloca i32 1"   --->   Operation 74 'alloca' 'HH_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HH_V_14 = alloca i32 1"   --->   Operation 75 'alloca' 'HH_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%HH_V_15 = alloca i32 1"   --->   Operation 76 'alloca' 'HH_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%HH_V_16 = alloca i32 1"   --->   Operation 77 'alloca' 'HH_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%HH_V_17 = alloca i32 1"   --->   Operation 78 'alloca' 'HH_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%HH_V_18 = alloca i32 1"   --->   Operation 79 'alloca' 'HH_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%HH_V_19 = alloca i32 1"   --->   Operation 80 'alloca' 'HH_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%HH_V_20 = alloca i32 1"   --->   Operation 81 'alloca' 'HH_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%HH_V_21 = alloca i32 1"   --->   Operation 82 'alloca' 'HH_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%HH_V_22 = alloca i32 1"   --->   Operation 83 'alloca' 'HH_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%HH_V_23 = alloca i32 1"   --->   Operation 84 'alloca' 'HH_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%HH_V_24 = alloca i32 1"   --->   Operation 85 'alloca' 'HH_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%HH_V_25 = alloca i32 1"   --->   Operation 86 'alloca' 'HH_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%HH_V_26 = alloca i32 1"   --->   Operation 87 'alloca' 'HH_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%HH_V_27 = alloca i32 1"   --->   Operation 88 'alloca' 'HH_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%HH_V_28 = alloca i32 1"   --->   Operation 89 'alloca' 'HH_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%HH_V_29 = alloca i32 1"   --->   Operation 90 'alloca' 'HH_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%HH_V_30 = alloca i32 1"   --->   Operation 91 'alloca' 'HH_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_033131743_lcssa1936_i_loc = alloca i64 1"   --->   Operation 92 'alloca' 'p_0_0_033131743_lcssa1936_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_033131746_lcssa1938_i_loc = alloca i64 1"   --->   Operation 93 'alloca' 'p_0_0_033131746_lcssa1938_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_033131749_lcssa1940_i_loc = alloca i64 1"   --->   Operation 94 'alloca' 'p_0_0_033131749_lcssa1940_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_033131752_lcssa1942_i_loc = alloca i64 1"   --->   Operation 95 'alloca' 'p_0_0_033131752_lcssa1942_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_0_033131755_lcssa1944_i_loc = alloca i64 1"   --->   Operation 96 'alloca' 'p_0_0_033131755_lcssa1944_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_0_033131758_lcssa1946_i_loc = alloca i64 1"   --->   Operation 97 'alloca' 'p_0_0_033131758_lcssa1946_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_033131761_lcssa1948_i_loc = alloca i64 1"   --->   Operation 98 'alloca' 'p_0_0_033131761_lcssa1948_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_0_033131764_lcssa1950_i_loc = alloca i64 1"   --->   Operation 99 'alloca' 'p_0_0_033131764_lcssa1950_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_0_033131768_lcssa1952_i_loc = alloca i64 1"   --->   Operation 100 'alloca' 'p_0_0_033131768_lcssa1952_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_0_033131771_lcssa1954_i_loc = alloca i64 1"   --->   Operation 101 'alloca' 'p_0_0_033131771_lcssa1954_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_0_033131774_lcssa1956_i_loc = alloca i64 1"   --->   Operation 102 'alloca' 'p_0_0_033131774_lcssa1956_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_0_033131777_lcssa1958_i_loc = alloca i64 1"   --->   Operation 103 'alloca' 'p_0_0_033131777_lcssa1958_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_0_033131779_lcssa1960_i_loc = alloca i64 1"   --->   Operation 104 'alloca' 'p_0_0_033131779_lcssa1960_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_0_033131782_lcssa1962_i_loc = alloca i64 1"   --->   Operation 105 'alloca' 'p_0_0_033131782_lcssa1962_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_0_033131785_lcssa1964_i_loc = alloca i64 1"   --->   Operation 106 'alloca' 'p_0_0_033131785_lcssa1964_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_0_0_033131788_lcssa1966_i_loc = alloca i64 1"   --->   Operation 107 'alloca' 'p_0_0_033131788_lcssa1966_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_0_0_033121791_lcssa1968_i_loc = alloca i64 1"   --->   Operation 108 'alloca' 'p_0_0_033121791_lcssa1968_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_0_0_033121794_lcssa1970_i_loc = alloca i64 1"   --->   Operation 109 'alloca' 'p_0_0_033121794_lcssa1970_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_0_0_033121797_lcssa1972_i_loc = alloca i64 1"   --->   Operation 110 'alloca' 'p_0_0_033121797_lcssa1972_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_0_033121800_lcssa1974_i_loc = alloca i64 1"   --->   Operation 111 'alloca' 'p_0_0_033121800_lcssa1974_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_0_033121803_lcssa1976_i_loc = alloca i64 1"   --->   Operation 112 'alloca' 'p_0_0_033121803_lcssa1976_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_0_0_033121806_lcssa1978_i_loc = alloca i64 1"   --->   Operation 113 'alloca' 'p_0_0_033121806_lcssa1978_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_0_0_033121809_lcssa1980_i_loc = alloca i64 1"   --->   Operation 114 'alloca' 'p_0_0_033121809_lcssa1980_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_0_033121812_lcssa1982_i_loc = alloca i64 1"   --->   Operation 115 'alloca' 'p_0_0_033121812_lcssa1982_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_0_033121816_lcssa1984_i_loc = alloca i64 1"   --->   Operation 116 'alloca' 'p_0_0_033121816_lcssa1984_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_0_033121819_lcssa1986_i_loc = alloca i64 1"   --->   Operation 117 'alloca' 'p_0_0_033121819_lcssa1986_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_0_0_033121822_lcssa1988_i_loc = alloca i64 1"   --->   Operation 118 'alloca' 'p_0_0_033121822_lcssa1988_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_0_0_033121825_lcssa1990_i_loc = alloca i64 1"   --->   Operation 119 'alloca' 'p_0_0_033121825_lcssa1990_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_0_0_033121827_lcssa1992_i_loc = alloca i64 1"   --->   Operation 120 'alloca' 'p_0_0_033121827_lcssa1992_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_0_0_033121830_lcssa1994_i_loc = alloca i64 1"   --->   Operation 121 'alloca' 'p_0_0_033121830_lcssa1994_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_0_0_033121833_lcssa1996_i_loc = alloca i64 1"   --->   Operation 122 'alloca' 'p_0_0_033121833_lcssa1996_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_0_0_033121836_lcssa1998_i_loc = alloca i64 1"   --->   Operation 123 'alloca' 'p_0_0_033121836_lcssa1998_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_i_i_i23841839_lcssa2000_i_loc = alloca i64 1"   --->   Operation 124 'alloca' 'conv_i_i_i23841839_lcssa2000_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv_i_i_i23841842_lcssa2002_i_loc = alloca i64 1"   --->   Operation 125 'alloca' 'conv_i_i_i23841842_lcssa2002_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_i_i_i23841845_lcssa2004_i_loc = alloca i64 1"   --->   Operation 126 'alloca' 'conv_i_i_i23841845_lcssa2004_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_i_i_i23841848_lcssa2006_i_loc = alloca i64 1"   --->   Operation 127 'alloca' 'conv_i_i_i23841848_lcssa2006_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i_i_i23841851_lcssa2008_i_loc = alloca i64 1"   --->   Operation 128 'alloca' 'conv_i_i_i23841851_lcssa2008_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_i_i_i23841854_lcssa2010_i_loc = alloca i64 1"   --->   Operation 129 'alloca' 'conv_i_i_i23841854_lcssa2010_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_i_i_i23841857_lcssa2012_i_loc = alloca i64 1"   --->   Operation 130 'alloca' 'conv_i_i_i23841857_lcssa2012_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_i_i_i23841860_lcssa2014_i_loc = alloca i64 1"   --->   Operation 131 'alloca' 'conv_i_i_i23841860_lcssa2014_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_i_i_i23841864_lcssa2016_i_loc = alloca i64 1"   --->   Operation 132 'alloca' 'conv_i_i_i23841864_lcssa2016_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_i_i_i23841867_lcssa2018_i_loc = alloca i64 1"   --->   Operation 133 'alloca' 'conv_i_i_i23841867_lcssa2018_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_i_i_i23841870_lcssa2020_i_loc = alloca i64 1"   --->   Operation 134 'alloca' 'conv_i_i_i23841870_lcssa2020_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_i_i_i23841873_lcssa2022_i_loc = alloca i64 1"   --->   Operation 135 'alloca' 'conv_i_i_i23841873_lcssa2022_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_i_i_i23841875_lcssa2024_i_loc = alloca i64 1"   --->   Operation 136 'alloca' 'conv_i_i_i23841875_lcssa2024_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_i_i_i23841878_lcssa2026_i_loc = alloca i64 1"   --->   Operation 137 'alloca' 'conv_i_i_i23841878_lcssa2026_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_i_i_i23841881_lcssa2028_i_loc = alloca i64 1"   --->   Operation 138 'alloca' 'conv_i_i_i23841881_lcssa2028_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_i_i_i23841884_lcssa2030_i_loc = alloca i64 1"   --->   Operation 139 'alloca' 'conv_i_i_i23841884_lcssa2030_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_0_033131887_lcssa2032_i_loc = alloca i64 1"   --->   Operation 140 'alloca' 'p_0_0_033131887_lcssa2032_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_0_0_033131890_lcssa2034_i_loc = alloca i64 1"   --->   Operation 141 'alloca' 'p_0_0_033131890_lcssa2034_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_0_0_033131893_lcssa2036_i_loc = alloca i64 1"   --->   Operation 142 'alloca' 'p_0_0_033131893_lcssa2036_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_033131896_lcssa2038_i_loc = alloca i64 1"   --->   Operation 143 'alloca' 'p_0_0_033131896_lcssa2038_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_0_0_033131899_lcssa2040_i_loc = alloca i64 1"   --->   Operation 144 'alloca' 'p_0_0_033131899_lcssa2040_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_0_0_033131902_lcssa2042_i_loc = alloca i64 1"   --->   Operation 145 'alloca' 'p_0_0_033131902_lcssa2042_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_0_0_033131905_lcssa2044_i_loc = alloca i64 1"   --->   Operation 146 'alloca' 'p_0_0_033131905_lcssa2044_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_0_033131908_lcssa2046_i_loc = alloca i64 1"   --->   Operation 147 'alloca' 'p_0_0_033131908_lcssa2046_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_0_033131912_lcssa2048_i_loc = alloca i64 1"   --->   Operation 148 'alloca' 'p_0_0_033131912_lcssa2048_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_0_0_033131915_lcssa2050_i_loc = alloca i64 1"   --->   Operation 149 'alloca' 'p_0_0_033131915_lcssa2050_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_0_0_033131918_lcssa2052_i_loc = alloca i64 1"   --->   Operation 150 'alloca' 'p_0_0_033131918_lcssa2052_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_0_0_033131921_lcssa2054_i_loc = alloca i64 1"   --->   Operation 151 'alloca' 'p_0_0_033131921_lcssa2054_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_0_0_033131923_lcssa2056_i_loc = alloca i64 1"   --->   Operation 152 'alloca' 'p_0_0_033131923_lcssa2056_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_0_0_033131926_lcssa2058_i_loc = alloca i64 1"   --->   Operation 153 'alloca' 'p_0_0_033131926_lcssa2058_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_0_0_033131929_lcssa2060_i_loc = alloca i64 1"   --->   Operation 154 'alloca' 'p_0_0_033131929_lcssa2060_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_0_0_033131932_lcssa2062_i_loc = alloca i64 1"   --->   Operation 155 'alloca' 'p_0_0_033131932_lcssa2062_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_0_0_036002288_i_loc = alloca i64 1"   --->   Operation 156 'alloca' 'p_0_0_036002288_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_0_0_036002304_i_loc = alloca i64 1"   --->   Operation 157 'alloca' 'p_0_0_036002304_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_0_0_036002318_i_loc = alloca i64 1"   --->   Operation 158 'alloca' 'p_0_0_036002318_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_0_0_036002336_i_loc = alloca i64 1"   --->   Operation 159 'alloca' 'p_0_0_036002336_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%Y_V = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 160 'alloca' 'Y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%Y_V_1 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 161 'alloca' 'Y_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%Y_V_2 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 162 'alloca' 'Y_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%Y_V_3 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 163 'alloca' 'Y_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%Y_V_4 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 164 'alloca' 'Y_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%Y_V_5 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 165 'alloca' 'Y_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%Y_V_6 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 166 'alloca' 'Y_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%Y_V_7 = alloca i64 1" [src/QRD.cpp:120]   --->   Operation 167 'alloca' 'Y_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 168 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln0 = call void @QRD_Pipeline_CHANNEL2REAL, i16 %Y_V_1, i16 %Y_V, i16 %Y_V_2, i16 %Y_V_4, i16 %Y_V_6, i16 %Y_V_3, i16 %Y_V_5, i16 %Y_V_7, i16 %HH_V_26, i16 %HH_V_30, i16 %HH_V_10, i16 %HH_V_18, i16 %HH_V_23, i16 %HH_V_27, i16 %HH_V_7, i16 %HH_V_15, i16 %HH_V_24, i16 %HH_V_28, i16 %HH_V_8, i16 %HH_V_16, i16 %HH_V_25, i16 %HH_V_29, i16 %HH_V_9, i16 %HH_V_17, i16 %HH_V_22, i16 %p_0_0_036002336_i_loc, i16 %HH_V_6, i16 %HH_V_14, i16 %HH_V_19, i16 %p_0_0_036002318_i_loc, i16 %HH_V, i16 %HH_V_11, i16 %HH_V_20, i16 %p_0_0_036002304_i_loc, i16 %HH_V_4, i16 %HH_V_12, i16 %HH_V_21, i16 %p_0_0_036002288_i_loc, i16 %HH_V_5, i16 %HH_V_13, i16 %H_real_spl1, i16 %H_imag_spl1"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln139 = store i4 0, i4 %i_13" [src/QRD.cpp:139]   --->   Operation 170 'store' 'store_ln139' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 171 [1/2] (1.18ns)   --->   "%call_ln0 = call void @QRD_Pipeline_CHANNEL2REAL, i16 %Y_V_1, i16 %Y_V, i16 %Y_V_2, i16 %Y_V_4, i16 %Y_V_6, i16 %Y_V_3, i16 %Y_V_5, i16 %Y_V_7, i16 %HH_V_26, i16 %HH_V_30, i16 %HH_V_10, i16 %HH_V_18, i16 %HH_V_23, i16 %HH_V_27, i16 %HH_V_7, i16 %HH_V_15, i16 %HH_V_24, i16 %HH_V_28, i16 %HH_V_8, i16 %HH_V_16, i16 %HH_V_25, i16 %HH_V_29, i16 %HH_V_9, i16 %HH_V_17, i16 %HH_V_22, i16 %p_0_0_036002336_i_loc, i16 %HH_V_6, i16 %HH_V_14, i16 %HH_V_19, i16 %p_0_0_036002318_i_loc, i16 %HH_V, i16 %HH_V_11, i16 %HH_V_20, i16 %p_0_0_036002304_i_loc, i16 %HH_V_4, i16 %HH_V_12, i16 %HH_V_21, i16 %p_0_0_036002288_i_loc, i16 %HH_V_5, i16 %HH_V_13, i16 %H_real_spl1, i16 %H_imag_spl1"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_0_0_036002336_i_loc_load = load i16 %p_0_0_036002336_i_loc"   --->   Operation 188 'load' 'p_0_0_036002336_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_0_0_036002318_i_loc_load = load i16 %p_0_0_036002318_i_loc"   --->   Operation 189 'load' 'p_0_0_036002318_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_0_0_036002304_i_loc_load = load i16 %p_0_0_036002304_i_loc"   --->   Operation 190 'load' 'p_0_0_036002304_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_0_0_036002288_i_loc_load = load i16 %p_0_0_036002288_i_loc"   --->   Operation 191 'load' 'p_0_0_036002288_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%empty_402 = wait i32 @_ssdm_op_Wait"   --->   Operation 192 'wait' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.42ns)   --->   "%br_ln139 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i" [src/QRD.cpp:139]   --->   Operation 193 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%p_0_0_035692200_i = phi i16 %HH_V_77, void %arrayidx121320.exit.i, i16 %p_0_0_036002336_i_loc_load, void %entry"   --->   Operation 194 'phi' 'p_0_0_035692200_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%p_0_0_035692197_i = phi i16 %HH_V_78, void %arrayidx121320.exit.i, i16 %p_0_0_036002288_i_loc_load, void %entry"   --->   Operation 195 'phi' 'p_0_0_035692197_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%p_0_0_035692194_i = phi i16 %HH_V_79, void %arrayidx121320.exit.i, i16 %p_0_0_036002304_i_loc_load, void %entry"   --->   Operation 196 'phi' 'p_0_0_035692194_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%p_0_0_035692191_i = phi i16 %HH_V_80, void %arrayidx121320.exit.i, i16 %p_0_0_036002318_i_loc_load, void %entry"   --->   Operation 197 'phi' 'p_0_0_035692191_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%i = load i4 %i_13" [src/QRD.cpp:145]   --->   Operation 198 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%HH_V_load = load i16 %HH_V"   --->   Operation 199 'load' 'HH_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%HH_V_4_load = load i16 %HH_V_4"   --->   Operation 200 'load' 'HH_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%HH_V_5_load = load i16 %HH_V_5"   --->   Operation 201 'load' 'HH_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%HH_V_6_load = load i16 %HH_V_6"   --->   Operation 202 'load' 'HH_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%HH_V_7_load = load i16 %HH_V_7"   --->   Operation 203 'load' 'HH_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%HH_V_8_load = load i16 %HH_V_8"   --->   Operation 204 'load' 'HH_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%HH_V_9_load = load i16 %HH_V_9"   --->   Operation 205 'load' 'HH_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%HH_V_10_load = load i16 %HH_V_10"   --->   Operation 206 'load' 'HH_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%HH_V_11_load = load i16 %HH_V_11"   --->   Operation 207 'load' 'HH_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%HH_V_12_load = load i16 %HH_V_12"   --->   Operation 208 'load' 'HH_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%HH_V_13_load = load i16 %HH_V_13"   --->   Operation 209 'load' 'HH_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%HH_V_14_load = load i16 %HH_V_14"   --->   Operation 210 'load' 'HH_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%HH_V_15_load = load i16 %HH_V_15"   --->   Operation 211 'load' 'HH_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%HH_V_16_load = load i16 %HH_V_16"   --->   Operation 212 'load' 'HH_V_16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%HH_V_17_load = load i16 %HH_V_17"   --->   Operation 213 'load' 'HH_V_17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%HH_V_18_load = load i16 %HH_V_18"   --->   Operation 214 'load' 'HH_V_18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%HH_V_19_load = load i16 %HH_V_19"   --->   Operation 215 'load' 'HH_V_19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%HH_V_20_load = load i16 %HH_V_20"   --->   Operation 216 'load' 'HH_V_20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%HH_V_21_load = load i16 %HH_V_21"   --->   Operation 217 'load' 'HH_V_21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%HH_V_22_load = load i16 %HH_V_22"   --->   Operation 218 'load' 'HH_V_22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%HH_V_23_load = load i16 %HH_V_23"   --->   Operation 219 'load' 'HH_V_23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%HH_V_24_load = load i16 %HH_V_24"   --->   Operation 220 'load' 'HH_V_24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%HH_V_25_load = load i16 %HH_V_25"   --->   Operation 221 'load' 'HH_V_25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%HH_V_26_load = load i16 %HH_V_26"   --->   Operation 222 'load' 'HH_V_26_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3" [src/QRD.cpp:139]   --->   Operation 223 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%empty_403 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 224 'speclooptripcount' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.i.preheader" [src/QRD.cpp:139]   --->   Operation 225 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%HH_V_27_load = load i16 %HH_V_27" [src/QRD.cpp:141]   --->   Operation 226 'load' 'HH_V_27_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%HH_V_28_load = load i16 %HH_V_28" [src/QRD.cpp:141]   --->   Operation 227 'load' 'HH_V_28_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%HH_V_29_load = load i16 %HH_V_29" [src/QRD.cpp:141]   --->   Operation 228 'load' 'HH_V_29_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%HH_V_30_load = load i16 %HH_V_30" [src/QRD.cpp:141]   --->   Operation 229 'load' 'HH_V_30_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.67ns)   --->   "%agg_tmp_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %p_0_0_035692191_i, i16 0, i16 %p_0_0_035692194_i, i16 0, i16 %p_0_0_035692197_i, i16 0, i16 %p_0_0_035692200_i, i4 %i" [src/QRD.cpp:141]   --->   Operation 230 'mux' 'agg_tmp_i' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.67ns)   --->   "%agg_tmp82_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_27_load, i16 0, i16 %HH_V_28_load, i16 0, i16 %HH_V_29_load, i16 0, i16 %HH_V_30_load, i4 %i" [src/QRD.cpp:141]   --->   Operation 231 'mux' 'agg_tmp82_i' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [2/2] (3.61ns)   --->   "%call_ret1_i = call i128 @CORDIC_V, i16 %agg_tmp_i, i16 %agg_tmp82_i, i8 %cordic_phase_V30" [src/QRD.cpp:141]   --->   Operation 232 'call' 'call_ret1_i' <Predicate = (!tmp)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 233 [1/1] (0.67ns)   --->   "%agg_tmp89_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_load, i16 0, i16 %HH_V_4_load, i16 0, i16 %HH_V_5_load, i16 0, i16 %HH_V_6_load, i4 %i" [src/QRD.cpp:142]   --->   Operation 233 'mux' 'agg_tmp89_i' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.67ns)   --->   "%agg_tmp93_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_7_load, i16 0, i16 %HH_V_8_load, i16 0, i16 %HH_V_9_load, i16 0, i16 %HH_V_10_load, i4 %i" [src/QRD.cpp:142]   --->   Operation 234 'mux' 'agg_tmp93_i' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%i_15 = alloca i32 1"   --->   Operation 235 'alloca' 'i_15' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%HH_V_31 = alloca i32 1"   --->   Operation 236 'alloca' 'HH_V_31' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%HH_V_32 = alloca i32 1"   --->   Operation 237 'alloca' 'HH_V_32' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%HH_V_33 = alloca i32 1"   --->   Operation 238 'alloca' 'HH_V_33' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%HH_V_34 = alloca i32 1"   --->   Operation 239 'alloca' 'HH_V_34' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%HH_V_35 = alloca i32 1"   --->   Operation 240 'alloca' 'HH_V_35' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%HH_V_36 = alloca i32 1"   --->   Operation 241 'alloca' 'HH_V_36' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%HH_V_37 = alloca i32 1"   --->   Operation 242 'alloca' 'HH_V_37' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%HH_V_38 = alloca i32 1"   --->   Operation 243 'alloca' 'HH_V_38' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%HH_V_39 = alloca i32 1"   --->   Operation 244 'alloca' 'HH_V_39' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%HH_V_40 = alloca i32 1"   --->   Operation 245 'alloca' 'HH_V_40' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%HH_V_41 = alloca i32 1"   --->   Operation 246 'alloca' 'HH_V_41' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%HH_V_42 = alloca i32 1"   --->   Operation 247 'alloca' 'HH_V_42' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%HH_V_43 = alloca i32 1"   --->   Operation 248 'alloca' 'HH_V_43' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%HH_V_44 = alloca i32 1"   --->   Operation 249 'alloca' 'HH_V_44' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%agg_tmp378_0_i = alloca i32 1"   --->   Operation 250 'alloca' 'agg_tmp378_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%agg_tmp381_0_i = alloca i32 1"   --->   Operation 251 'alloca' 'agg_tmp381_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%agg_tmp388_0_i = alloca i32 1"   --->   Operation 252 'alloca' 'agg_tmp388_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%agg_tmp391_0_i = alloca i32 1"   --->   Operation 253 'alloca' 'agg_tmp391_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%agg_tmp398_0_i = alloca i32 1"   --->   Operation 254 'alloca' 'agg_tmp398_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%agg_tmp401_0_i = alloca i32 1"   --->   Operation 255 'alloca' 'agg_tmp401_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%agg_tmp408_0_i = alloca i32 1"   --->   Operation 256 'alloca' 'agg_tmp408_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%agg_tmp411_0_i = alloca i32 1"   --->   Operation 257 'alloca' 'agg_tmp411_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%agg_tmp418_0_i = alloca i32 1"   --->   Operation 258 'alloca' 'agg_tmp418_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%agg_tmp421_0_i = alloca i32 1"   --->   Operation 259 'alloca' 'agg_tmp421_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%agg_tmp428_0_i = alloca i32 1"   --->   Operation 260 'alloca' 'agg_tmp428_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%agg_tmp431_0_i = alloca i32 1"   --->   Operation 261 'alloca' 'agg_tmp431_0_i' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_25_load, i16 %agg_tmp431_0_i" [src/QRD.cpp:152]   --->   Operation 262 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 263 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_23_load, i16 %agg_tmp428_0_i" [src/QRD.cpp:152]   --->   Operation 263 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 264 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_17_load, i16 %agg_tmp421_0_i" [src/QRD.cpp:152]   --->   Operation 264 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 265 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_15_load, i16 %agg_tmp418_0_i" [src/QRD.cpp:152]   --->   Operation 265 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 266 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_9_load, i16 %agg_tmp411_0_i" [src/QRD.cpp:152]   --->   Operation 266 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 267 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_7_load, i16 %agg_tmp408_0_i" [src/QRD.cpp:152]   --->   Operation 267 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 268 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_21_load, i16 %agg_tmp401_0_i" [src/QRD.cpp:152]   --->   Operation 268 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 269 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_19_load, i16 %agg_tmp398_0_i" [src/QRD.cpp:152]   --->   Operation 269 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 270 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_13_load, i16 %agg_tmp391_0_i" [src/QRD.cpp:152]   --->   Operation 270 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 271 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_11_load, i16 %agg_tmp388_0_i" [src/QRD.cpp:152]   --->   Operation 271 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 272 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_5_load, i16 %agg_tmp381_0_i" [src/QRD.cpp:152]   --->   Operation 272 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 273 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_load, i16 %agg_tmp378_0_i" [src/QRD.cpp:152]   --->   Operation 273 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 274 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %p_0_0_035692200_i, i16 %HH_V_44" [src/QRD.cpp:152]   --->   Operation 274 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.42>
ST_4 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %p_0_0_035692194_i, i16 %HH_V_43" [src/QRD.cpp:152]   --->   Operation 275 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.42>
ST_4 : Operation 276 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_26_load, i16 %HH_V_42" [src/QRD.cpp:152]   --->   Operation 276 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 277 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_24_load, i16 %HH_V_41" [src/QRD.cpp:152]   --->   Operation 277 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 278 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_18_load, i16 %HH_V_40" [src/QRD.cpp:152]   --->   Operation 278 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 279 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_16_load, i16 %HH_V_39" [src/QRD.cpp:152]   --->   Operation 279 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 280 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_10_load, i16 %HH_V_38" [src/QRD.cpp:152]   --->   Operation 280 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 281 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_8_load, i16 %HH_V_37" [src/QRD.cpp:152]   --->   Operation 281 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 282 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_22_load, i16 %HH_V_36" [src/QRD.cpp:152]   --->   Operation 282 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 283 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_20_load, i16 %HH_V_35" [src/QRD.cpp:152]   --->   Operation 283 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 284 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_14_load, i16 %HH_V_34" [src/QRD.cpp:152]   --->   Operation 284 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 285 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_12_load, i16 %HH_V_33" [src/QRD.cpp:152]   --->   Operation 285 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 286 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_6_load, i16 %HH_V_32" [src/QRD.cpp:152]   --->   Operation 286 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 287 [1/1] (0.62ns)   --->   "%store_ln152 = store i16 %HH_V_4_load, i16 %HH_V_31" [src/QRD.cpp:152]   --->   Operation 287 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.62>
ST_4 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln152 = store i2 0, i2 %i_15" [src/QRD.cpp:152]   --->   Operation 288 'store' 'store_ln152' <Predicate = (tmp)> <Delay = 0.42>
ST_4 : Operation 289 [1/1] (0.42ns)   --->   "%br_ln152 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.i" [src/QRD.cpp:152]   --->   Operation 289 'br' 'br_ln152' <Predicate = (tmp)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/QRD.cpp:118]   --->   Operation 290 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/2] (9.11ns)   --->   "%call_ret1_i = call i128 @CORDIC_V, i16 %agg_tmp_i, i16 %agg_tmp82_i, i8 %cordic_phase_V30" [src/QRD.cpp:141]   --->   Operation 291 'call' 'call_ret1_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%temp_c1_o1 = extractvalue i128 %call_ret1_i" [src/QRD.cpp:141]   --->   Operation 292 'extractvalue' 'temp_c1_o1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%temp_c1_o2 = extractvalue i128 %call_ret1_i" [src/QRD.cpp:141]   --->   Operation 293 'extractvalue' 'temp_c1_o2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln142 = bitcast i64 %temp_c1_o2" [src/QRD.cpp:142]   --->   Operation 294 'bitcast' 'bitcast_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %bitcast_ln142" [src/QRD.cpp:142]   --->   Operation 295 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.37ns)   --->   "%ireg = xor i64 %bitcast_ln142, i64 9223372036854775808" [src/QRD.cpp:142]   --->   Operation 296 'xor' 'ireg' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln142, i32 63"   --->   Operation 297 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 298 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 299 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 300 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 301 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_s"   --->   Operation 302 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.10ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln578"   --->   Operation 303 'sub' 'man_V_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.40ns)   --->   "%man_V_7 = select i1 %tmp_46, i54 %zext_ln578, i54 %man_V_6"   --->   Operation 304 'select' 'man_V_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln142, i63 0"   --->   Operation 305 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit8876.i"   --->   Operation 306 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_5 : Operation 307 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 307 'sub' 'F2' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 308 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 309 'add' 'add_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 310 'sub' 'sub_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 311 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 312 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 313 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591, void, void"   --->   Operation 314 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590, void, void"   --->   Operation 315 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln611 = trunc i54 %man_V_7"   --->   Operation 316 'trunc' 'trunc_ln611' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 317 'partselect' 'tmp_91' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.84ns)   --->   "%icmp_ln612_15 = icmp_eq  i8 %tmp_91, i8 0"   --->   Operation 318 'icmp' 'icmp_ln612_15' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_15, void %ap_fixed_base.exit8876.i, void"   --->   Operation 319 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.57>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln590cast = trunc i31 %sext_ln590"   --->   Operation 320 'trunc' 'sext_ln590cast' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.90ns)   --->   "%shl_ln613 = shl i16 %trunc_ln611, i16 %sext_ln590cast"   --->   Operation 321 'shl' 'shl_ln613' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8876.i"   --->   Operation 322 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.57>
ST_5 : Operation 323 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 323 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594, void, void"   --->   Operation 324 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 325 'bitselect' 'tmp_153' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.17ns)   --->   "%select_ln597_35 = select i1 %tmp_153, i16 65535, i16 0"   --->   Operation 326 'select' 'select_ln597_35' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8876.i"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.57>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln595_71 = trunc i12 %sh_amt"   --->   Operation 328 'trunc' 'trunc_ln595_71' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i6 %trunc_ln595_71"   --->   Operation 329 'zext' 'zext_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (1.50ns)   --->   "%ashr_ln595 = ashr i54 %man_V_7, i54 %zext_ln595"   --->   Operation 330 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln595_72 = trunc i54 %ashr_ln595"   --->   Operation 331 'trunc' 'trunc_ln595_72' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8876.i"   --->   Operation 332 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.57>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln592_15 = trunc i54 %man_V_7"   --->   Operation 333 'trunc' 'trunc_ln592_15' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8876.i"   --->   Operation 334 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 0.57>
ST_5 : Operation 335 [1/1] (0.67ns)   --->   "%agg_tmp100_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_11_load, i16 0, i16 %HH_V_12_load, i16 0, i16 %HH_V_13_load, i16 0, i16 %HH_V_14_load, i4 %i" [src/QRD.cpp:143]   --->   Operation 335 'mux' 'agg_tmp100_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.67ns)   --->   "%agg_tmp104_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_15_load, i16 0, i16 %HH_V_16_load, i16 0, i16 %HH_V_17_load, i16 0, i16 %HH_V_18_load, i4 %i" [src/QRD.cpp:143]   --->   Operation 336 'mux' 'agg_tmp104_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%this_V_0_i = phi i16 %trunc_ln592_15, void, i16 %select_ln597_35, void, i16 %trunc_ln595_72, void, i16 %shl_ln613, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.split.i, i16 0, void"   --->   Operation 337 'phi' 'this_V_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [2/2] (2.59ns)   --->   "%call_ret4_i = call i128 @CORDIC_R, i16 %agg_tmp89_i, i16 %agg_tmp93_i, i16 %this_V_0_i, i8 %cordic_phase_V" [src/QRD.cpp:142]   --->   Operation 338 'call' 'call_ret4_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 9.11>
ST_7 : Operation 339 [1/2] (9.11ns)   --->   "%call_ret4_i = call i128 @CORDIC_R, i16 %agg_tmp89_i, i16 %agg_tmp93_i, i16 %this_V_0_i, i8 %cordic_phase_V" [src/QRD.cpp:142]   --->   Operation 339 'call' 'call_ret4_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%temp_c2_o1 = extractvalue i128 %call_ret4_i" [src/QRD.cpp:142]   --->   Operation 340 'extractvalue' 'temp_c2_o1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%temp_c2_o2 = extractvalue i128 %call_ret4_i" [src/QRD.cpp:142]   --->   Operation 341 'extractvalue' 'temp_c2_o2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit8847.i"   --->   Operation 342 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_7 : Operation 343 [1/1] (0.80ns)   --->   "%F2_122 = sub i12 1075, i12 %zext_ln501"   --->   Operation 343 'sub' 'F2_122' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.97ns)   --->   "%icmp_ln590_4 = icmp_sgt  i12 %F2_122, i12 8"   --->   Operation 344 'icmp' 'icmp_ln590_4' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.80ns)   --->   "%add_ln590_4 = add i12 %F2_122, i12 4088"   --->   Operation 345 'add' 'add_ln590_4' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/1] (0.80ns)   --->   "%sub_ln590_4 = sub i12 8, i12 %F2_122"   --->   Operation 346 'sub' 'sub_ln590_4' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.37ns)   --->   "%sh_amt_122 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4"   --->   Operation 347 'select' 'sh_amt_122' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln590_4 = sext i12 %sh_amt_122"   --->   Operation 348 'sext' 'sext_ln590_4' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.97ns)   --->   "%icmp_ln591_4 = icmp_eq  i12 %F2_122, i12 8"   --->   Operation 349 'icmp' 'icmp_ln591_4' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_4, void, void"   --->   Operation 350 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_4, void, void"   --->   Operation 351 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_4)> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln611_3 = trunc i54 %man_V_7"   --->   Operation 352 'trunc' 'trunc_ln611_3' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_122, i32 4, i32 11"   --->   Operation 353 'partselect' 'tmp_180' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.84ns)   --->   "%icmp_ln612_45 = icmp_eq  i8 %tmp_180, i8 0"   --->   Operation 354 'icmp' 'icmp_ln612_45' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_45, void %ap_fixed_base.exit8847.i, void"   --->   Operation 355 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4)> <Delay = 0.57>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln590_4cast = trunc i31 %sext_ln590_4"   --->   Operation 356 'trunc' 'sext_ln590_4cast' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4 & icmp_ln612_45)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.90ns)   --->   "%shl_ln613_4 = shl i16 %trunc_ln611_3, i16 %sext_ln590_4cast"   --->   Operation 357 'shl' 'shl_ln613_4' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4 & icmp_ln612_45)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8847.i"   --->   Operation 358 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & !icmp_ln590_4 & icmp_ln612_45)> <Delay = 0.57>
ST_7 : Operation 359 [1/1] (0.97ns)   --->   "%icmp_ln594_4 = icmp_ult  i12 %sh_amt_122, i12 54"   --->   Operation 359 'icmp' 'icmp_ln594_4' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_4, void, void"   --->   Operation 360 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 361 'bitselect' 'tmp_182' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & !icmp_ln594_4)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.17ns)   --->   "%select_ln597_45 = select i1 %tmp_182, i16 65535, i16 0"   --->   Operation 362 'select' 'select_ln597_45' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & !icmp_ln594_4)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8847.i"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & !icmp_ln594_4)> <Delay = 0.57>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln595_91 = trunc i12 %sh_amt_122"   --->   Operation 364 'trunc' 'trunc_ln595_91' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & icmp_ln594_4)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln595_4 = zext i6 %trunc_ln595_91"   --->   Operation 365 'zext' 'zext_ln595_4' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & icmp_ln594_4)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (1.50ns)   --->   "%ashr_ln595_4 = ashr i54 %man_V_7, i54 %zext_ln595_4"   --->   Operation 366 'ashr' 'ashr_ln595_4' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & icmp_ln594_4)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln595_92 = trunc i54 %ashr_ln595_4"   --->   Operation 367 'trunc' 'trunc_ln595_92' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & icmp_ln594_4)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8847.i"   --->   Operation 368 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_4 & icmp_ln590_4 & icmp_ln594_4)> <Delay = 0.57>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln592_45 = trunc i54 %man_V_7"   --->   Operation 369 'trunc' 'trunc_ln592_45' <Predicate = (!icmp_ln580 & icmp_ln591_4)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8847.i"   --->   Operation 370 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591_4)> <Delay = 0.57>
ST_7 : Operation 371 [1/1] (0.67ns)   --->   "%agg_tmp113_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_19_load, i16 0, i16 %HH_V_20_load, i16 0, i16 %HH_V_21_load, i16 0, i16 %HH_V_22_load, i4 %i" [src/QRD.cpp:144]   --->   Operation 371 'mux' 'agg_tmp113_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.67ns)   --->   "%agg_tmp117_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_V_23_load, i16 0, i16 %HH_V_24_load, i16 0, i16 %HH_V_25_load, i16 0, i16 %HH_V_26_load, i4 %i" [src/QRD.cpp:144]   --->   Operation 372 'mux' 'agg_tmp117_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.59>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%this_V_3_0_i = phi i16 %trunc_ln592_45, void, i16 %select_ln597_45, void, i16 %trunc_ln595_92, void, i16 %shl_ln613_4, void, i16 0, void %ap_fixed_base.exit8876.i, i16 0, void"   --->   Operation 373 'phi' 'this_V_3_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 374 [2/2] (2.59ns)   --->   "%call_ret7_i = call i128 @CORDIC_R, i16 %agg_tmp100_i, i16 %agg_tmp104_i, i16 %this_V_3_0_i, i8 %cordic_phase_V" [src/QRD.cpp:143]   --->   Operation 374 'call' 'call_ret7_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.11>
ST_9 : Operation 375 [1/2] (9.11ns)   --->   "%call_ret7_i = call i128 @CORDIC_R, i16 %agg_tmp100_i, i16 %agg_tmp104_i, i16 %this_V_3_0_i, i8 %cordic_phase_V" [src/QRD.cpp:143]   --->   Operation 375 'call' 'call_ret7_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%temp_c3_o1 = extractvalue i128 %call_ret7_i" [src/QRD.cpp:143]   --->   Operation 376 'extractvalue' 'temp_c3_o1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%temp_c3_o2 = extractvalue i128 %call_ret7_i" [src/QRD.cpp:143]   --->   Operation 377 'extractvalue' 'temp_c3_o2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit8818.i"   --->   Operation 378 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_9 : Operation 379 [1/1] (0.80ns)   --->   "%F2_133 = sub i12 1075, i12 %zext_ln501"   --->   Operation 379 'sub' 'F2_133' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (0.97ns)   --->   "%icmp_ln590_7 = icmp_sgt  i12 %F2_133, i12 8"   --->   Operation 380 'icmp' 'icmp_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.80ns)   --->   "%add_ln590_7 = add i12 %F2_133, i12 4088"   --->   Operation 381 'add' 'add_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/1] (0.80ns)   --->   "%sub_ln590_7 = sub i12 8, i12 %F2_133"   --->   Operation 382 'sub' 'sub_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/1] (0.37ns)   --->   "%sh_amt_133 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7"   --->   Operation 383 'select' 'sh_amt_133' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln590_7 = sext i12 %sh_amt_133"   --->   Operation 384 'sext' 'sext_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.97ns)   --->   "%icmp_ln591_7 = icmp_eq  i12 %F2_133, i12 8"   --->   Operation 385 'icmp' 'icmp_ln591_7' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_7, void, void"   --->   Operation 386 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_7, void, void"   --->   Operation 387 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7)> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln611_7 = trunc i54 %man_V_7"   --->   Operation 388 'trunc' 'trunc_ln611_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_133, i32 4, i32 11"   --->   Operation 389 'partselect' 'tmp_189' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.84ns)   --->   "%icmp_ln612_49 = icmp_eq  i8 %tmp_189, i8 0"   --->   Operation 390 'icmp' 'icmp_ln612_49' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_49, void %ap_fixed_base.exit8818.i, void"   --->   Operation 391 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.57>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln590_7cast = trunc i31 %sext_ln590_7"   --->   Operation 392 'trunc' 'sext_ln590_7cast' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_49)> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.90ns)   --->   "%shl_ln613_7 = shl i16 %trunc_ln611_7, i16 %sext_ln590_7cast"   --->   Operation 393 'shl' 'shl_ln613_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_49)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8818.i"   --->   Operation 394 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_49)> <Delay = 0.57>
ST_9 : Operation 395 [1/1] (0.97ns)   --->   "%icmp_ln594_7 = icmp_ult  i12 %sh_amt_133, i12 54"   --->   Operation 395 'icmp' 'icmp_ln594_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_7, void, void"   --->   Operation 396 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7)> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 397 'bitselect' 'tmp_192' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.17ns)   --->   "%select_ln597_49 = select i1 %tmp_192, i16 65535, i16 0"   --->   Operation 398 'select' 'select_ln597_49' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8818.i"   --->   Operation 399 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.57>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln595_99 = trunc i12 %sh_amt_133"   --->   Operation 400 'trunc' 'trunc_ln595_99' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln595_7 = zext i6 %trunc_ln595_99"   --->   Operation 401 'zext' 'zext_ln595_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (1.50ns)   --->   "%ashr_ln595_7 = ashr i54 %man_V_7, i54 %zext_ln595_7"   --->   Operation 402 'ashr' 'ashr_ln595_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln595_100 = trunc i54 %ashr_ln595_7"   --->   Operation 403 'trunc' 'trunc_ln595_100' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8818.i"   --->   Operation 404 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.57>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln592_49 = trunc i54 %man_V_7"   --->   Operation 405 'trunc' 'trunc_ln592_49' <Predicate = (!icmp_ln580 & icmp_ln591_7)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8818.i"   --->   Operation 406 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591_7)> <Delay = 0.57>

State 10 <SV = 9> <Delay = 2.59>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%this_V_6_0_i = phi i16 %trunc_ln592_49, void, i16 %select_ln597_49, void, i16 %trunc_ln595_100, void, i16 %shl_ln613_7, void, i16 0, void %ap_fixed_base.exit8847.i, i16 0, void"   --->   Operation 407 'phi' 'this_V_6_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [2/2] (2.59ns)   --->   "%call_ret10_i = call i128 @CORDIC_R, i16 %agg_tmp113_i, i16 %agg_tmp117_i, i16 %this_V_6_0_i, i8 %cordic_phase_V" [src/QRD.cpp:144]   --->   Operation 408 'call' 'call_ret10_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.11>
ST_11 : Operation 409 [1/2] (9.11ns)   --->   "%call_ret10_i = call i128 @CORDIC_R, i16 %agg_tmp113_i, i16 %agg_tmp117_i, i16 %this_V_6_0_i, i8 %cordic_phase_V" [src/QRD.cpp:144]   --->   Operation 409 'call' 'call_ret10_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%temp_c4_o1 = extractvalue i128 %call_ret10_i" [src/QRD.cpp:144]   --->   Operation 410 'extractvalue' 'temp_c4_o1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%temp_c4_o2 = extractvalue i128 %call_ret10_i" [src/QRD.cpp:144]   --->   Operation 411 'extractvalue' 'temp_c4_o2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %temp_c1_o1"   --->   Operation 412 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln564_40 = trunc i64 %ireg_2"   --->   Operation 413 'trunc' 'trunc_ln564_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 414 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 415 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i11 %exp_tmp_4"   --->   Operation 416 'zext' 'zext_ln501_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln574_48 = trunc i64 %ireg_2"   --->   Operation 417 'trunc' 'trunc_ln574_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_48"   --->   Operation 418 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i53 %p_Result_25"   --->   Operation 419 'zext' 'zext_ln578_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (1.10ns)   --->   "%man_V_210 = sub i54 0, i54 %zext_ln578_4"   --->   Operation 420 'sub' 'man_V_210' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (0.40ns)   --->   "%man_V_213 = select i1 %p_Result_24, i54 %man_V_210, i54 %zext_ln578_4"   --->   Operation 421 'select' 'man_V_213' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (1.13ns)   --->   "%icmp_ln580_4 = icmp_eq  i63 %trunc_ln564_40, i63 0"   --->   Operation 422 'icmp' 'icmp_ln580_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_4, void, void %ap_fixed_base.exit8789.i"   --->   Operation 423 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_11 : Operation 424 [1/1] (0.80ns)   --->   "%F2_137 = sub i12 1075, i12 %zext_ln501_4"   --->   Operation 424 'sub' 'F2_137' <Predicate = (!icmp_ln580_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.97ns)   --->   "%icmp_ln590_10 = icmp_sgt  i12 %F2_137, i12 8"   --->   Operation 425 'icmp' 'icmp_ln590_10' <Predicate = (!icmp_ln580_4)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.80ns)   --->   "%add_ln590_10 = add i12 %F2_137, i12 4088"   --->   Operation 426 'add' 'add_ln590_10' <Predicate = (!icmp_ln580_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.80ns)   --->   "%sub_ln590_10 = sub i12 8, i12 %F2_137"   --->   Operation 427 'sub' 'sub_ln590_10' <Predicate = (!icmp_ln580_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.37ns)   --->   "%sh_amt_137 = select i1 %icmp_ln590_10, i12 %add_ln590_10, i12 %sub_ln590_10"   --->   Operation 428 'select' 'sh_amt_137' <Predicate = (!icmp_ln580_4)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln590_10 = sext i12 %sh_amt_137"   --->   Operation 429 'sext' 'sext_ln590_10' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.97ns)   --->   "%icmp_ln591_10 = icmp_eq  i12 %F2_137, i12 8"   --->   Operation 430 'icmp' 'icmp_ln591_10' <Predicate = (!icmp_ln580_4)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_10, void, void"   --->   Operation 431 'br' 'br_ln191' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_10, void, void"   --->   Operation 432 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10)> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln611_11 = trunc i54 %man_V_213"   --->   Operation 433 'trunc' 'trunc_ln611_11' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_137, i32 4, i32 11"   --->   Operation 434 'partselect' 'tmp_200' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.84ns)   --->   "%icmp_ln612_53 = icmp_eq  i8 %tmp_200, i8 0"   --->   Operation 435 'icmp' 'icmp_ln612_53' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_53, void %ap_fixed_base.exit8789.i, void"   --->   Operation 436 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.57>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln590_10cast = trunc i31 %sext_ln590_10"   --->   Operation 437 'trunc' 'sext_ln590_10cast' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_53)> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.90ns)   --->   "%shl_ln613_10 = shl i16 %trunc_ln611_11, i16 %sext_ln590_10cast"   --->   Operation 438 'shl' 'shl_ln613_10' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_53)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 439 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8789.i"   --->   Operation 439 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_53)> <Delay = 0.57>
ST_11 : Operation 440 [1/1] (0.97ns)   --->   "%icmp_ln594_10 = icmp_ult  i12 %sh_amt_137, i12 54"   --->   Operation 440 'icmp' 'icmp_ln594_10' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_10, void, void"   --->   Operation 441 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 442 'bitselect' 'tmp_202' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.17ns)   --->   "%select_ln597_53 = select i1 %tmp_202, i16 65535, i16 0"   --->   Operation 443 'select' 'select_ln597_53' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8789.i"   --->   Operation 444 'br' 'br_ln0' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.57>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln595_107 = trunc i12 %sh_amt_137"   --->   Operation 445 'trunc' 'trunc_ln595_107' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln595_10 = zext i6 %trunc_ln595_107"   --->   Operation 446 'zext' 'zext_ln595_10' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (1.50ns)   --->   "%ashr_ln595_10 = ashr i54 %man_V_213, i54 %zext_ln595_10"   --->   Operation 447 'ashr' 'ashr_ln595_10' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln595_108 = trunc i54 %ashr_ln595_10"   --->   Operation 448 'trunc' 'trunc_ln595_108' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8789.i"   --->   Operation 449 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.57>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln592_53 = trunc i54 %man_V_213"   --->   Operation 450 'trunc' 'trunc_ln592_53' <Predicate = (!icmp_ln580_4 & icmp_ln591_10)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8789.i"   --->   Operation 451 'br' 'br_ln191' <Predicate = (!icmp_ln580_4 & icmp_ln591_10)> <Delay = 0.57>

State 12 <SV = 11> <Delay = 4.23>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%storemerge5_i8788_i = phi i16 %trunc_ln592_53, void, i16 %select_ln597_53, void, i16 %trunc_ln595_108, void, i16 %shl_ln613_10, void, i16 0, void %ap_fixed_base.exit8818.i, i16 0, void"   --->   Operation 452 'phi' 'storemerge5_i8788_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %i" [src/QRD.cpp:145]   --->   Operation 453 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.72ns)   --->   "%switch_ln145 = switch i3 %trunc_ln145, void %arrayidx81313.exit.i, i3 0, void %arrayidx86314.exit.thread.i, i3 2, void %arrayidx86314.exit.thread2573.i, i3 4, void %arrayidx86314.exit.thread2580.i" [src/QRD.cpp:145]   --->   Operation 454 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.72>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%ireg_15 = bitcast i64 %temp_c2_o1"   --->   Operation 455 'bitcast' 'ireg_15' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln564_48 = trunc i64 %ireg_15"   --->   Operation 456 'trunc' 'trunc_ln564_48' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63"   --->   Operation 457 'bitselect' 'p_Result_50' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_15, i32 52, i32 62"   --->   Operation 458 'partselect' 'exp_tmp_8' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln501_8 = zext i11 %exp_tmp_8"   --->   Operation 459 'zext' 'zext_ln501_8' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln574_56 = trunc i64 %ireg_15"   --->   Operation 460 'trunc' 'trunc_ln574_56' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_51 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_56"   --->   Operation 461 'bitconcatenate' 'p_Result_51' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln578_8 = zext i53 %p_Result_51"   --->   Operation 462 'zext' 'zext_ln578_8' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (1.10ns)   --->   "%man_V_286 = sub i54 0, i54 %zext_ln578_8"   --->   Operation 463 'sub' 'man_V_286' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.40ns)   --->   "%man_V_289 = select i1 %p_Result_50, i54 %man_V_286, i54 %zext_ln578_8"   --->   Operation 464 'select' 'man_V_289' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 465 [1/1] (1.13ns)   --->   "%icmp_ln580_8 = icmp_eq  i63 %trunc_ln564_48, i63 0"   --->   Operation 465 'icmp' 'icmp_ln580_8' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_8, void, void %arrayidx86314.exit.thread2580.i.ap_fixed_base.exit8412.i_crit_edge"   --->   Operation 466 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 467 [1/1] (0.80ns)   --->   "%F2_147 = sub i12 1075, i12 %zext_ln501_8"   --->   Operation 467 'sub' 'F2_147' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 468 [1/1] (0.97ns)   --->   "%icmp_ln590_16 = icmp_sgt  i12 %F2_147, i12 8"   --->   Operation 468 'icmp' 'icmp_ln590_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.80ns)   --->   "%add_ln590_16 = add i12 %F2_147, i12 4088"   --->   Operation 469 'add' 'add_ln590_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.80ns)   --->   "%sub_ln590_16 = sub i12 8, i12 %F2_147"   --->   Operation 470 'sub' 'sub_ln590_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 471 [1/1] (0.37ns)   --->   "%sh_amt_147 = select i1 %icmp_ln590_16, i12 %add_ln590_16, i12 %sub_ln590_16"   --->   Operation 471 'select' 'sh_amt_147' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln590_16 = sext i12 %sh_amt_147"   --->   Operation 472 'sext' 'sext_ln590_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 473 [1/1] (0.97ns)   --->   "%icmp_ln591_16 = icmp_eq  i12 %F2_147, i12 8"   --->   Operation 473 'icmp' 'icmp_ln591_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_16, void, void"   --->   Operation 474 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_16, void, void"   --->   Operation 475 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16)> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln611_21 = trunc i54 %man_V_289"   --->   Operation 476 'trunc' 'trunc_ln611_21' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_147, i32 4, i32 11"   --->   Operation 477 'partselect' 'tmp_224' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.84ns)   --->   "%icmp_ln612_63 = icmp_eq  i8 %tmp_224, i8 0"   --->   Operation 478 'icmp' 'icmp_ln612_63' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_63, void %.ap_fixed_base.exit8412.i_crit_edge, void"   --->   Operation 479 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_5"   --->   Operation 480 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & !icmp_ln612_63)> <Delay = 0.57>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8412.i"   --->   Operation 481 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & !icmp_ln612_63)> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln590_16cast = trunc i31 %sext_ln590_16"   --->   Operation 482 'trunc' 'sext_ln590_16cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_63)> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.90ns)   --->   "%shl_ln613_16 = shl i16 %trunc_ln611_21, i16 %sext_ln590_16cast"   --->   Operation 483 'shl' 'shl_ln613_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_63)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 484 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_16, i16 %HH_V_5"   --->   Operation 484 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_63)> <Delay = 0.57>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8412.i"   --->   Operation 485 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_63)> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.97ns)   --->   "%icmp_ln594_16 = icmp_ult  i12 %sh_amt_147, i12 54"   --->   Operation 486 'icmp' 'icmp_ln594_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_16, void, void"   --->   Operation 487 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16)> <Delay = 0.00>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63"   --->   Operation 488 'bitselect' 'tmp_232' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.17ns)   --->   "%select_ln597_63 = select i1 %tmp_232, i16 65535, i16 0"   --->   Operation 489 'select' 'select_ln597_63' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 490 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_63, i16 %HH_V_5"   --->   Operation 490 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.57>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8412.i"   --->   Operation 491 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln595_127 = trunc i12 %sh_amt_147"   --->   Operation 492 'trunc' 'trunc_ln595_127' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln595_16 = zext i6 %trunc_ln595_127"   --->   Operation 493 'zext' 'zext_ln595_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (1.50ns)   --->   "%ashr_ln595_16 = ashr i54 %man_V_289, i54 %zext_ln595_16"   --->   Operation 494 'ashr' 'ashr_ln595_16' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln595_128 = trunc i54 %ashr_ln595_16"   --->   Operation 495 'trunc' 'trunc_ln595_128' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 496 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_128, i16 %HH_V_5"   --->   Operation 496 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.57>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8412.i"   --->   Operation 497 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln592_63 = trunc i54 %man_V_289"   --->   Operation 498 'trunc' 'trunc_ln592_63' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_63, i16 %HH_V_5"   --->   Operation 499 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.57>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8412.i"   --->   Operation 500 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_5"   --->   Operation 501 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_8)> <Delay = 0.57>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8412.i"   --->   Operation 502 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%ireg_16 = bitcast i64 %temp_c2_o2"   --->   Operation 503 'bitcast' 'ireg_16' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln564_57 = trunc i64 %ireg_16"   --->   Operation 504 'trunc' 'trunc_ln564_57' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_16, i32 63"   --->   Operation 505 'bitselect' 'p_Result_52' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%exp_tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_16, i32 52, i32 62"   --->   Operation 506 'partselect' 'exp_tmp_134' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln501_12 = zext i11 %exp_tmp_134"   --->   Operation 507 'zext' 'zext_ln501_12' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln574_65 = trunc i64 %ireg_16"   --->   Operation 508 'trunc' 'trunc_ln574_65' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_53 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_65"   --->   Operation 509 'bitconcatenate' 'p_Result_53' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln578_12 = zext i53 %p_Result_53"   --->   Operation 510 'zext' 'zext_ln578_12' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (1.10ns)   --->   "%man_V_355 = sub i54 0, i54 %zext_ln578_12"   --->   Operation 511 'sub' 'man_V_355' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [1/1] (0.40ns)   --->   "%man_V_356 = select i1 %p_Result_52, i54 %man_V_355, i54 %zext_ln578_12"   --->   Operation 512 'select' 'man_V_356' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 513 [1/1] (1.13ns)   --->   "%icmp_ln580_12 = icmp_eq  i63 %trunc_ln564_57, i63 0"   --->   Operation 513 'icmp' 'icmp_ln580_12' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_12, void, void %ap_fixed_base.exit8412.i.ap_fixed_base.exit8383.i_crit_edge"   --->   Operation 514 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.80ns)   --->   "%F2_158 = sub i12 1075, i12 %zext_ln501_12"   --->   Operation 515 'sub' 'F2_158' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 516 [1/1] (0.97ns)   --->   "%icmp_ln590_22 = icmp_sgt  i12 %F2_158, i12 8"   --->   Operation 516 'icmp' 'icmp_ln590_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 517 [1/1] (0.80ns)   --->   "%add_ln590_22 = add i12 %F2_158, i12 4088"   --->   Operation 517 'add' 'add_ln590_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 518 [1/1] (0.80ns)   --->   "%sub_ln590_22 = sub i12 8, i12 %F2_158"   --->   Operation 518 'sub' 'sub_ln590_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 519 [1/1] (0.37ns)   --->   "%sh_amt_158 = select i1 %icmp_ln590_22, i12 %add_ln590_22, i12 %sub_ln590_22"   --->   Operation 519 'select' 'sh_amt_158' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln590_22 = sext i12 %sh_amt_158"   --->   Operation 520 'sext' 'sext_ln590_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.97ns)   --->   "%icmp_ln591_22 = icmp_eq  i12 %F2_158, i12 8"   --->   Operation 521 'icmp' 'icmp_ln591_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_22, void, void"   --->   Operation 522 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12)> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_22, void, void"   --->   Operation 523 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln611_32 = trunc i54 %man_V_356"   --->   Operation 524 'trunc' 'trunc_ln611_32' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_158, i32 4, i32 11"   --->   Operation 525 'partselect' 'tmp_252' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.84ns)   --->   "%icmp_ln612_74 = icmp_eq  i8 %tmp_252, i8 0"   --->   Operation 526 'icmp' 'icmp_ln612_74' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_74, void %.ap_fixed_base.exit8383.i_crit_edge, void"   --->   Operation 527 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_9"   --->   Operation 528 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & !icmp_ln612_74)> <Delay = 0.57>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8383.i"   --->   Operation 529 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & !icmp_ln612_74)> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln590_22cast = trunc i31 %sext_ln590_22"   --->   Operation 530 'trunc' 'sext_ln590_22cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_74)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.90ns)   --->   "%shl_ln613_22 = shl i16 %trunc_ln611_32, i16 %sext_ln590_22cast"   --->   Operation 531 'shl' 'shl_ln613_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_74)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 532 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_22, i16 %HH_V_9"   --->   Operation 532 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_74)> <Delay = 0.57>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8383.i"   --->   Operation 533 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_74)> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.97ns)   --->   "%icmp_ln594_22 = icmp_ult  i12 %sh_amt_158, i12 54"   --->   Operation 534 'icmp' 'icmp_ln594_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_22, void, void"   --->   Operation 535 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22)> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_16, i32 63"   --->   Operation 536 'bitselect' 'tmp_261' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.17ns)   --->   "%select_ln597_74 = select i1 %tmp_261, i16 65535, i16 0"   --->   Operation 537 'select' 'select_ln597_74' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 538 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_74, i16 %HH_V_9"   --->   Operation 538 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.57>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8383.i"   --->   Operation 539 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln595_149 = trunc i12 %sh_amt_158"   --->   Operation 540 'trunc' 'trunc_ln595_149' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln595_22 = zext i6 %trunc_ln595_149"   --->   Operation 541 'zext' 'zext_ln595_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (1.50ns)   --->   "%ashr_ln595_22 = ashr i54 %man_V_356, i54 %zext_ln595_22"   --->   Operation 542 'ashr' 'ashr_ln595_22' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln595_150 = trunc i54 %ashr_ln595_22"   --->   Operation 543 'trunc' 'trunc_ln595_150' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_150, i16 %HH_V_9"   --->   Operation 544 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.57>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8383.i"   --->   Operation 545 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln592_74 = trunc i54 %man_V_356"   --->   Operation 546 'trunc' 'trunc_ln592_74' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_74, i16 %HH_V_9"   --->   Operation 547 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.57>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8383.i"   --->   Operation 548 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_9"   --->   Operation 549 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_12)> <Delay = 0.57>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8383.i"   --->   Operation 550 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_12)> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%ireg_17 = bitcast i64 %temp_c3_o1"   --->   Operation 551 'bitcast' 'ireg_17' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln564_65 = trunc i64 %ireg_17"   --->   Operation 552 'trunc' 'trunc_ln564_65' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_17, i32 63"   --->   Operation 553 'bitselect' 'p_Result_54' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%exp_tmp_142 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_17, i32 52, i32 62"   --->   Operation 554 'partselect' 'exp_tmp_142' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln501_16 = zext i11 %exp_tmp_142"   --->   Operation 555 'zext' 'zext_ln501_16' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln574_73 = trunc i64 %ireg_17"   --->   Operation 556 'trunc' 'trunc_ln574_73' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_55 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_73"   --->   Operation 557 'bitconcatenate' 'p_Result_55' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln578_16 = zext i53 %p_Result_55"   --->   Operation 558 'zext' 'zext_ln578_16' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (1.10ns)   --->   "%man_V_379 = sub i54 0, i54 %zext_ln578_16"   --->   Operation 559 'sub' 'man_V_379' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 560 [1/1] (0.40ns)   --->   "%man_V_380 = select i1 %p_Result_54, i54 %man_V_379, i54 %zext_ln578_16"   --->   Operation 560 'select' 'man_V_380' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 561 [1/1] (1.13ns)   --->   "%icmp_ln580_16 = icmp_eq  i63 %trunc_ln564_65, i63 0"   --->   Operation 561 'icmp' 'icmp_ln580_16' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_16, void, void %ap_fixed_base.exit8383.i.ap_fixed_base.exit8354.i_crit_edge"   --->   Operation 562 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.80ns)   --->   "%F2_166 = sub i12 1075, i12 %zext_ln501_16"   --->   Operation 563 'sub' 'F2_166' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 564 [1/1] (0.97ns)   --->   "%icmp_ln590_28 = icmp_sgt  i12 %F2_166, i12 8"   --->   Operation 564 'icmp' 'icmp_ln590_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 565 [1/1] (0.80ns)   --->   "%add_ln590_28 = add i12 %F2_166, i12 4088"   --->   Operation 565 'add' 'add_ln590_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 566 [1/1] (0.80ns)   --->   "%sub_ln590_28 = sub i12 8, i12 %F2_166"   --->   Operation 566 'sub' 'sub_ln590_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 567 [1/1] (0.37ns)   --->   "%sh_amt_166 = select i1 %icmp_ln590_28, i12 %add_ln590_28, i12 %sub_ln590_28"   --->   Operation 567 'select' 'sh_amt_166' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln590_28 = sext i12 %sh_amt_166"   --->   Operation 568 'sext' 'sext_ln590_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.00>
ST_12 : Operation 569 [1/1] (0.97ns)   --->   "%icmp_ln591_28 = icmp_eq  i12 %F2_166, i12 8"   --->   Operation 569 'icmp' 'icmp_ln591_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_28, void, void"   --->   Operation 570 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16)> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_28, void, void"   --->   Operation 571 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln611_40 = trunc i54 %man_V_380"   --->   Operation 572 'trunc' 'trunc_ln611_40' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_166, i32 4, i32 11"   --->   Operation 573 'partselect' 'tmp_278' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.84ns)   --->   "%icmp_ln612_82 = icmp_eq  i8 %tmp_278, i8 0"   --->   Operation 574 'icmp' 'icmp_ln612_82' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_82, void %.ap_fixed_base.exit8354.i_crit_edge, void"   --->   Operation 575 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_13"   --->   Operation 576 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & !icmp_ln612_82)> <Delay = 0.57>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8354.i"   --->   Operation 577 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & !icmp_ln612_82)> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln590_28cast = trunc i31 %sext_ln590_28"   --->   Operation 578 'trunc' 'sext_ln590_28cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_82)> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.90ns)   --->   "%shl_ln613_28 = shl i16 %trunc_ln611_40, i16 %sext_ln590_28cast"   --->   Operation 579 'shl' 'shl_ln613_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_82)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 580 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_28, i16 %HH_V_13"   --->   Operation 580 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_82)> <Delay = 0.57>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8354.i"   --->   Operation 581 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_82)> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.97ns)   --->   "%icmp_ln594_28 = icmp_ult  i12 %sh_amt_166, i12 54"   --->   Operation 582 'icmp' 'icmp_ln594_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_28, void, void"   --->   Operation 583 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_17, i32 63"   --->   Operation 584 'bitselect' 'tmp_285' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.17ns)   --->   "%select_ln597_82 = select i1 %tmp_285, i16 65535, i16 0"   --->   Operation 585 'select' 'select_ln597_82' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_82, i16 %HH_V_13"   --->   Operation 586 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.57>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8354.i"   --->   Operation 587 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln595_165 = trunc i12 %sh_amt_166"   --->   Operation 588 'trunc' 'trunc_ln595_165' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln595_28 = zext i6 %trunc_ln595_165"   --->   Operation 589 'zext' 'zext_ln595_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (1.50ns)   --->   "%ashr_ln595_28 = ashr i54 %man_V_380, i54 %zext_ln595_28"   --->   Operation 590 'ashr' 'ashr_ln595_28' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln595_166 = trunc i54 %ashr_ln595_28"   --->   Operation 591 'trunc' 'trunc_ln595_166' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_166, i16 %HH_V_13"   --->   Operation 592 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.57>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8354.i"   --->   Operation 593 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln592_82 = trunc i54 %man_V_380"   --->   Operation 594 'trunc' 'trunc_ln592_82' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_82, i16 %HH_V_13"   --->   Operation 595 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.57>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8354.i"   --->   Operation 596 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_13"   --->   Operation 597 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_16)> <Delay = 0.57>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8354.i"   --->   Operation 598 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_16)> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (0.00ns)   --->   "%ireg_18 = bitcast i64 %temp_c3_o2"   --->   Operation 599 'bitcast' 'ireg_18' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln564_73 = trunc i64 %ireg_18"   --->   Operation 600 'trunc' 'trunc_ln564_73' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_18, i32 63"   --->   Operation 601 'bitselect' 'p_Result_56' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%exp_tmp_150 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_18, i32 52, i32 62"   --->   Operation 602 'partselect' 'exp_tmp_150' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln501_22 = zext i11 %exp_tmp_150"   --->   Operation 603 'zext' 'zext_ln501_22' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln574_81 = trunc i64 %ireg_18"   --->   Operation 604 'trunc' 'trunc_ln574_81' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_57 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_81"   --->   Operation 605 'bitconcatenate' 'p_Result_57' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln578_22 = zext i53 %p_Result_57"   --->   Operation 606 'zext' 'zext_ln578_22' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (1.10ns)   --->   "%man_V_404 = sub i54 0, i54 %zext_ln578_22"   --->   Operation 607 'sub' 'man_V_404' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [1/1] (0.40ns)   --->   "%man_V_405 = select i1 %p_Result_56, i54 %man_V_404, i54 %zext_ln578_22"   --->   Operation 608 'select' 'man_V_405' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 609 [1/1] (1.13ns)   --->   "%icmp_ln580_22 = icmp_eq  i63 %trunc_ln564_73, i63 0"   --->   Operation 609 'icmp' 'icmp_ln580_22' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_22, void, void %ap_fixed_base.exit8354.i.ap_fixed_base.exit8325.i_crit_edge"   --->   Operation 610 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (0.80ns)   --->   "%F2_175 = sub i12 1075, i12 %zext_ln501_22"   --->   Operation 611 'sub' 'F2_175' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 612 [1/1] (0.97ns)   --->   "%icmp_ln590_34 = icmp_sgt  i12 %F2_175, i12 8"   --->   Operation 612 'icmp' 'icmp_ln590_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.80ns)   --->   "%add_ln590_34 = add i12 %F2_175, i12 4088"   --->   Operation 613 'add' 'add_ln590_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [1/1] (0.80ns)   --->   "%sub_ln590_34 = sub i12 8, i12 %F2_175"   --->   Operation 614 'sub' 'sub_ln590_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [1/1] (0.37ns)   --->   "%sh_amt_175 = select i1 %icmp_ln590_34, i12 %add_ln590_34, i12 %sub_ln590_34"   --->   Operation 615 'select' 'sh_amt_175' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln590_34 = sext i12 %sh_amt_175"   --->   Operation 616 'sext' 'sext_ln590_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.00>
ST_12 : Operation 617 [1/1] (0.97ns)   --->   "%icmp_ln591_34 = icmp_eq  i12 %F2_175, i12 8"   --->   Operation 617 'icmp' 'icmp_ln591_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_34, void, void"   --->   Operation 618 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22)> <Delay = 0.00>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_34, void, void"   --->   Operation 619 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34)> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln611_49 = trunc i54 %man_V_405"   --->   Operation 620 'trunc' 'trunc_ln611_49' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_12 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_175, i32 4, i32 11"   --->   Operation 621 'partselect' 'tmp_303' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_12 : Operation 622 [1/1] (0.84ns)   --->   "%icmp_ln612_91 = icmp_eq  i8 %tmp_303, i8 0"   --->   Operation 622 'icmp' 'icmp_ln612_91' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_91, void %.ap_fixed_base.exit8325.i_crit_edge, void"   --->   Operation 623 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_17"   --->   Operation 624 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & !icmp_ln612_91)> <Delay = 0.57>
ST_12 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8325.i"   --->   Operation 625 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & !icmp_ln612_91)> <Delay = 0.00>
ST_12 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln590_34cast = trunc i31 %sext_ln590_34"   --->   Operation 626 'trunc' 'sext_ln590_34cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_91)> <Delay = 0.00>
ST_12 : Operation 627 [1/1] (0.90ns)   --->   "%shl_ln613_34 = shl i16 %trunc_ln611_49, i16 %sext_ln590_34cast"   --->   Operation 627 'shl' 'shl_ln613_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_91)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 628 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_34, i16 %HH_V_17"   --->   Operation 628 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_91)> <Delay = 0.57>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8325.i"   --->   Operation 629 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_91)> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.97ns)   --->   "%icmp_ln594_34 = icmp_ult  i12 %sh_amt_175, i12 54"   --->   Operation 630 'icmp' 'icmp_ln594_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_34, void, void"   --->   Operation 631 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_18, i32 63"   --->   Operation 632 'bitselect' 'tmp_312' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.17ns)   --->   "%select_ln597_91 = select i1 %tmp_312, i16 65535, i16 0"   --->   Operation 633 'select' 'select_ln597_91' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 634 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_91, i16 %HH_V_17"   --->   Operation 634 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.57>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8325.i"   --->   Operation 635 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln595_183 = trunc i12 %sh_amt_175"   --->   Operation 636 'trunc' 'trunc_ln595_183' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln595_34 = zext i6 %trunc_ln595_183"   --->   Operation 637 'zext' 'zext_ln595_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (1.50ns)   --->   "%ashr_ln595_34 = ashr i54 %man_V_405, i54 %zext_ln595_34"   --->   Operation 638 'ashr' 'ashr_ln595_34' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln595_184 = trunc i54 %ashr_ln595_34"   --->   Operation 639 'trunc' 'trunc_ln595_184' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_184, i16 %HH_V_17"   --->   Operation 640 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.57>
ST_12 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8325.i"   --->   Operation 641 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln592_91 = trunc i54 %man_V_405"   --->   Operation 642 'trunc' 'trunc_ln592_91' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_91, i16 %HH_V_17"   --->   Operation 643 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.57>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8325.i"   --->   Operation 644 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.00>
ST_12 : Operation 645 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_17"   --->   Operation 645 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_22)> <Delay = 0.57>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8325.i"   --->   Operation 646 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_22)> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%ireg_19 = bitcast i64 %temp_c4_o1"   --->   Operation 647 'bitcast' 'ireg_19' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln564_79 = trunc i64 %ireg_19"   --->   Operation 648 'trunc' 'trunc_ln564_79' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_19, i32 63"   --->   Operation 649 'bitselect' 'p_Result_58' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (0.00ns)   --->   "%exp_tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_19, i32 52, i32 62"   --->   Operation 650 'partselect' 'exp_tmp_156' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln501_29 = zext i11 %exp_tmp_156"   --->   Operation 651 'zext' 'zext_ln501_29' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln574_87 = trunc i64 %ireg_19"   --->   Operation 652 'trunc' 'trunc_ln574_87' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 653 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_87"   --->   Operation 653 'bitconcatenate' 'p_Result_59' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln578_29 = zext i53 %p_Result_59"   --->   Operation 654 'zext' 'zext_ln578_29' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 655 [1/1] (1.10ns)   --->   "%man_V_422 = sub i54 0, i54 %zext_ln578_29"   --->   Operation 655 'sub' 'man_V_422' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 656 [1/1] (0.40ns)   --->   "%man_V_423 = select i1 %p_Result_58, i54 %man_V_422, i54 %zext_ln578_29"   --->   Operation 656 'select' 'man_V_423' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 657 [1/1] (1.13ns)   --->   "%icmp_ln580_29 = icmp_eq  i63 %trunc_ln564_79, i63 0"   --->   Operation 657 'icmp' 'icmp_ln580_29' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_29, void, void %ap_fixed_base.exit8325.i.ap_fixed_base.exit8296.i_crit_edge"   --->   Operation 658 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 659 [1/1] (0.80ns)   --->   "%F2_181 = sub i12 1075, i12 %zext_ln501_29"   --->   Operation 659 'sub' 'F2_181' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 660 [1/1] (0.97ns)   --->   "%icmp_ln590_41 = icmp_sgt  i12 %F2_181, i12 8"   --->   Operation 660 'icmp' 'icmp_ln590_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 661 [1/1] (0.80ns)   --->   "%add_ln590_41 = add i12 %F2_181, i12 4088"   --->   Operation 661 'add' 'add_ln590_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 662 [1/1] (0.80ns)   --->   "%sub_ln590_41 = sub i12 8, i12 %F2_181"   --->   Operation 662 'sub' 'sub_ln590_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 663 [1/1] (0.37ns)   --->   "%sh_amt_181 = select i1 %icmp_ln590_41, i12 %add_ln590_41, i12 %sub_ln590_41"   --->   Operation 663 'select' 'sh_amt_181' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln590_41 = sext i12 %sh_amt_181"   --->   Operation 664 'sext' 'sext_ln590_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.97ns)   --->   "%icmp_ln591_41 = icmp_eq  i12 %F2_181, i12 8"   --->   Operation 665 'icmp' 'icmp_ln591_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_41, void, void"   --->   Operation 666 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29)> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_41, void, void"   --->   Operation 667 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln611_55 = trunc i54 %man_V_423"   --->   Operation 668 'trunc' 'trunc_ln611_55' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_181, i32 4, i32 11"   --->   Operation 669 'partselect' 'tmp_324' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.84ns)   --->   "%icmp_ln612_97 = icmp_eq  i8 %tmp_324, i8 0"   --->   Operation 670 'icmp' 'icmp_ln612_97' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_97, void %.ap_fixed_base.exit8296.i_crit_edge, void"   --->   Operation 671 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_12 : Operation 672 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_21"   --->   Operation 672 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & !icmp_ln612_97)> <Delay = 0.57>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8296.i"   --->   Operation 673 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & !icmp_ln612_97)> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln590_41cast = trunc i31 %sext_ln590_41"   --->   Operation 674 'trunc' 'sext_ln590_41cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_97)> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.90ns)   --->   "%shl_ln613_41 = shl i16 %trunc_ln611_55, i16 %sext_ln590_41cast"   --->   Operation 675 'shl' 'shl_ln613_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_97)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 676 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_41, i16 %HH_V_21"   --->   Operation 676 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_97)> <Delay = 0.57>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8296.i"   --->   Operation 677 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_97)> <Delay = 0.00>
ST_12 : Operation 678 [1/1] (0.97ns)   --->   "%icmp_ln594_41 = icmp_ult  i12 %sh_amt_181, i12 54"   --->   Operation 678 'icmp' 'icmp_ln594_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_41, void, void"   --->   Operation 679 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41)> <Delay = 0.00>
ST_12 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_19, i32 63"   --->   Operation 680 'bitselect' 'tmp_330' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 681 [1/1] (0.17ns)   --->   "%select_ln597_97 = select i1 %tmp_330, i16 65535, i16 0"   --->   Operation 681 'select' 'select_ln597_97' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 682 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_97, i16 %HH_V_21"   --->   Operation 682 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.57>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8296.i"   --->   Operation 683 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln595_195 = trunc i12 %sh_amt_181"   --->   Operation 684 'trunc' 'trunc_ln595_195' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln595_41 = zext i6 %trunc_ln595_195"   --->   Operation 685 'zext' 'zext_ln595_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 686 [1/1] (1.50ns)   --->   "%ashr_ln595_41 = ashr i54 %man_V_423, i54 %zext_ln595_41"   --->   Operation 686 'ashr' 'ashr_ln595_41' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln595_196 = trunc i54 %ashr_ln595_41"   --->   Operation 687 'trunc' 'trunc_ln595_196' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 688 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_196, i16 %HH_V_21"   --->   Operation 688 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.57>
ST_12 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8296.i"   --->   Operation 689 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln592_97 = trunc i54 %man_V_423"   --->   Operation 690 'trunc' 'trunc_ln592_97' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.00>
ST_12 : Operation 691 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_97, i16 %HH_V_21"   --->   Operation 691 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.57>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8296.i"   --->   Operation 692 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_21"   --->   Operation 693 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_29)> <Delay = 0.57>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8296.i"   --->   Operation 694 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_29)> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%ireg_20 = bitcast i64 %temp_c4_o2"   --->   Operation 695 'bitcast' 'ireg_20' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln564_85 = trunc i64 %ireg_20"   --->   Operation 696 'trunc' 'trunc_ln564_85' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_20, i32 63"   --->   Operation 697 'bitselect' 'p_Result_60' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (0.00ns)   --->   "%exp_tmp_162 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_20, i32 52, i32 62"   --->   Operation 698 'partselect' 'exp_tmp_162' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln501_36 = zext i11 %exp_tmp_162"   --->   Operation 699 'zext' 'zext_ln501_36' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln574_93 = trunc i64 %ireg_20"   --->   Operation 700 'trunc' 'trunc_ln574_93' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%p_Result_61 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_93"   --->   Operation 701 'bitconcatenate' 'p_Result_61' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln578_36 = zext i53 %p_Result_61"   --->   Operation 702 'zext' 'zext_ln578_36' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (1.10ns)   --->   "%man_V_440 = sub i54 0, i54 %zext_ln578_36"   --->   Operation 703 'sub' 'man_V_440' <Predicate = (trunc_ln145 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (0.40ns)   --->   "%man_V_441 = select i1 %p_Result_60, i54 %man_V_440, i54 %zext_ln578_36"   --->   Operation 704 'select' 'man_V_441' <Predicate = (trunc_ln145 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 705 [1/1] (1.13ns)   --->   "%icmp_ln580_36 = icmp_eq  i63 %trunc_ln564_85, i63 0"   --->   Operation 705 'icmp' 'icmp_ln580_36' <Predicate = (trunc_ln145 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_36, void, void %ap_fixed_base.exit8296.i.arrayidx121320.exit.i_crit_edge"   --->   Operation 706 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (0.80ns)   --->   "%F2_187 = sub i12 1075, i12 %zext_ln501_36"   --->   Operation 707 'sub' 'F2_187' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [1/1] (0.97ns)   --->   "%icmp_ln590_48 = icmp_sgt  i12 %F2_187, i12 8"   --->   Operation 708 'icmp' 'icmp_ln590_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [1/1] (0.80ns)   --->   "%add_ln590_48 = add i12 %F2_187, i12 4088"   --->   Operation 709 'add' 'add_ln590_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [1/1] (0.80ns)   --->   "%sub_ln590_48 = sub i12 8, i12 %F2_187"   --->   Operation 710 'sub' 'sub_ln590_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [1/1] (0.37ns)   --->   "%sh_amt_187 = select i1 %icmp_ln590_48, i12 %add_ln590_48, i12 %sub_ln590_48"   --->   Operation 711 'select' 'sh_amt_187' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln590_48 = sext i12 %sh_amt_187"   --->   Operation 712 'sext' 'sext_ln590_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.00>
ST_12 : Operation 713 [1/1] (0.97ns)   --->   "%icmp_ln591_48 = icmp_eq  i12 %F2_187, i12 8"   --->   Operation 713 'icmp' 'icmp_ln591_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_48, void, void"   --->   Operation 714 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36)> <Delay = 0.00>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_48, void, void"   --->   Operation 715 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48)> <Delay = 0.00>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln611_61 = trunc i54 %man_V_441"   --->   Operation 716 'trunc' 'trunc_ln611_61' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_12 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_187, i32 4, i32 11"   --->   Operation 717 'partselect' 'tmp_342' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (0.84ns)   --->   "%icmp_ln612_103 = icmp_eq  i8 %tmp_342, i8 0"   --->   Operation 718 'icmp' 'icmp_ln612_103' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_103, void %.arrayidx121320.exit.i_crit_edge1112, void"   --->   Operation 719 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_29"   --->   Operation 720 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_103)> <Delay = 0.00>
ST_12 : Operation 721 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_25"   --->   Operation 721 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_103)> <Delay = 0.57>
ST_12 : Operation 722 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 722 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_103)> <Delay = 0.42>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln590_48cast = trunc i31 %sext_ln590_48"   --->   Operation 723 'trunc' 'sext_ln590_48cast' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_103)> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.90ns)   --->   "%shl_ln613_48 = shl i16 %trunc_ln611_61, i16 %sext_ln590_48cast"   --->   Operation 724 'shl' 'shl_ln613_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_103)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 725 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_29"   --->   Operation 725 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_103)> <Delay = 0.00>
ST_12 : Operation 726 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_48, i16 %HH_V_25"   --->   Operation 726 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_103)> <Delay = 0.57>
ST_12 : Operation 727 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 727 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_103)> <Delay = 0.42>
ST_12 : Operation 728 [1/1] (0.97ns)   --->   "%icmp_ln594_48 = icmp_ult  i12 %sh_amt_187, i12 54"   --->   Operation 728 'icmp' 'icmp_ln594_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_48, void, void"   --->   Operation 729 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48)> <Delay = 0.00>
ST_12 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_20, i32 63"   --->   Operation 730 'bitselect' 'tmp_348' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 731 [1/1] (0.17ns)   --->   "%select_ln597_103 = select i1 %tmp_348, i16 65535, i16 0"   --->   Operation 731 'select' 'select_ln597_103' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_29"   --->   Operation 732 'store' 'store_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 733 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_103, i16 %HH_V_25"   --->   Operation 733 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.57>
ST_12 : Operation 734 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx121320.exit.i"   --->   Operation 734 'br' 'br_ln0' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.42>
ST_12 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln595_207 = trunc i12 %sh_amt_187"   --->   Operation 735 'trunc' 'trunc_ln595_207' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln595_48 = zext i6 %trunc_ln595_207"   --->   Operation 736 'zext' 'zext_ln595_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 737 [1/1] (1.50ns)   --->   "%ashr_ln595_48 = ashr i54 %man_V_441, i54 %zext_ln595_48"   --->   Operation 737 'ashr' 'ashr_ln595_48' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln595_208 = trunc i54 %ashr_ln595_48"   --->   Operation 738 'trunc' 'trunc_ln595_208' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_29"   --->   Operation 739 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_208, i16 %HH_V_25"   --->   Operation 740 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.57>
ST_12 : Operation 741 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 741 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.42>
ST_12 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln592_103 = trunc i54 %man_V_441"   --->   Operation 742 'trunc' 'trunc_ln592_103' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.00>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_29"   --->   Operation 743 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_103, i16 %HH_V_25"   --->   Operation 744 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.57>
ST_12 : Operation 745 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 745 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.42>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_29"   --->   Operation 746 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_36)> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_25"   --->   Operation 747 'store' 'store_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_36)> <Delay = 0.57>
ST_12 : Operation 748 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 748 'br' 'br_ln191' <Predicate = (trunc_ln145 == 4 & icmp_ln580_36)> <Delay = 0.42>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %temp_c2_o1"   --->   Operation 749 'bitcast' 'ireg_9' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln564_47 = trunc i64 %ireg_9"   --->   Operation 750 'trunc' 'trunc_ln564_47' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 751 'bitselect' 'p_Result_38' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 752 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 752 'partselect' 'exp_tmp_7' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln501_7 = zext i11 %exp_tmp_7"   --->   Operation 753 'zext' 'zext_ln501_7' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln574_55 = trunc i64 %ireg_9"   --->   Operation 754 'trunc' 'trunc_ln574_55' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%p_Result_39 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_55"   --->   Operation 755 'bitconcatenate' 'p_Result_39' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln578_7 = zext i53 %p_Result_39"   --->   Operation 756 'zext' 'zext_ln578_7' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 757 [1/1] (1.10ns)   --->   "%man_V_277 = sub i54 0, i54 %zext_ln578_7"   --->   Operation 757 'sub' 'man_V_277' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 758 [1/1] (0.40ns)   --->   "%man_V_280 = select i1 %p_Result_38, i54 %man_V_277, i54 %zext_ln578_7"   --->   Operation 758 'select' 'man_V_280' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 759 [1/1] (1.13ns)   --->   "%icmp_ln580_7 = icmp_eq  i63 %trunc_ln564_47, i63 0"   --->   Operation 759 'icmp' 'icmp_ln580_7' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_7, void, void %arrayidx86314.exit.thread2573.i.ap_fixed_base.exit8586.i_crit_edge"   --->   Operation 760 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 761 [1/1] (0.80ns)   --->   "%F2_146 = sub i12 1075, i12 %zext_ln501_7"   --->   Operation 761 'sub' 'F2_146' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 762 [1/1] (0.97ns)   --->   "%icmp_ln590_15 = icmp_sgt  i12 %F2_146, i12 8"   --->   Operation 762 'icmp' 'icmp_ln590_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 763 [1/1] (0.80ns)   --->   "%add_ln590_15 = add i12 %F2_146, i12 4088"   --->   Operation 763 'add' 'add_ln590_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 764 [1/1] (0.80ns)   --->   "%sub_ln590_15 = sub i12 8, i12 %F2_146"   --->   Operation 764 'sub' 'sub_ln590_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 765 [1/1] (0.37ns)   --->   "%sh_amt_146 = select i1 %icmp_ln590_15, i12 %add_ln590_15, i12 %sub_ln590_15"   --->   Operation 765 'select' 'sh_amt_146' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln590_15 = sext i12 %sh_amt_146"   --->   Operation 766 'sext' 'sext_ln590_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 767 [1/1] (0.97ns)   --->   "%icmp_ln591_15 = icmp_eq  i12 %F2_146, i12 8"   --->   Operation 767 'icmp' 'icmp_ln591_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_15, void, void"   --->   Operation 768 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_15, void, void"   --->   Operation 769 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15)> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln611_20 = trunc i54 %man_V_280"   --->   Operation 770 'trunc' 'trunc_ln611_20' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_146, i32 4, i32 11"   --->   Operation 771 'partselect' 'tmp_223' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.84ns)   --->   "%icmp_ln612_62 = icmp_eq  i8 %tmp_223, i8 0"   --->   Operation 772 'icmp' 'icmp_ln612_62' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_62, void %.ap_fixed_base.exit8586.i_crit_edge, void"   --->   Operation 773 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.00>
ST_12 : Operation 774 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_4"   --->   Operation 774 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & !icmp_ln612_62)> <Delay = 0.57>
ST_12 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8586.i"   --->   Operation 775 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & !icmp_ln612_62)> <Delay = 0.00>
ST_12 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln590_15cast = trunc i31 %sext_ln590_15"   --->   Operation 776 'trunc' 'sext_ln590_15cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_62)> <Delay = 0.00>
ST_12 : Operation 777 [1/1] (0.90ns)   --->   "%shl_ln613_15 = shl i16 %trunc_ln611_20, i16 %sext_ln590_15cast"   --->   Operation 777 'shl' 'shl_ln613_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_62)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 778 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_15, i16 %HH_V_4"   --->   Operation 778 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_62)> <Delay = 0.57>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8586.i"   --->   Operation 779 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_62)> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.97ns)   --->   "%icmp_ln594_15 = icmp_ult  i12 %sh_amt_146, i12 54"   --->   Operation 780 'icmp' 'icmp_ln594_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_15, void, void"   --->   Operation 781 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15)> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 782 'bitselect' 'tmp_231' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (0.17ns)   --->   "%select_ln597_62 = select i1 %tmp_231, i16 65535, i16 0"   --->   Operation 783 'select' 'select_ln597_62' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 784 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_62, i16 %HH_V_4"   --->   Operation 784 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.57>
ST_12 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8586.i"   --->   Operation 785 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln595_125 = trunc i12 %sh_amt_146"   --->   Operation 786 'trunc' 'trunc_ln595_125' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln595_15 = zext i6 %trunc_ln595_125"   --->   Operation 787 'zext' 'zext_ln595_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 788 [1/1] (1.50ns)   --->   "%ashr_ln595_15 = ashr i54 %man_V_280, i54 %zext_ln595_15"   --->   Operation 788 'ashr' 'ashr_ln595_15' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln595_126 = trunc i54 %ashr_ln595_15"   --->   Operation 789 'trunc' 'trunc_ln595_126' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 790 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_126, i16 %HH_V_4"   --->   Operation 790 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.57>
ST_12 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8586.i"   --->   Operation 791 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_12 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln592_62 = trunc i54 %man_V_280"   --->   Operation 792 'trunc' 'trunc_ln592_62' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & icmp_ln591_15)> <Delay = 0.00>
ST_12 : Operation 793 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_62, i16 %HH_V_4"   --->   Operation 793 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & icmp_ln591_15)> <Delay = 0.57>
ST_12 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8586.i"   --->   Operation 794 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_7 & icmp_ln591_15)> <Delay = 0.00>
ST_12 : Operation 795 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_4"   --->   Operation 795 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_7)> <Delay = 0.57>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8586.i"   --->   Operation 796 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 797 [1/1] (0.00ns)   --->   "%ireg_10 = bitcast i64 %temp_c2_o2"   --->   Operation 797 'bitcast' 'ireg_10' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln564_56 = trunc i64 %ireg_10"   --->   Operation 798 'trunc' 'trunc_ln564_56' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 799 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 799 'bitselect' 'p_Result_40' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 800 [1/1] (0.00ns)   --->   "%exp_tmp_133 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62"   --->   Operation 800 'partselect' 'exp_tmp_133' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln501_11 = zext i11 %exp_tmp_133"   --->   Operation 801 'zext' 'zext_ln501_11' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln574_64 = trunc i64 %ireg_10"   --->   Operation 802 'trunc' 'trunc_ln574_64' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%p_Result_41 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_64"   --->   Operation 803 'bitconcatenate' 'p_Result_41' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln578_11 = zext i53 %p_Result_41"   --->   Operation 804 'zext' 'zext_ln578_11' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (1.10ns)   --->   "%man_V_352 = sub i54 0, i54 %zext_ln578_11"   --->   Operation 805 'sub' 'man_V_352' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 806 [1/1] (0.40ns)   --->   "%man_V_353 = select i1 %p_Result_40, i54 %man_V_352, i54 %zext_ln578_11"   --->   Operation 806 'select' 'man_V_353' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 807 [1/1] (1.13ns)   --->   "%icmp_ln580_11 = icmp_eq  i63 %trunc_ln564_56, i63 0"   --->   Operation 807 'icmp' 'icmp_ln580_11' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_11, void, void %ap_fixed_base.exit8586.i.ap_fixed_base.exit8557.i_crit_edge"   --->   Operation 808 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 809 [1/1] (0.80ns)   --->   "%F2_157 = sub i12 1075, i12 %zext_ln501_11"   --->   Operation 809 'sub' 'F2_157' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [1/1] (0.97ns)   --->   "%icmp_ln590_21 = icmp_sgt  i12 %F2_157, i12 8"   --->   Operation 810 'icmp' 'icmp_ln590_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 811 [1/1] (0.80ns)   --->   "%add_ln590_21 = add i12 %F2_157, i12 4088"   --->   Operation 811 'add' 'add_ln590_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 812 [1/1] (0.80ns)   --->   "%sub_ln590_21 = sub i12 8, i12 %F2_157"   --->   Operation 812 'sub' 'sub_ln590_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 813 [1/1] (0.37ns)   --->   "%sh_amt_157 = select i1 %icmp_ln590_21, i12 %add_ln590_21, i12 %sub_ln590_21"   --->   Operation 813 'select' 'sh_amt_157' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln590_21 = sext i12 %sh_amt_157"   --->   Operation 814 'sext' 'sext_ln590_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.00>
ST_12 : Operation 815 [1/1] (0.97ns)   --->   "%icmp_ln591_21 = icmp_eq  i12 %F2_157, i12 8"   --->   Operation 815 'icmp' 'icmp_ln591_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_21, void, void"   --->   Operation 816 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11)> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_21, void, void"   --->   Operation 817 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21)> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln611_31 = trunc i54 %man_V_353"   --->   Operation 818 'trunc' 'trunc_ln611_31' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_157, i32 4, i32 11"   --->   Operation 819 'partselect' 'tmp_251' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.84ns)   --->   "%icmp_ln612_73 = icmp_eq  i8 %tmp_251, i8 0"   --->   Operation 820 'icmp' 'icmp_ln612_73' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_73, void %.ap_fixed_base.exit8557.i_crit_edge, void"   --->   Operation 821 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.00>
ST_12 : Operation 822 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_8"   --->   Operation 822 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & !icmp_ln612_73)> <Delay = 0.57>
ST_12 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8557.i"   --->   Operation 823 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & !icmp_ln612_73)> <Delay = 0.00>
ST_12 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln590_21cast = trunc i31 %sext_ln590_21"   --->   Operation 824 'trunc' 'sext_ln590_21cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_73)> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.90ns)   --->   "%shl_ln613_21 = shl i16 %trunc_ln611_31, i16 %sext_ln590_21cast"   --->   Operation 825 'shl' 'shl_ln613_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_73)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 826 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_21, i16 %HH_V_8"   --->   Operation 826 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_73)> <Delay = 0.57>
ST_12 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8557.i"   --->   Operation 827 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_73)> <Delay = 0.00>
ST_12 : Operation 828 [1/1] (0.97ns)   --->   "%icmp_ln594_21 = icmp_ult  i12 %sh_amt_157, i12 54"   --->   Operation 828 'icmp' 'icmp_ln594_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 829 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_21, void, void"   --->   Operation 829 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21)> <Delay = 0.00>
ST_12 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 830 'bitselect' 'tmp_260' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 831 [1/1] (0.17ns)   --->   "%select_ln597_73 = select i1 %tmp_260, i16 65535, i16 0"   --->   Operation 831 'select' 'select_ln597_73' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 832 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_73, i16 %HH_V_8"   --->   Operation 832 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.57>
ST_12 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8557.i"   --->   Operation 833 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln595_147 = trunc i12 %sh_amt_157"   --->   Operation 834 'trunc' 'trunc_ln595_147' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln595_21 = zext i6 %trunc_ln595_147"   --->   Operation 835 'zext' 'zext_ln595_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (1.50ns)   --->   "%ashr_ln595_21 = ashr i54 %man_V_353, i54 %zext_ln595_21"   --->   Operation 836 'ashr' 'ashr_ln595_21' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln595_148 = trunc i54 %ashr_ln595_21"   --->   Operation 837 'trunc' 'trunc_ln595_148' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 838 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_148, i16 %HH_V_8"   --->   Operation 838 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.57>
ST_12 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8557.i"   --->   Operation 839 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_12 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln592_73 = trunc i54 %man_V_353"   --->   Operation 840 'trunc' 'trunc_ln592_73' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & icmp_ln591_21)> <Delay = 0.00>
ST_12 : Operation 841 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_73, i16 %HH_V_8"   --->   Operation 841 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & icmp_ln591_21)> <Delay = 0.57>
ST_12 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8557.i"   --->   Operation 842 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_11 & icmp_ln591_21)> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_8"   --->   Operation 843 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_11)> <Delay = 0.57>
ST_12 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8557.i"   --->   Operation 844 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_11)> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.00ns)   --->   "%ireg_11 = bitcast i64 %temp_c3_o1"   --->   Operation 845 'bitcast' 'ireg_11' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln564_64 = trunc i64 %ireg_11"   --->   Operation 846 'trunc' 'trunc_ln564_64' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 847 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 847 'bitselect' 'p_Result_42' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 848 [1/1] (0.00ns)   --->   "%exp_tmp_141 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62"   --->   Operation 848 'partselect' 'exp_tmp_141' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln501_15 = zext i11 %exp_tmp_141"   --->   Operation 849 'zext' 'zext_ln501_15' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln574_72 = trunc i64 %ireg_11"   --->   Operation 850 'trunc' 'trunc_ln574_72' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 851 [1/1] (0.00ns)   --->   "%p_Result_43 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_72"   --->   Operation 851 'bitconcatenate' 'p_Result_43' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln578_15 = zext i53 %p_Result_43"   --->   Operation 852 'zext' 'zext_ln578_15' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (1.10ns)   --->   "%man_V_376 = sub i54 0, i54 %zext_ln578_15"   --->   Operation 853 'sub' 'man_V_376' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 854 [1/1] (0.40ns)   --->   "%man_V_377 = select i1 %p_Result_42, i54 %man_V_376, i54 %zext_ln578_15"   --->   Operation 854 'select' 'man_V_377' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 855 [1/1] (1.13ns)   --->   "%icmp_ln580_15 = icmp_eq  i63 %trunc_ln564_64, i63 0"   --->   Operation 855 'icmp' 'icmp_ln580_15' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_15, void, void %ap_fixed_base.exit8557.i.ap_fixed_base.exit8528.i_crit_edge"   --->   Operation 856 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 857 [1/1] (0.80ns)   --->   "%F2_165 = sub i12 1075, i12 %zext_ln501_15"   --->   Operation 857 'sub' 'F2_165' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 858 [1/1] (0.97ns)   --->   "%icmp_ln590_27 = icmp_sgt  i12 %F2_165, i12 8"   --->   Operation 858 'icmp' 'icmp_ln590_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 859 [1/1] (0.80ns)   --->   "%add_ln590_27 = add i12 %F2_165, i12 4088"   --->   Operation 859 'add' 'add_ln590_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 860 [1/1] (0.80ns)   --->   "%sub_ln590_27 = sub i12 8, i12 %F2_165"   --->   Operation 860 'sub' 'sub_ln590_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 861 [1/1] (0.37ns)   --->   "%sh_amt_165 = select i1 %icmp_ln590_27, i12 %add_ln590_27, i12 %sub_ln590_27"   --->   Operation 861 'select' 'sh_amt_165' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln590_27 = sext i12 %sh_amt_165"   --->   Operation 862 'sext' 'sext_ln590_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.97ns)   --->   "%icmp_ln591_27 = icmp_eq  i12 %F2_165, i12 8"   --->   Operation 863 'icmp' 'icmp_ln591_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_27, void, void"   --->   Operation 864 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15)> <Delay = 0.00>
ST_12 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_27, void, void"   --->   Operation 865 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27)> <Delay = 0.00>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln611_39 = trunc i54 %man_V_377"   --->   Operation 866 'trunc' 'trunc_ln611_39' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.00>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_165, i32 4, i32 11"   --->   Operation 867 'partselect' 'tmp_277' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.84ns)   --->   "%icmp_ln612_81 = icmp_eq  i8 %tmp_277, i8 0"   --->   Operation 868 'icmp' 'icmp_ln612_81' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_81, void %.ap_fixed_base.exit8528.i_crit_edge, void"   --->   Operation 869 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.00>
ST_12 : Operation 870 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_12"   --->   Operation 870 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & !icmp_ln612_81)> <Delay = 0.57>
ST_12 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8528.i"   --->   Operation 871 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & !icmp_ln612_81)> <Delay = 0.00>
ST_12 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln590_27cast = trunc i31 %sext_ln590_27"   --->   Operation 872 'trunc' 'sext_ln590_27cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_81)> <Delay = 0.00>
ST_12 : Operation 873 [1/1] (0.90ns)   --->   "%shl_ln613_27 = shl i16 %trunc_ln611_39, i16 %sext_ln590_27cast"   --->   Operation 873 'shl' 'shl_ln613_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_81)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 874 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_27, i16 %HH_V_12"   --->   Operation 874 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_81)> <Delay = 0.57>
ST_12 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8528.i"   --->   Operation 875 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_81)> <Delay = 0.00>
ST_12 : Operation 876 [1/1] (0.97ns)   --->   "%icmp_ln594_27 = icmp_ult  i12 %sh_amt_165, i12 54"   --->   Operation 876 'icmp' 'icmp_ln594_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_27, void, void"   --->   Operation 877 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27)> <Delay = 0.00>
ST_12 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 878 'bitselect' 'tmp_284' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 879 [1/1] (0.17ns)   --->   "%select_ln597_81 = select i1 %tmp_284, i16 65535, i16 0"   --->   Operation 879 'select' 'select_ln597_81' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 880 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_81, i16 %HH_V_12"   --->   Operation 880 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.57>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8528.i"   --->   Operation 881 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln595_163 = trunc i12 %sh_amt_165"   --->   Operation 882 'trunc' 'trunc_ln595_163' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln595_27 = zext i6 %trunc_ln595_163"   --->   Operation 883 'zext' 'zext_ln595_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 884 [1/1] (1.50ns)   --->   "%ashr_ln595_27 = ashr i54 %man_V_377, i54 %zext_ln595_27"   --->   Operation 884 'ashr' 'ashr_ln595_27' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln595_164 = trunc i54 %ashr_ln595_27"   --->   Operation 885 'trunc' 'trunc_ln595_164' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_164, i16 %HH_V_12"   --->   Operation 886 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.57>
ST_12 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8528.i"   --->   Operation 887 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln592_81 = trunc i54 %man_V_377"   --->   Operation 888 'trunc' 'trunc_ln592_81' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & icmp_ln591_27)> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_81, i16 %HH_V_12"   --->   Operation 889 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & icmp_ln591_27)> <Delay = 0.57>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8528.i"   --->   Operation 890 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_15 & icmp_ln591_27)> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_12"   --->   Operation 891 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_15)> <Delay = 0.57>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8528.i"   --->   Operation 892 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_15)> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%ireg_12 = bitcast i64 %temp_c3_o2"   --->   Operation 893 'bitcast' 'ireg_12' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln564_72 = trunc i64 %ireg_12"   --->   Operation 894 'trunc' 'trunc_ln564_72' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63"   --->   Operation 895 'bitselect' 'p_Result_44' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%exp_tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_12, i32 52, i32 62"   --->   Operation 896 'partselect' 'exp_tmp_149' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln501_21 = zext i11 %exp_tmp_149"   --->   Operation 897 'zext' 'zext_ln501_21' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln574_80 = trunc i64 %ireg_12"   --->   Operation 898 'trunc' 'trunc_ln574_80' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%p_Result_45 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_80"   --->   Operation 899 'bitconcatenate' 'p_Result_45' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln578_21 = zext i53 %p_Result_45"   --->   Operation 900 'zext' 'zext_ln578_21' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (1.10ns)   --->   "%man_V_401 = sub i54 0, i54 %zext_ln578_21"   --->   Operation 901 'sub' 'man_V_401' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 902 [1/1] (0.40ns)   --->   "%man_V_402 = select i1 %p_Result_44, i54 %man_V_401, i54 %zext_ln578_21"   --->   Operation 902 'select' 'man_V_402' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 903 [1/1] (1.13ns)   --->   "%icmp_ln580_21 = icmp_eq  i63 %trunc_ln564_72, i63 0"   --->   Operation 903 'icmp' 'icmp_ln580_21' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 904 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_21, void, void %ap_fixed_base.exit8528.i.ap_fixed_base.exit8499.i_crit_edge"   --->   Operation 904 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.80ns)   --->   "%F2_174 = sub i12 1075, i12 %zext_ln501_21"   --->   Operation 905 'sub' 'F2_174' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 906 [1/1] (0.97ns)   --->   "%icmp_ln590_33 = icmp_sgt  i12 %F2_174, i12 8"   --->   Operation 906 'icmp' 'icmp_ln590_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 907 [1/1] (0.80ns)   --->   "%add_ln590_33 = add i12 %F2_174, i12 4088"   --->   Operation 907 'add' 'add_ln590_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 908 [1/1] (0.80ns)   --->   "%sub_ln590_33 = sub i12 8, i12 %F2_174"   --->   Operation 908 'sub' 'sub_ln590_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 909 [1/1] (0.37ns)   --->   "%sh_amt_174 = select i1 %icmp_ln590_33, i12 %add_ln590_33, i12 %sub_ln590_33"   --->   Operation 909 'select' 'sh_amt_174' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln590_33 = sext i12 %sh_amt_174"   --->   Operation 910 'sext' 'sext_ln590_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.00>
ST_12 : Operation 911 [1/1] (0.97ns)   --->   "%icmp_ln591_33 = icmp_eq  i12 %F2_174, i12 8"   --->   Operation 911 'icmp' 'icmp_ln591_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 912 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_33, void, void"   --->   Operation 912 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21)> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_33, void, void"   --->   Operation 913 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33)> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln611_48 = trunc i54 %man_V_402"   --->   Operation 914 'trunc' 'trunc_ln611_48' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_174, i32 4, i32 11"   --->   Operation 915 'partselect' 'tmp_302' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.84ns)   --->   "%icmp_ln612_90 = icmp_eq  i8 %tmp_302, i8 0"   --->   Operation 916 'icmp' 'icmp_ln612_90' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_90, void %.ap_fixed_base.exit8499.i_crit_edge, void"   --->   Operation 917 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.00>
ST_12 : Operation 918 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_16"   --->   Operation 918 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & !icmp_ln612_90)> <Delay = 0.57>
ST_12 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8499.i"   --->   Operation 919 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & !icmp_ln612_90)> <Delay = 0.00>
ST_12 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln590_33cast = trunc i31 %sext_ln590_33"   --->   Operation 920 'trunc' 'sext_ln590_33cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_90)> <Delay = 0.00>
ST_12 : Operation 921 [1/1] (0.90ns)   --->   "%shl_ln613_33 = shl i16 %trunc_ln611_48, i16 %sext_ln590_33cast"   --->   Operation 921 'shl' 'shl_ln613_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_90)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 922 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_33, i16 %HH_V_16"   --->   Operation 922 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_90)> <Delay = 0.57>
ST_12 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8499.i"   --->   Operation 923 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_90)> <Delay = 0.00>
ST_12 : Operation 924 [1/1] (0.97ns)   --->   "%icmp_ln594_33 = icmp_ult  i12 %sh_amt_174, i12 54"   --->   Operation 924 'icmp' 'icmp_ln594_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_33, void, void"   --->   Operation 925 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33)> <Delay = 0.00>
ST_12 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63"   --->   Operation 926 'bitselect' 'tmp_311' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 927 [1/1] (0.17ns)   --->   "%select_ln597_90 = select i1 %tmp_311, i16 65535, i16 0"   --->   Operation 927 'select' 'select_ln597_90' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 928 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_90, i16 %HH_V_16"   --->   Operation 928 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.57>
ST_12 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8499.i"   --->   Operation 929 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln595_181 = trunc i12 %sh_amt_174"   --->   Operation 930 'trunc' 'trunc_ln595_181' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln595_33 = zext i6 %trunc_ln595_181"   --->   Operation 931 'zext' 'zext_ln595_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (1.50ns)   --->   "%ashr_ln595_33 = ashr i54 %man_V_402, i54 %zext_ln595_33"   --->   Operation 932 'ashr' 'ashr_ln595_33' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln595_182 = trunc i54 %ashr_ln595_33"   --->   Operation 933 'trunc' 'trunc_ln595_182' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_182, i16 %HH_V_16"   --->   Operation 934 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.57>
ST_12 : Operation 935 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8499.i"   --->   Operation 935 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln592_90 = trunc i54 %man_V_402"   --->   Operation 936 'trunc' 'trunc_ln592_90' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & icmp_ln591_33)> <Delay = 0.00>
ST_12 : Operation 937 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_90, i16 %HH_V_16"   --->   Operation 937 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & icmp_ln591_33)> <Delay = 0.57>
ST_12 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8499.i"   --->   Operation 938 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_21 & icmp_ln591_33)> <Delay = 0.00>
ST_12 : Operation 939 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_16"   --->   Operation 939 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_21)> <Delay = 0.57>
ST_12 : Operation 940 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8499.i"   --->   Operation 940 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_21)> <Delay = 0.00>
ST_12 : Operation 941 [1/1] (0.00ns)   --->   "%ireg_13 = bitcast i64 %temp_c4_o1"   --->   Operation 941 'bitcast' 'ireg_13' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln564_78 = trunc i64 %ireg_13"   --->   Operation 942 'trunc' 'trunc_ln564_78' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 943 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63"   --->   Operation 943 'bitselect' 'p_Result_46' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 944 [1/1] (0.00ns)   --->   "%exp_tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_13, i32 52, i32 62"   --->   Operation 944 'partselect' 'exp_tmp_155' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln501_28 = zext i11 %exp_tmp_155"   --->   Operation 945 'zext' 'zext_ln501_28' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln574_86 = trunc i64 %ireg_13"   --->   Operation 946 'trunc' 'trunc_ln574_86' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 947 [1/1] (0.00ns)   --->   "%p_Result_47 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_86"   --->   Operation 947 'bitconcatenate' 'p_Result_47' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln578_28 = zext i53 %p_Result_47"   --->   Operation 948 'zext' 'zext_ln578_28' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 949 [1/1] (1.10ns)   --->   "%man_V_419 = sub i54 0, i54 %zext_ln578_28"   --->   Operation 949 'sub' 'man_V_419' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [1/1] (0.40ns)   --->   "%man_V_420 = select i1 %p_Result_46, i54 %man_V_419, i54 %zext_ln578_28"   --->   Operation 950 'select' 'man_V_420' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 951 [1/1] (1.13ns)   --->   "%icmp_ln580_28 = icmp_eq  i63 %trunc_ln564_78, i63 0"   --->   Operation 951 'icmp' 'icmp_ln580_28' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_28, void, void %ap_fixed_base.exit8499.i.ap_fixed_base.exit8470.i_crit_edge"   --->   Operation 952 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 953 [1/1] (0.80ns)   --->   "%F2_180 = sub i12 1075, i12 %zext_ln501_28"   --->   Operation 953 'sub' 'F2_180' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 954 [1/1] (0.97ns)   --->   "%icmp_ln590_40 = icmp_sgt  i12 %F2_180, i12 8"   --->   Operation 954 'icmp' 'icmp_ln590_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/1] (0.80ns)   --->   "%add_ln590_40 = add i12 %F2_180, i12 4088"   --->   Operation 955 'add' 'add_ln590_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/1] (0.80ns)   --->   "%sub_ln590_40 = sub i12 8, i12 %F2_180"   --->   Operation 956 'sub' 'sub_ln590_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 957 [1/1] (0.37ns)   --->   "%sh_amt_180 = select i1 %icmp_ln590_40, i12 %add_ln590_40, i12 %sub_ln590_40"   --->   Operation 957 'select' 'sh_amt_180' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln590_40 = sext i12 %sh_amt_180"   --->   Operation 958 'sext' 'sext_ln590_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.00>
ST_12 : Operation 959 [1/1] (0.97ns)   --->   "%icmp_ln591_40 = icmp_eq  i12 %F2_180, i12 8"   --->   Operation 959 'icmp' 'icmp_ln591_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_40, void, void"   --->   Operation 960 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28)> <Delay = 0.00>
ST_12 : Operation 961 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_40, void, void"   --->   Operation 961 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40)> <Delay = 0.00>
ST_12 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln611_54 = trunc i54 %man_V_420"   --->   Operation 962 'trunc' 'trunc_ln611_54' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_12 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_180, i32 4, i32 11"   --->   Operation 963 'partselect' 'tmp_323' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_12 : Operation 964 [1/1] (0.84ns)   --->   "%icmp_ln612_96 = icmp_eq  i8 %tmp_323, i8 0"   --->   Operation 964 'icmp' 'icmp_ln612_96' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_96, void %.ap_fixed_base.exit8470.i_crit_edge, void"   --->   Operation 965 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_12 : Operation 966 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_20"   --->   Operation 966 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & !icmp_ln612_96)> <Delay = 0.57>
ST_12 : Operation 967 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8470.i"   --->   Operation 967 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & !icmp_ln612_96)> <Delay = 0.00>
ST_12 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln590_40cast = trunc i31 %sext_ln590_40"   --->   Operation 968 'trunc' 'sext_ln590_40cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_96)> <Delay = 0.00>
ST_12 : Operation 969 [1/1] (0.90ns)   --->   "%shl_ln613_40 = shl i16 %trunc_ln611_54, i16 %sext_ln590_40cast"   --->   Operation 969 'shl' 'shl_ln613_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_96)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 970 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_40, i16 %HH_V_20"   --->   Operation 970 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_96)> <Delay = 0.57>
ST_12 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8470.i"   --->   Operation 971 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_96)> <Delay = 0.00>
ST_12 : Operation 972 [1/1] (0.97ns)   --->   "%icmp_ln594_40 = icmp_ult  i12 %sh_amt_180, i12 54"   --->   Operation 972 'icmp' 'icmp_ln594_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_40, void, void"   --->   Operation 973 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40)> <Delay = 0.00>
ST_12 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63"   --->   Operation 974 'bitselect' 'tmp_329' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 975 [1/1] (0.17ns)   --->   "%select_ln597_96 = select i1 %tmp_329, i16 65535, i16 0"   --->   Operation 975 'select' 'select_ln597_96' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 976 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_96, i16 %HH_V_20"   --->   Operation 976 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.57>
ST_12 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8470.i"   --->   Operation 977 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln595_193 = trunc i12 %sh_amt_180"   --->   Operation 978 'trunc' 'trunc_ln595_193' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln595_40 = zext i6 %trunc_ln595_193"   --->   Operation 979 'zext' 'zext_ln595_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 980 [1/1] (1.50ns)   --->   "%ashr_ln595_40 = ashr i54 %man_V_420, i54 %zext_ln595_40"   --->   Operation 980 'ashr' 'ashr_ln595_40' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln595_194 = trunc i54 %ashr_ln595_40"   --->   Operation 981 'trunc' 'trunc_ln595_194' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 982 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_194, i16 %HH_V_20"   --->   Operation 982 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.57>
ST_12 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8470.i"   --->   Operation 983 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_12 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln592_96 = trunc i54 %man_V_420"   --->   Operation 984 'trunc' 'trunc_ln592_96' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.00>
ST_12 : Operation 985 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_96, i16 %HH_V_20"   --->   Operation 985 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.57>
ST_12 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8470.i"   --->   Operation 986 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.00>
ST_12 : Operation 987 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_20"   --->   Operation 987 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_28)> <Delay = 0.57>
ST_12 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8470.i"   --->   Operation 988 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_28)> <Delay = 0.00>
ST_12 : Operation 989 [1/1] (0.00ns)   --->   "%ireg_14 = bitcast i64 %temp_c4_o2"   --->   Operation 989 'bitcast' 'ireg_14' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln564_84 = trunc i64 %ireg_14"   --->   Operation 990 'trunc' 'trunc_ln564_84' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 991 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63"   --->   Operation 991 'bitselect' 'p_Result_48' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 992 [1/1] (0.00ns)   --->   "%exp_tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_14, i32 52, i32 62"   --->   Operation 992 'partselect' 'exp_tmp_161' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln501_35 = zext i11 %exp_tmp_161"   --->   Operation 993 'zext' 'zext_ln501_35' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln574_92 = trunc i64 %ireg_14"   --->   Operation 994 'trunc' 'trunc_ln574_92' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 995 [1/1] (0.00ns)   --->   "%p_Result_49 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_92"   --->   Operation 995 'bitconcatenate' 'p_Result_49' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln578_35 = zext i53 %p_Result_49"   --->   Operation 996 'zext' 'zext_ln578_35' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 997 [1/1] (1.10ns)   --->   "%man_V_437 = sub i54 0, i54 %zext_ln578_35"   --->   Operation 997 'sub' 'man_V_437' <Predicate = (trunc_ln145 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 998 [1/1] (0.40ns)   --->   "%man_V_438 = select i1 %p_Result_48, i54 %man_V_437, i54 %zext_ln578_35"   --->   Operation 998 'select' 'man_V_438' <Predicate = (trunc_ln145 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 999 [1/1] (1.13ns)   --->   "%icmp_ln580_35 = icmp_eq  i63 %trunc_ln564_84, i63 0"   --->   Operation 999 'icmp' 'icmp_ln580_35' <Predicate = (trunc_ln145 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_35, void, void %ap_fixed_base.exit8470.i.arrayidx121320.exit.i_crit_edge"   --->   Operation 1000 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_12 : Operation 1001 [1/1] (0.80ns)   --->   "%F2_186 = sub i12 1075, i12 %zext_ln501_35"   --->   Operation 1001 'sub' 'F2_186' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1002 [1/1] (0.97ns)   --->   "%icmp_ln590_47 = icmp_sgt  i12 %F2_186, i12 8"   --->   Operation 1002 'icmp' 'icmp_ln590_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1003 [1/1] (0.80ns)   --->   "%add_ln590_47 = add i12 %F2_186, i12 4088"   --->   Operation 1003 'add' 'add_ln590_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1004 [1/1] (0.80ns)   --->   "%sub_ln590_47 = sub i12 8, i12 %F2_186"   --->   Operation 1004 'sub' 'sub_ln590_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1005 [1/1] (0.37ns)   --->   "%sh_amt_186 = select i1 %icmp_ln590_47, i12 %add_ln590_47, i12 %sub_ln590_47"   --->   Operation 1005 'select' 'sh_amt_186' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln590_47 = sext i12 %sh_amt_186"   --->   Operation 1006 'sext' 'sext_ln590_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.00>
ST_12 : Operation 1007 [1/1] (0.97ns)   --->   "%icmp_ln591_47 = icmp_eq  i12 %F2_186, i12 8"   --->   Operation 1007 'icmp' 'icmp_ln591_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_47, void, void"   --->   Operation 1008 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35)> <Delay = 0.00>
ST_12 : Operation 1009 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_47, void, void"   --->   Operation 1009 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47)> <Delay = 0.00>
ST_12 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln611_60 = trunc i54 %man_V_438"   --->   Operation 1010 'trunc' 'trunc_ln611_60' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_186, i32 4, i32 11"   --->   Operation 1011 'partselect' 'tmp_341' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (0.84ns)   --->   "%icmp_ln612_102 = icmp_eq  i8 %tmp_341, i8 0"   --->   Operation 1012 'icmp' 'icmp_ln612_102' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_102, void %.arrayidx121320.exit.i_crit_edge1115, void"   --->   Operation 1013 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_12 : Operation 1014 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_28"   --->   Operation 1014 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & !icmp_ln612_102)> <Delay = 0.00>
ST_12 : Operation 1015 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_24"   --->   Operation 1015 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & !icmp_ln612_102)> <Delay = 0.57>
ST_12 : Operation 1016 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1016 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & !icmp_ln612_102)> <Delay = 0.42>
ST_12 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln590_47cast = trunc i31 %sext_ln590_47"   --->   Operation 1017 'trunc' 'sext_ln590_47cast' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_102)> <Delay = 0.00>
ST_12 : Operation 1018 [1/1] (0.90ns)   --->   "%shl_ln613_47 = shl i16 %trunc_ln611_60, i16 %sext_ln590_47cast"   --->   Operation 1018 'shl' 'shl_ln613_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_102)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1019 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_28"   --->   Operation 1019 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_102)> <Delay = 0.00>
ST_12 : Operation 1020 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_47, i16 %HH_V_24"   --->   Operation 1020 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_102)> <Delay = 0.57>
ST_12 : Operation 1021 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1021 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_102)> <Delay = 0.42>
ST_12 : Operation 1022 [1/1] (0.97ns)   --->   "%icmp_ln594_47 = icmp_ult  i12 %sh_amt_186, i12 54"   --->   Operation 1022 'icmp' 'icmp_ln594_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1023 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_47, void, void"   --->   Operation 1023 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47)> <Delay = 0.00>
ST_12 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63"   --->   Operation 1024 'bitselect' 'tmp_347' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1025 [1/1] (0.17ns)   --->   "%select_ln597_102 = select i1 %tmp_347, i16 65535, i16 0"   --->   Operation 1025 'select' 'select_ln597_102' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1026 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_28"   --->   Operation 1026 'store' 'store_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1027 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_102, i16 %HH_V_24"   --->   Operation 1027 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.57>
ST_12 : Operation 1028 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx121320.exit.i"   --->   Operation 1028 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.42>
ST_12 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln595_205 = trunc i12 %sh_amt_186"   --->   Operation 1029 'trunc' 'trunc_ln595_205' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln595_47 = zext i6 %trunc_ln595_205"   --->   Operation 1030 'zext' 'zext_ln595_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1031 [1/1] (1.50ns)   --->   "%ashr_ln595_47 = ashr i54 %man_V_438, i54 %zext_ln595_47"   --->   Operation 1031 'ashr' 'ashr_ln595_47' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln595_206 = trunc i54 %ashr_ln595_47"   --->   Operation 1032 'trunc' 'trunc_ln595_206' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1033 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_28"   --->   Operation 1033 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_12 : Operation 1034 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_206, i16 %HH_V_24"   --->   Operation 1034 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.57>
ST_12 : Operation 1035 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1035 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.42>
ST_12 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln592_102 = trunc i54 %man_V_438"   --->   Operation 1036 'trunc' 'trunc_ln592_102' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.00>
ST_12 : Operation 1037 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_28"   --->   Operation 1037 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.00>
ST_12 : Operation 1038 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_102, i16 %HH_V_24"   --->   Operation 1038 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.57>
ST_12 : Operation 1039 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1039 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.42>
ST_12 : Operation 1040 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_28"   --->   Operation 1040 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_35)> <Delay = 0.00>
ST_12 : Operation 1041 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_24"   --->   Operation 1041 'store' 'store_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_35)> <Delay = 0.57>
ST_12 : Operation 1042 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1042 'br' 'br_ln191' <Predicate = (trunc_ln145 == 2 & icmp_ln580_35)> <Delay = 0.42>
ST_12 : Operation 1043 [1/1] (0.00ns)   --->   "%ireg_21 = bitcast i64 %temp_c2_o1"   --->   Operation 1043 'bitcast' 'ireg_21' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln564_46 = trunc i64 %ireg_21"   --->   Operation 1044 'trunc' 'trunc_ln564_46' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1045 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_21, i32 63"   --->   Operation 1045 'bitselect' 'p_Result_62' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1046 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_21, i32 52, i32 62"   --->   Operation 1046 'partselect' 'exp_tmp_6' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln501_6 = zext i11 %exp_tmp_6"   --->   Operation 1047 'zext' 'zext_ln501_6' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln574_54 = trunc i64 %ireg_21"   --->   Operation 1048 'trunc' 'trunc_ln574_54' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1049 [1/1] (0.00ns)   --->   "%p_Result_63 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_54"   --->   Operation 1049 'bitconcatenate' 'p_Result_63' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln578_6 = zext i53 %p_Result_63"   --->   Operation 1050 'zext' 'zext_ln578_6' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1051 [1/1] (1.10ns)   --->   "%man_V_268 = sub i54 0, i54 %zext_ln578_6"   --->   Operation 1051 'sub' 'man_V_268' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1052 [1/1] (0.40ns)   --->   "%man_V_271 = select i1 %p_Result_62, i54 %man_V_268, i54 %zext_ln578_6"   --->   Operation 1052 'select' 'man_V_271' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1053 [1/1] (1.13ns)   --->   "%icmp_ln580_6 = icmp_eq  i63 %trunc_ln564_46, i63 0"   --->   Operation 1053 'icmp' 'icmp_ln580_6' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1054 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %arrayidx86314.exit.thread.i.ap_fixed_base.exit8238.i_crit_edge"   --->   Operation 1054 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1055 [1/1] (0.80ns)   --->   "%F2_145 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1055 'sub' 'F2_145' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1056 [1/1] (0.97ns)   --->   "%icmp_ln590_14 = icmp_sgt  i12 %F2_145, i12 8"   --->   Operation 1056 'icmp' 'icmp_ln590_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1057 [1/1] (0.80ns)   --->   "%add_ln590_14 = add i12 %F2_145, i12 4088"   --->   Operation 1057 'add' 'add_ln590_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1058 [1/1] (0.80ns)   --->   "%sub_ln590_14 = sub i12 8, i12 %F2_145"   --->   Operation 1058 'sub' 'sub_ln590_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1059 [1/1] (0.37ns)   --->   "%sh_amt_145 = select i1 %icmp_ln590_14, i12 %add_ln590_14, i12 %sub_ln590_14"   --->   Operation 1059 'select' 'sh_amt_145' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln590_14 = sext i12 %sh_amt_145"   --->   Operation 1060 'sext' 'sext_ln590_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 1061 [1/1] (0.97ns)   --->   "%icmp_ln591_14 = icmp_eq  i12 %F2_145, i12 8"   --->   Operation 1061 'icmp' 'icmp_ln591_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1062 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_14, void, void"   --->   Operation 1062 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_14, void, void"   --->   Operation 1063 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14)> <Delay = 0.00>
ST_12 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln611_19 = trunc i54 %man_V_271"   --->   Operation 1064 'trunc' 'trunc_ln611_19' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14)> <Delay = 0.00>
ST_12 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_145, i32 4, i32 11"   --->   Operation 1065 'partselect' 'tmp_222' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14)> <Delay = 0.00>
ST_12 : Operation 1066 [1/1] (0.84ns)   --->   "%icmp_ln612_61 = icmp_eq  i8 %tmp_222, i8 0"   --->   Operation 1066 'icmp' 'icmp_ln612_61' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1067 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_61, void %.ap_fixed_base.exit8238.i_crit_edge, void"   --->   Operation 1067 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14)> <Delay = 0.00>
ST_12 : Operation 1068 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V"   --->   Operation 1068 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & !icmp_ln612_61)> <Delay = 0.57>
ST_12 : Operation 1069 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1069 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & !icmp_ln612_61)> <Delay = 0.00>
ST_12 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln590_14cast = trunc i31 %sext_ln590_14"   --->   Operation 1070 'trunc' 'sext_ln590_14cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & icmp_ln612_61)> <Delay = 0.00>
ST_12 : Operation 1071 [1/1] (0.90ns)   --->   "%shl_ln613_14 = shl i16 %trunc_ln611_19, i16 %sext_ln590_14cast"   --->   Operation 1071 'shl' 'shl_ln613_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & icmp_ln612_61)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1072 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_14, i16 %HH_V"   --->   Operation 1072 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & icmp_ln612_61)> <Delay = 0.57>
ST_12 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1073 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & !icmp_ln590_14 & icmp_ln612_61)> <Delay = 0.00>
ST_12 : Operation 1074 [1/1] (0.97ns)   --->   "%icmp_ln594_14 = icmp_ult  i12 %sh_amt_145, i12 54"   --->   Operation 1074 'icmp' 'icmp_ln594_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_14, void, void"   --->   Operation 1075 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14)> <Delay = 0.00>
ST_12 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_21, i32 63"   --->   Operation 1076 'bitselect' 'tmp_230' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & !icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1077 [1/1] (0.17ns)   --->   "%select_ln597_61 = select i1 %tmp_230, i16 65535, i16 0"   --->   Operation 1077 'select' 'select_ln597_61' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & !icmp_ln594_14)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1078 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_61, i16 %HH_V"   --->   Operation 1078 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & !icmp_ln594_14)> <Delay = 0.57>
ST_12 : Operation 1079 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1079 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & !icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln595_123 = trunc i12 %sh_amt_145"   --->   Operation 1080 'trunc' 'trunc_ln595_123' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln595_14 = zext i6 %trunc_ln595_123"   --->   Operation 1081 'zext' 'zext_ln595_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1082 [1/1] (1.50ns)   --->   "%ashr_ln595_14 = ashr i54 %man_V_271, i54 %zext_ln595_14"   --->   Operation 1082 'ashr' 'ashr_ln595_14' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln595_124 = trunc i54 %ashr_ln595_14"   --->   Operation 1083 'trunc' 'trunc_ln595_124' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1084 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_124, i16 %HH_V"   --->   Operation 1084 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 0.57>
ST_12 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1085 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & !icmp_ln591_14 & icmp_ln590_14 & icmp_ln594_14)> <Delay = 0.00>
ST_12 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln592_61 = trunc i54 %man_V_271"   --->   Operation 1086 'trunc' 'trunc_ln592_61' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & icmp_ln591_14)> <Delay = 0.00>
ST_12 : Operation 1087 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_61, i16 %HH_V"   --->   Operation 1087 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & icmp_ln591_14)> <Delay = 0.57>
ST_12 : Operation 1088 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1088 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_6 & icmp_ln591_14)> <Delay = 0.00>
ST_12 : Operation 1089 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V"   --->   Operation 1089 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_6)> <Delay = 0.57>
ST_12 : Operation 1090 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8238.i"   --->   Operation 1090 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 1091 [1/1] (0.00ns)   --->   "%ireg_22 = bitcast i64 %temp_c2_o2"   --->   Operation 1091 'bitcast' 'ireg_22' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln564_55 = trunc i64 %ireg_22"   --->   Operation 1092 'trunc' 'trunc_ln564_55' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_22, i32 63"   --->   Operation 1093 'bitselect' 'p_Result_64' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1094 [1/1] (0.00ns)   --->   "%exp_tmp_132 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_22, i32 52, i32 62"   --->   Operation 1094 'partselect' 'exp_tmp_132' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln501_10 = zext i11 %exp_tmp_132"   --->   Operation 1095 'zext' 'zext_ln501_10' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln574_63 = trunc i64 %ireg_22"   --->   Operation 1096 'trunc' 'trunc_ln574_63' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1097 [1/1] (0.00ns)   --->   "%p_Result_65 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_63"   --->   Operation 1097 'bitconcatenate' 'p_Result_65' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln578_10 = zext i53 %p_Result_65"   --->   Operation 1098 'zext' 'zext_ln578_10' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1099 [1/1] (1.10ns)   --->   "%man_V_349 = sub i54 0, i54 %zext_ln578_10"   --->   Operation 1099 'sub' 'man_V_349' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1100 [1/1] (0.40ns)   --->   "%man_V_350 = select i1 %p_Result_64, i54 %man_V_349, i54 %zext_ln578_10"   --->   Operation 1100 'select' 'man_V_350' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1101 [1/1] (1.13ns)   --->   "%icmp_ln580_10 = icmp_eq  i63 %trunc_ln564_55, i63 0"   --->   Operation 1101 'icmp' 'icmp_ln580_10' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_10, void, void %ap_fixed_base.exit8238.i.ap_fixed_base.exit8209.i_crit_edge"   --->   Operation 1102 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1103 [1/1] (0.80ns)   --->   "%F2_156 = sub i12 1075, i12 %zext_ln501_10"   --->   Operation 1103 'sub' 'F2_156' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1104 [1/1] (0.97ns)   --->   "%icmp_ln590_20 = icmp_sgt  i12 %F2_156, i12 8"   --->   Operation 1104 'icmp' 'icmp_ln590_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1105 [1/1] (0.80ns)   --->   "%add_ln590_20 = add i12 %F2_156, i12 4088"   --->   Operation 1105 'add' 'add_ln590_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1106 [1/1] (0.80ns)   --->   "%sub_ln590_20 = sub i12 8, i12 %F2_156"   --->   Operation 1106 'sub' 'sub_ln590_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1107 [1/1] (0.37ns)   --->   "%sh_amt_156 = select i1 %icmp_ln590_20, i12 %add_ln590_20, i12 %sub_ln590_20"   --->   Operation 1107 'select' 'sh_amt_156' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln590_20 = sext i12 %sh_amt_156"   --->   Operation 1108 'sext' 'sext_ln590_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.00>
ST_12 : Operation 1109 [1/1] (0.97ns)   --->   "%icmp_ln591_20 = icmp_eq  i12 %F2_156, i12 8"   --->   Operation 1109 'icmp' 'icmp_ln591_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1110 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_20, void, void"   --->   Operation 1110 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10)> <Delay = 0.00>
ST_12 : Operation 1111 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_20, void, void"   --->   Operation 1111 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20)> <Delay = 0.00>
ST_12 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln611_30 = trunc i54 %man_V_350"   --->   Operation 1112 'trunc' 'trunc_ln611_30' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20)> <Delay = 0.00>
ST_12 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_156, i32 4, i32 11"   --->   Operation 1113 'partselect' 'tmp_250' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20)> <Delay = 0.00>
ST_12 : Operation 1114 [1/1] (0.84ns)   --->   "%icmp_ln612_72 = icmp_eq  i8 %tmp_250, i8 0"   --->   Operation 1114 'icmp' 'icmp_ln612_72' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1115 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_72, void %.ap_fixed_base.exit8209.i_crit_edge, void"   --->   Operation 1115 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20)> <Delay = 0.00>
ST_12 : Operation 1116 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_7"   --->   Operation 1116 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & !icmp_ln612_72)> <Delay = 0.57>
ST_12 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1117 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & !icmp_ln612_72)> <Delay = 0.00>
ST_12 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln590_20cast = trunc i31 %sext_ln590_20"   --->   Operation 1118 'trunc' 'sext_ln590_20cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & icmp_ln612_72)> <Delay = 0.00>
ST_12 : Operation 1119 [1/1] (0.90ns)   --->   "%shl_ln613_20 = shl i16 %trunc_ln611_30, i16 %sext_ln590_20cast"   --->   Operation 1119 'shl' 'shl_ln613_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & icmp_ln612_72)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1120 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_20, i16 %HH_V_7"   --->   Operation 1120 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & icmp_ln612_72)> <Delay = 0.57>
ST_12 : Operation 1121 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1121 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & !icmp_ln590_20 & icmp_ln612_72)> <Delay = 0.00>
ST_12 : Operation 1122 [1/1] (0.97ns)   --->   "%icmp_ln594_20 = icmp_ult  i12 %sh_amt_156, i12 54"   --->   Operation 1122 'icmp' 'icmp_ln594_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1123 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_20, void, void"   --->   Operation 1123 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20)> <Delay = 0.00>
ST_12 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_22, i32 63"   --->   Operation 1124 'bitselect' 'tmp_259' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & !icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1125 [1/1] (0.17ns)   --->   "%select_ln597_72 = select i1 %tmp_259, i16 65535, i16 0"   --->   Operation 1125 'select' 'select_ln597_72' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & !icmp_ln594_20)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1126 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_72, i16 %HH_V_7"   --->   Operation 1126 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & !icmp_ln594_20)> <Delay = 0.57>
ST_12 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1127 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & !icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln595_145 = trunc i12 %sh_amt_156"   --->   Operation 1128 'trunc' 'trunc_ln595_145' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln595_20 = zext i6 %trunc_ln595_145"   --->   Operation 1129 'zext' 'zext_ln595_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1130 [1/1] (1.50ns)   --->   "%ashr_ln595_20 = ashr i54 %man_V_350, i54 %zext_ln595_20"   --->   Operation 1130 'ashr' 'ashr_ln595_20' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln595_146 = trunc i54 %ashr_ln595_20"   --->   Operation 1131 'trunc' 'trunc_ln595_146' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_146, i16 %HH_V_7"   --->   Operation 1132 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 0.57>
ST_12 : Operation 1133 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1133 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & !icmp_ln591_20 & icmp_ln590_20 & icmp_ln594_20)> <Delay = 0.00>
ST_12 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln592_72 = trunc i54 %man_V_350"   --->   Operation 1134 'trunc' 'trunc_ln592_72' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & icmp_ln591_20)> <Delay = 0.00>
ST_12 : Operation 1135 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_72, i16 %HH_V_7"   --->   Operation 1135 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & icmp_ln591_20)> <Delay = 0.57>
ST_12 : Operation 1136 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1136 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_10 & icmp_ln591_20)> <Delay = 0.00>
ST_12 : Operation 1137 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_7"   --->   Operation 1137 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_10)> <Delay = 0.57>
ST_12 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8209.i"   --->   Operation 1138 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_10)> <Delay = 0.00>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%ireg_23 = bitcast i64 %temp_c3_o1"   --->   Operation 1139 'bitcast' 'ireg_23' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln564_63 = trunc i64 %ireg_23"   --->   Operation 1140 'trunc' 'trunc_ln564_63' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_23, i32 63"   --->   Operation 1141 'bitselect' 'p_Result_66' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1142 [1/1] (0.00ns)   --->   "%exp_tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_23, i32 52, i32 62"   --->   Operation 1142 'partselect' 'exp_tmp_140' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln501_14 = zext i11 %exp_tmp_140"   --->   Operation 1143 'zext' 'zext_ln501_14' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln574_71 = trunc i64 %ireg_23"   --->   Operation 1144 'trunc' 'trunc_ln574_71' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1145 [1/1] (0.00ns)   --->   "%p_Result_67 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_71"   --->   Operation 1145 'bitconcatenate' 'p_Result_67' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln578_14 = zext i53 %p_Result_67"   --->   Operation 1146 'zext' 'zext_ln578_14' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1147 [1/1] (1.10ns)   --->   "%man_V_373 = sub i54 0, i54 %zext_ln578_14"   --->   Operation 1147 'sub' 'man_V_373' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1148 [1/1] (0.40ns)   --->   "%man_V_374 = select i1 %p_Result_66, i54 %man_V_373, i54 %zext_ln578_14"   --->   Operation 1148 'select' 'man_V_374' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1149 [1/1] (1.13ns)   --->   "%icmp_ln580_14 = icmp_eq  i63 %trunc_ln564_63, i63 0"   --->   Operation 1149 'icmp' 'icmp_ln580_14' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1150 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_14, void, void %ap_fixed_base.exit8209.i.ap_fixed_base.exit8180.i_crit_edge"   --->   Operation 1150 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1151 [1/1] (0.80ns)   --->   "%F2_164 = sub i12 1075, i12 %zext_ln501_14"   --->   Operation 1151 'sub' 'F2_164' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1152 [1/1] (0.97ns)   --->   "%icmp_ln590_26 = icmp_sgt  i12 %F2_164, i12 8"   --->   Operation 1152 'icmp' 'icmp_ln590_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1153 [1/1] (0.80ns)   --->   "%add_ln590_26 = add i12 %F2_164, i12 4088"   --->   Operation 1153 'add' 'add_ln590_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1154 [1/1] (0.80ns)   --->   "%sub_ln590_26 = sub i12 8, i12 %F2_164"   --->   Operation 1154 'sub' 'sub_ln590_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1155 [1/1] (0.37ns)   --->   "%sh_amt_164 = select i1 %icmp_ln590_26, i12 %add_ln590_26, i12 %sub_ln590_26"   --->   Operation 1155 'select' 'sh_amt_164' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln590_26 = sext i12 %sh_amt_164"   --->   Operation 1156 'sext' 'sext_ln590_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.00>
ST_12 : Operation 1157 [1/1] (0.97ns)   --->   "%icmp_ln591_26 = icmp_eq  i12 %F2_164, i12 8"   --->   Operation 1157 'icmp' 'icmp_ln591_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1158 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_26, void, void"   --->   Operation 1158 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14)> <Delay = 0.00>
ST_12 : Operation 1159 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_26, void, void"   --->   Operation 1159 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26)> <Delay = 0.00>
ST_12 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln611_38 = trunc i54 %man_V_374"   --->   Operation 1160 'trunc' 'trunc_ln611_38' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26)> <Delay = 0.00>
ST_12 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_164, i32 4, i32 11"   --->   Operation 1161 'partselect' 'tmp_276' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26)> <Delay = 0.00>
ST_12 : Operation 1162 [1/1] (0.84ns)   --->   "%icmp_ln612_80 = icmp_eq  i8 %tmp_276, i8 0"   --->   Operation 1162 'icmp' 'icmp_ln612_80' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_80, void %.ap_fixed_base.exit8180.i_crit_edge, void"   --->   Operation 1163 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26)> <Delay = 0.00>
ST_12 : Operation 1164 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_11"   --->   Operation 1164 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & !icmp_ln612_80)> <Delay = 0.57>
ST_12 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1165 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & !icmp_ln612_80)> <Delay = 0.00>
ST_12 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln590_26cast = trunc i31 %sext_ln590_26"   --->   Operation 1166 'trunc' 'sext_ln590_26cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & icmp_ln612_80)> <Delay = 0.00>
ST_12 : Operation 1167 [1/1] (0.90ns)   --->   "%shl_ln613_26 = shl i16 %trunc_ln611_38, i16 %sext_ln590_26cast"   --->   Operation 1167 'shl' 'shl_ln613_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & icmp_ln612_80)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1168 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_26, i16 %HH_V_11"   --->   Operation 1168 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & icmp_ln612_80)> <Delay = 0.57>
ST_12 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1169 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & !icmp_ln590_26 & icmp_ln612_80)> <Delay = 0.00>
ST_12 : Operation 1170 [1/1] (0.97ns)   --->   "%icmp_ln594_26 = icmp_ult  i12 %sh_amt_164, i12 54"   --->   Operation 1170 'icmp' 'icmp_ln594_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_26, void, void"   --->   Operation 1171 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26)> <Delay = 0.00>
ST_12 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_23, i32 63"   --->   Operation 1172 'bitselect' 'tmp_283' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & !icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1173 [1/1] (0.17ns)   --->   "%select_ln597_80 = select i1 %tmp_283, i16 65535, i16 0"   --->   Operation 1173 'select' 'select_ln597_80' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & !icmp_ln594_26)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1174 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_80, i16 %HH_V_11"   --->   Operation 1174 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & !icmp_ln594_26)> <Delay = 0.57>
ST_12 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1175 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & !icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln595_161 = trunc i12 %sh_amt_164"   --->   Operation 1176 'trunc' 'trunc_ln595_161' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln595_26 = zext i6 %trunc_ln595_161"   --->   Operation 1177 'zext' 'zext_ln595_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1178 [1/1] (1.50ns)   --->   "%ashr_ln595_26 = ashr i54 %man_V_374, i54 %zext_ln595_26"   --->   Operation 1178 'ashr' 'ashr_ln595_26' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln595_162 = trunc i54 %ashr_ln595_26"   --->   Operation 1179 'trunc' 'trunc_ln595_162' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1180 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_162, i16 %HH_V_11"   --->   Operation 1180 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 0.57>
ST_12 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1181 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & !icmp_ln591_26 & icmp_ln590_26 & icmp_ln594_26)> <Delay = 0.00>
ST_12 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln592_80 = trunc i54 %man_V_374"   --->   Operation 1182 'trunc' 'trunc_ln592_80' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & icmp_ln591_26)> <Delay = 0.00>
ST_12 : Operation 1183 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_80, i16 %HH_V_11"   --->   Operation 1183 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & icmp_ln591_26)> <Delay = 0.57>
ST_12 : Operation 1184 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1184 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_14 & icmp_ln591_26)> <Delay = 0.00>
ST_12 : Operation 1185 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_11"   --->   Operation 1185 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_14)> <Delay = 0.57>
ST_12 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8180.i"   --->   Operation 1186 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_14)> <Delay = 0.00>
ST_12 : Operation 1187 [1/1] (0.00ns)   --->   "%ireg_24 = bitcast i64 %temp_c3_o2"   --->   Operation 1187 'bitcast' 'ireg_24' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln564_71 = trunc i64 %ireg_24"   --->   Operation 1188 'trunc' 'trunc_ln564_71' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1189 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_24, i32 63"   --->   Operation 1189 'bitselect' 'p_Result_68' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1190 [1/1] (0.00ns)   --->   "%exp_tmp_148 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_24, i32 52, i32 62"   --->   Operation 1190 'partselect' 'exp_tmp_148' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln501_20 = zext i11 %exp_tmp_148"   --->   Operation 1191 'zext' 'zext_ln501_20' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln574_79 = trunc i64 %ireg_24"   --->   Operation 1192 'trunc' 'trunc_ln574_79' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1193 [1/1] (0.00ns)   --->   "%p_Result_69 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_79"   --->   Operation 1193 'bitconcatenate' 'p_Result_69' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln578_20 = zext i53 %p_Result_69"   --->   Operation 1194 'zext' 'zext_ln578_20' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1195 [1/1] (1.10ns)   --->   "%man_V_398 = sub i54 0, i54 %zext_ln578_20"   --->   Operation 1195 'sub' 'man_V_398' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1196 [1/1] (0.40ns)   --->   "%man_V_399 = select i1 %p_Result_68, i54 %man_V_398, i54 %zext_ln578_20"   --->   Operation 1196 'select' 'man_V_399' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1197 [1/1] (1.13ns)   --->   "%icmp_ln580_20 = icmp_eq  i63 %trunc_ln564_71, i63 0"   --->   Operation 1197 'icmp' 'icmp_ln580_20' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1198 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_20, void, void %ap_fixed_base.exit8180.i.ap_fixed_base.exit8151.i_crit_edge"   --->   Operation 1198 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1199 [1/1] (0.80ns)   --->   "%F2_173 = sub i12 1075, i12 %zext_ln501_20"   --->   Operation 1199 'sub' 'F2_173' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1200 [1/1] (0.97ns)   --->   "%icmp_ln590_32 = icmp_sgt  i12 %F2_173, i12 8"   --->   Operation 1200 'icmp' 'icmp_ln590_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1201 [1/1] (0.80ns)   --->   "%add_ln590_32 = add i12 %F2_173, i12 4088"   --->   Operation 1201 'add' 'add_ln590_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1202 [1/1] (0.80ns)   --->   "%sub_ln590_32 = sub i12 8, i12 %F2_173"   --->   Operation 1202 'sub' 'sub_ln590_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1203 [1/1] (0.37ns)   --->   "%sh_amt_173 = select i1 %icmp_ln590_32, i12 %add_ln590_32, i12 %sub_ln590_32"   --->   Operation 1203 'select' 'sh_amt_173' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln590_32 = sext i12 %sh_amt_173"   --->   Operation 1204 'sext' 'sext_ln590_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.00>
ST_12 : Operation 1205 [1/1] (0.97ns)   --->   "%icmp_ln591_32 = icmp_eq  i12 %F2_173, i12 8"   --->   Operation 1205 'icmp' 'icmp_ln591_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_32, void, void"   --->   Operation 1206 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20)> <Delay = 0.00>
ST_12 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_32, void, void"   --->   Operation 1207 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32)> <Delay = 0.00>
ST_12 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln611_47 = trunc i54 %man_V_399"   --->   Operation 1208 'trunc' 'trunc_ln611_47' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32)> <Delay = 0.00>
ST_12 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_173, i32 4, i32 11"   --->   Operation 1209 'partselect' 'tmp_301' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32)> <Delay = 0.00>
ST_12 : Operation 1210 [1/1] (0.84ns)   --->   "%icmp_ln612_89 = icmp_eq  i8 %tmp_301, i8 0"   --->   Operation 1210 'icmp' 'icmp_ln612_89' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_89, void %.ap_fixed_base.exit8151.i_crit_edge, void"   --->   Operation 1211 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32)> <Delay = 0.00>
ST_12 : Operation 1212 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_15"   --->   Operation 1212 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & !icmp_ln612_89)> <Delay = 0.57>
ST_12 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1213 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & !icmp_ln612_89)> <Delay = 0.00>
ST_12 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln590_32cast = trunc i31 %sext_ln590_32"   --->   Operation 1214 'trunc' 'sext_ln590_32cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & icmp_ln612_89)> <Delay = 0.00>
ST_12 : Operation 1215 [1/1] (0.90ns)   --->   "%shl_ln613_32 = shl i16 %trunc_ln611_47, i16 %sext_ln590_32cast"   --->   Operation 1215 'shl' 'shl_ln613_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & icmp_ln612_89)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1216 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_32, i16 %HH_V_15"   --->   Operation 1216 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & icmp_ln612_89)> <Delay = 0.57>
ST_12 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1217 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & !icmp_ln590_32 & icmp_ln612_89)> <Delay = 0.00>
ST_12 : Operation 1218 [1/1] (0.97ns)   --->   "%icmp_ln594_32 = icmp_ult  i12 %sh_amt_173, i12 54"   --->   Operation 1218 'icmp' 'icmp_ln594_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_32, void, void"   --->   Operation 1219 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32)> <Delay = 0.00>
ST_12 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_24, i32 63"   --->   Operation 1220 'bitselect' 'tmp_310' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & !icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1221 [1/1] (0.17ns)   --->   "%select_ln597_89 = select i1 %tmp_310, i16 65535, i16 0"   --->   Operation 1221 'select' 'select_ln597_89' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & !icmp_ln594_32)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1222 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_89, i16 %HH_V_15"   --->   Operation 1222 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & !icmp_ln594_32)> <Delay = 0.57>
ST_12 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1223 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & !icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln595_179 = trunc i12 %sh_amt_173"   --->   Operation 1224 'trunc' 'trunc_ln595_179' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln595_32 = zext i6 %trunc_ln595_179"   --->   Operation 1225 'zext' 'zext_ln595_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1226 [1/1] (1.50ns)   --->   "%ashr_ln595_32 = ashr i54 %man_V_399, i54 %zext_ln595_32"   --->   Operation 1226 'ashr' 'ashr_ln595_32' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln595_180 = trunc i54 %ashr_ln595_32"   --->   Operation 1227 'trunc' 'trunc_ln595_180' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1228 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_180, i16 %HH_V_15"   --->   Operation 1228 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 0.57>
ST_12 : Operation 1229 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1229 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & !icmp_ln591_32 & icmp_ln590_32 & icmp_ln594_32)> <Delay = 0.00>
ST_12 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln592_89 = trunc i54 %man_V_399"   --->   Operation 1230 'trunc' 'trunc_ln592_89' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & icmp_ln591_32)> <Delay = 0.00>
ST_12 : Operation 1231 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_89, i16 %HH_V_15"   --->   Operation 1231 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & icmp_ln591_32)> <Delay = 0.57>
ST_12 : Operation 1232 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1232 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_20 & icmp_ln591_32)> <Delay = 0.00>
ST_12 : Operation 1233 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_15"   --->   Operation 1233 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_20)> <Delay = 0.57>
ST_12 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8151.i"   --->   Operation 1234 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_20)> <Delay = 0.00>
ST_12 : Operation 1235 [1/1] (0.00ns)   --->   "%ireg_25 = bitcast i64 %temp_c4_o1"   --->   Operation 1235 'bitcast' 'ireg_25' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln564_77 = trunc i64 %ireg_25"   --->   Operation 1236 'trunc' 'trunc_ln564_77' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1237 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_25, i32 63"   --->   Operation 1237 'bitselect' 'p_Result_70' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1238 [1/1] (0.00ns)   --->   "%exp_tmp_154 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_25, i32 52, i32 62"   --->   Operation 1238 'partselect' 'exp_tmp_154' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln501_27 = zext i11 %exp_tmp_154"   --->   Operation 1239 'zext' 'zext_ln501_27' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln574_85 = trunc i64 %ireg_25"   --->   Operation 1240 'trunc' 'trunc_ln574_85' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1241 [1/1] (0.00ns)   --->   "%p_Result_71 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_85"   --->   Operation 1241 'bitconcatenate' 'p_Result_71' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln578_27 = zext i53 %p_Result_71"   --->   Operation 1242 'zext' 'zext_ln578_27' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1243 [1/1] (1.10ns)   --->   "%man_V_416 = sub i54 0, i54 %zext_ln578_27"   --->   Operation 1243 'sub' 'man_V_416' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1244 [1/1] (0.40ns)   --->   "%man_V_417 = select i1 %p_Result_70, i54 %man_V_416, i54 %zext_ln578_27"   --->   Operation 1244 'select' 'man_V_417' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1245 [1/1] (1.13ns)   --->   "%icmp_ln580_27 = icmp_eq  i63 %trunc_ln564_77, i63 0"   --->   Operation 1245 'icmp' 'icmp_ln580_27' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_27, void, void %ap_fixed_base.exit8151.i.ap_fixed_base.exit8122.i_crit_edge"   --->   Operation 1246 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1247 [1/1] (0.80ns)   --->   "%F2_179 = sub i12 1075, i12 %zext_ln501_27"   --->   Operation 1247 'sub' 'F2_179' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1248 [1/1] (0.97ns)   --->   "%icmp_ln590_39 = icmp_sgt  i12 %F2_179, i12 8"   --->   Operation 1248 'icmp' 'icmp_ln590_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1249 [1/1] (0.80ns)   --->   "%add_ln590_39 = add i12 %F2_179, i12 4088"   --->   Operation 1249 'add' 'add_ln590_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1250 [1/1] (0.80ns)   --->   "%sub_ln590_39 = sub i12 8, i12 %F2_179"   --->   Operation 1250 'sub' 'sub_ln590_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1251 [1/1] (0.37ns)   --->   "%sh_amt_179 = select i1 %icmp_ln590_39, i12 %add_ln590_39, i12 %sub_ln590_39"   --->   Operation 1251 'select' 'sh_amt_179' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln590_39 = sext i12 %sh_amt_179"   --->   Operation 1252 'sext' 'sext_ln590_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.00>
ST_12 : Operation 1253 [1/1] (0.97ns)   --->   "%icmp_ln591_39 = icmp_eq  i12 %F2_179, i12 8"   --->   Operation 1253 'icmp' 'icmp_ln591_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_39, void, void"   --->   Operation 1254 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27)> <Delay = 0.00>
ST_12 : Operation 1255 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_39, void, void"   --->   Operation 1255 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39)> <Delay = 0.00>
ST_12 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln611_53 = trunc i54 %man_V_417"   --->   Operation 1256 'trunc' 'trunc_ln611_53' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_12 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_179, i32 4, i32 11"   --->   Operation 1257 'partselect' 'tmp_322' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_12 : Operation 1258 [1/1] (0.84ns)   --->   "%icmp_ln612_95 = icmp_eq  i8 %tmp_322, i8 0"   --->   Operation 1258 'icmp' 'icmp_ln612_95' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1259 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_95, void %.ap_fixed_base.exit8122.i_crit_edge, void"   --->   Operation 1259 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_12 : Operation 1260 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_19"   --->   Operation 1260 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & !icmp_ln612_95)> <Delay = 0.57>
ST_12 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1261 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & !icmp_ln612_95)> <Delay = 0.00>
ST_12 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln590_39cast = trunc i31 %sext_ln590_39"   --->   Operation 1262 'trunc' 'sext_ln590_39cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_95)> <Delay = 0.00>
ST_12 : Operation 1263 [1/1] (0.90ns)   --->   "%shl_ln613_39 = shl i16 %trunc_ln611_53, i16 %sext_ln590_39cast"   --->   Operation 1263 'shl' 'shl_ln613_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_95)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1264 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_39, i16 %HH_V_19"   --->   Operation 1264 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_95)> <Delay = 0.57>
ST_12 : Operation 1265 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1265 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_95)> <Delay = 0.00>
ST_12 : Operation 1266 [1/1] (0.97ns)   --->   "%icmp_ln594_39 = icmp_ult  i12 %sh_amt_179, i12 54"   --->   Operation 1266 'icmp' 'icmp_ln594_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1267 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_39, void, void"   --->   Operation 1267 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39)> <Delay = 0.00>
ST_12 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_25, i32 63"   --->   Operation 1268 'bitselect' 'tmp_328' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1269 [1/1] (0.17ns)   --->   "%select_ln597_95 = select i1 %tmp_328, i16 65535, i16 0"   --->   Operation 1269 'select' 'select_ln597_95' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1270 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_95, i16 %HH_V_19"   --->   Operation 1270 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.57>
ST_12 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1271 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln595_191 = trunc i12 %sh_amt_179"   --->   Operation 1272 'trunc' 'trunc_ln595_191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln595_39 = zext i6 %trunc_ln595_191"   --->   Operation 1273 'zext' 'zext_ln595_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1274 [1/1] (1.50ns)   --->   "%ashr_ln595_39 = ashr i54 %man_V_417, i54 %zext_ln595_39"   --->   Operation 1274 'ashr' 'ashr_ln595_39' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln595_192 = trunc i54 %ashr_ln595_39"   --->   Operation 1275 'trunc' 'trunc_ln595_192' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1276 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_192, i16 %HH_V_19"   --->   Operation 1276 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.57>
ST_12 : Operation 1277 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1277 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_12 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln592_95 = trunc i54 %man_V_417"   --->   Operation 1278 'trunc' 'trunc_ln592_95' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & icmp_ln591_39)> <Delay = 0.00>
ST_12 : Operation 1279 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_95, i16 %HH_V_19"   --->   Operation 1279 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & icmp_ln591_39)> <Delay = 0.57>
ST_12 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1280 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_27 & icmp_ln591_39)> <Delay = 0.00>
ST_12 : Operation 1281 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_19"   --->   Operation 1281 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_27)> <Delay = 0.57>
ST_12 : Operation 1282 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8122.i"   --->   Operation 1282 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_27)> <Delay = 0.00>
ST_12 : Operation 1283 [1/1] (0.00ns)   --->   "%ireg_26 = bitcast i64 %temp_c4_o2"   --->   Operation 1283 'bitcast' 'ireg_26' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln564_83 = trunc i64 %ireg_26"   --->   Operation 1284 'trunc' 'trunc_ln564_83' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1285 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_26, i32 63"   --->   Operation 1285 'bitselect' 'p_Result_72' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1286 [1/1] (0.00ns)   --->   "%exp_tmp_160 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_26, i32 52, i32 62"   --->   Operation 1286 'partselect' 'exp_tmp_160' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln501_34 = zext i11 %exp_tmp_160"   --->   Operation 1287 'zext' 'zext_ln501_34' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln574_91 = trunc i64 %ireg_26"   --->   Operation 1288 'trunc' 'trunc_ln574_91' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1289 [1/1] (0.00ns)   --->   "%p_Result_73 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_91"   --->   Operation 1289 'bitconcatenate' 'p_Result_73' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln578_34 = zext i53 %p_Result_73"   --->   Operation 1290 'zext' 'zext_ln578_34' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1291 [1/1] (1.10ns)   --->   "%man_V_434 = sub i54 0, i54 %zext_ln578_34"   --->   Operation 1291 'sub' 'man_V_434' <Predicate = (trunc_ln145 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1292 [1/1] (0.40ns)   --->   "%man_V_435 = select i1 %p_Result_72, i54 %man_V_434, i54 %zext_ln578_34"   --->   Operation 1292 'select' 'man_V_435' <Predicate = (trunc_ln145 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1293 [1/1] (1.13ns)   --->   "%icmp_ln580_34 = icmp_eq  i63 %trunc_ln564_83, i63 0"   --->   Operation 1293 'icmp' 'icmp_ln580_34' <Predicate = (trunc_ln145 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1294 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_34, void, void %ap_fixed_base.exit8122.i.arrayidx121320.exit.i_crit_edge"   --->   Operation 1294 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_12 : Operation 1295 [1/1] (0.80ns)   --->   "%F2_185 = sub i12 1075, i12 %zext_ln501_34"   --->   Operation 1295 'sub' 'F2_185' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1296 [1/1] (0.97ns)   --->   "%icmp_ln590_46 = icmp_sgt  i12 %F2_185, i12 8"   --->   Operation 1296 'icmp' 'icmp_ln590_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1297 [1/1] (0.80ns)   --->   "%add_ln590_46 = add i12 %F2_185, i12 4088"   --->   Operation 1297 'add' 'add_ln590_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1298 [1/1] (0.80ns)   --->   "%sub_ln590_46 = sub i12 8, i12 %F2_185"   --->   Operation 1298 'sub' 'sub_ln590_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1299 [1/1] (0.37ns)   --->   "%sh_amt_185 = select i1 %icmp_ln590_46, i12 %add_ln590_46, i12 %sub_ln590_46"   --->   Operation 1299 'select' 'sh_amt_185' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln590_46 = sext i12 %sh_amt_185"   --->   Operation 1300 'sext' 'sext_ln590_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.00>
ST_12 : Operation 1301 [1/1] (0.97ns)   --->   "%icmp_ln591_46 = icmp_eq  i12 %F2_185, i12 8"   --->   Operation 1301 'icmp' 'icmp_ln591_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1302 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_46, void, void"   --->   Operation 1302 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34)> <Delay = 0.00>
ST_12 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_46, void, void"   --->   Operation 1303 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46)> <Delay = 0.00>
ST_12 : Operation 1304 [1/1] (0.00ns)   --->   "%trunc_ln611_59 = trunc i54 %man_V_435"   --->   Operation 1304 'trunc' 'trunc_ln611_59' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_12 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_185, i32 4, i32 11"   --->   Operation 1305 'partselect' 'tmp_340' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_12 : Operation 1306 [1/1] (0.84ns)   --->   "%icmp_ln612_101 = icmp_eq  i8 %tmp_340, i8 0"   --->   Operation 1306 'icmp' 'icmp_ln612_101' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1307 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_101, void %.arrayidx121320.exit.i_crit_edge1118, void"   --->   Operation 1307 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_12 : Operation 1308 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_27"   --->   Operation 1308 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & !icmp_ln612_101)> <Delay = 0.00>
ST_12 : Operation 1309 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_23"   --->   Operation 1309 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & !icmp_ln612_101)> <Delay = 0.57>
ST_12 : Operation 1310 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1310 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & !icmp_ln612_101)> <Delay = 0.42>
ST_12 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln590_46cast = trunc i31 %sext_ln590_46"   --->   Operation 1311 'trunc' 'sext_ln590_46cast' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_101)> <Delay = 0.00>
ST_12 : Operation 1312 [1/1] (0.90ns)   --->   "%shl_ln613_46 = shl i16 %trunc_ln611_59, i16 %sext_ln590_46cast"   --->   Operation 1312 'shl' 'shl_ln613_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_101)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1313 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_27"   --->   Operation 1313 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_101)> <Delay = 0.00>
ST_12 : Operation 1314 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_46, i16 %HH_V_23"   --->   Operation 1314 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_101)> <Delay = 0.57>
ST_12 : Operation 1315 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1315 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_101)> <Delay = 0.42>
ST_12 : Operation 1316 [1/1] (0.97ns)   --->   "%icmp_ln594_46 = icmp_ult  i12 %sh_amt_185, i12 54"   --->   Operation 1316 'icmp' 'icmp_ln594_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1317 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_46, void, void"   --->   Operation 1317 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46)> <Delay = 0.00>
ST_12 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_26, i32 63"   --->   Operation 1318 'bitselect' 'tmp_346' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1319 [1/1] (0.17ns)   --->   "%select_ln597_101 = select i1 %tmp_346, i16 65535, i16 0"   --->   Operation 1319 'select' 'select_ln597_101' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1320 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_27"   --->   Operation 1320 'store' 'store_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1321 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_101, i16 %HH_V_23"   --->   Operation 1321 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.57>
ST_12 : Operation 1322 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx121320.exit.i"   --->   Operation 1322 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.42>
ST_12 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln595_203 = trunc i12 %sh_amt_185"   --->   Operation 1323 'trunc' 'trunc_ln595_203' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln595_46 = zext i6 %trunc_ln595_203"   --->   Operation 1324 'zext' 'zext_ln595_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1325 [1/1] (1.50ns)   --->   "%ashr_ln595_46 = ashr i54 %man_V_435, i54 %zext_ln595_46"   --->   Operation 1325 'ashr' 'ashr_ln595_46' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln595_204 = trunc i54 %ashr_ln595_46"   --->   Operation 1326 'trunc' 'trunc_ln595_204' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1327 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_27"   --->   Operation 1327 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_12 : Operation 1328 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_204, i16 %HH_V_23"   --->   Operation 1328 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.57>
ST_12 : Operation 1329 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1329 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.42>
ST_12 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln592_101 = trunc i54 %man_V_435"   --->   Operation 1330 'trunc' 'trunc_ln592_101' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.00>
ST_12 : Operation 1331 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_27"   --->   Operation 1331 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.00>
ST_12 : Operation 1332 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_101, i16 %HH_V_23"   --->   Operation 1332 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.57>
ST_12 : Operation 1333 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1333 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.42>
ST_12 : Operation 1334 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_27"   --->   Operation 1334 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_34)> <Delay = 0.00>
ST_12 : Operation 1335 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_23"   --->   Operation 1335 'store' 'store_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_34)> <Delay = 0.57>
ST_12 : Operation 1336 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1336 'br' 'br_ln191' <Predicate = (trunc_ln145 == 0 & icmp_ln580_34)> <Delay = 0.42>
ST_12 : Operation 1337 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %temp_c2_o1"   --->   Operation 1337 'bitcast' 'ireg_3' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln564_45 = trunc i64 %ireg_3"   --->   Operation 1338 'trunc' 'trunc_ln564_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1339 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 1339 'bitselect' 'p_Result_26' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1340 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 1340 'partselect' 'exp_tmp_5' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln501_5 = zext i11 %exp_tmp_5"   --->   Operation 1341 'zext' 'zext_ln501_5' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln574_53 = trunc i64 %ireg_3"   --->   Operation 1342 'trunc' 'trunc_ln574_53' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1343 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_53"   --->   Operation 1343 'bitconcatenate' 'p_Result_27' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i53 %p_Result_27"   --->   Operation 1344 'zext' 'zext_ln578_5' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1345 [1/1] (1.10ns)   --->   "%man_V_259 = sub i54 0, i54 %zext_ln578_5"   --->   Operation 1345 'sub' 'man_V_259' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1346 [1/1] (0.40ns)   --->   "%man_V_262 = select i1 %p_Result_26, i54 %man_V_259, i54 %zext_ln578_5"   --->   Operation 1346 'select' 'man_V_262' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1347 [1/1] (1.13ns)   --->   "%icmp_ln580_5 = icmp_eq  i63 %trunc_ln564_45, i63 0"   --->   Operation 1347 'icmp' 'icmp_ln580_5' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1348 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_5, void, void %arrayidx81313.exit.i.ap_fixed_base.exit8760.i_crit_edge"   --->   Operation 1348 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1349 [1/1] (0.80ns)   --->   "%F2_144 = sub i12 1075, i12 %zext_ln501_5"   --->   Operation 1349 'sub' 'F2_144' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1350 [1/1] (0.97ns)   --->   "%icmp_ln590_13 = icmp_sgt  i12 %F2_144, i12 8"   --->   Operation 1350 'icmp' 'icmp_ln590_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1351 [1/1] (0.80ns)   --->   "%add_ln590_13 = add i12 %F2_144, i12 4088"   --->   Operation 1351 'add' 'add_ln590_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1352 [1/1] (0.80ns)   --->   "%sub_ln590_13 = sub i12 8, i12 %F2_144"   --->   Operation 1352 'sub' 'sub_ln590_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1353 [1/1] (0.37ns)   --->   "%sh_amt_144 = select i1 %icmp_ln590_13, i12 %add_ln590_13, i12 %sub_ln590_13"   --->   Operation 1353 'select' 'sh_amt_144' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln590_13 = sext i12 %sh_amt_144"   --->   Operation 1354 'sext' 'sext_ln590_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 1355 [1/1] (0.97ns)   --->   "%icmp_ln591_13 = icmp_eq  i12 %F2_144, i12 8"   --->   Operation 1355 'icmp' 'icmp_ln591_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1356 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_13, void, void"   --->   Operation 1356 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 1357 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_13, void, void"   --->   Operation 1357 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13)> <Delay = 0.00>
ST_12 : Operation 1358 [1/1] (0.00ns)   --->   "%trunc_ln611_18 = trunc i54 %man_V_262"   --->   Operation 1358 'trunc' 'trunc_ln611_18' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.00>
ST_12 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_144, i32 4, i32 11"   --->   Operation 1359 'partselect' 'tmp_221' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.00>
ST_12 : Operation 1360 [1/1] (0.84ns)   --->   "%icmp_ln612_60 = icmp_eq  i8 %tmp_221, i8 0"   --->   Operation 1360 'icmp' 'icmp_ln612_60' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_60, void %.ap_fixed_base.exit8760.i_crit_edge, void"   --->   Operation 1361 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.00>
ST_12 : Operation 1362 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_6"   --->   Operation 1362 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & !icmp_ln612_60)> <Delay = 0.57>
ST_12 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1363 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & !icmp_ln612_60)> <Delay = 0.00>
ST_12 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln590_13cast = trunc i31 %sext_ln590_13"   --->   Operation 1364 'trunc' 'sext_ln590_13cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_60)> <Delay = 0.00>
ST_12 : Operation 1365 [1/1] (0.90ns)   --->   "%shl_ln613_13 = shl i16 %trunc_ln611_18, i16 %sext_ln590_13cast"   --->   Operation 1365 'shl' 'shl_ln613_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_60)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1366 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_13, i16 %HH_V_6"   --->   Operation 1366 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_60)> <Delay = 0.57>
ST_12 : Operation 1367 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1367 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_60)> <Delay = 0.00>
ST_12 : Operation 1368 [1/1] (0.97ns)   --->   "%icmp_ln594_13 = icmp_ult  i12 %sh_amt_144, i12 54"   --->   Operation 1368 'icmp' 'icmp_ln594_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1369 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_13, void, void"   --->   Operation 1369 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13)> <Delay = 0.00>
ST_12 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 1370 'bitselect' 'tmp_229' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1371 [1/1] (0.17ns)   --->   "%select_ln597_60 = select i1 %tmp_229, i16 65535, i16 0"   --->   Operation 1371 'select' 'select_ln597_60' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1372 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_60, i16 %HH_V_6"   --->   Operation 1372 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.57>
ST_12 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1373 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1374 [1/1] (0.00ns)   --->   "%trunc_ln595_121 = trunc i12 %sh_amt_144"   --->   Operation 1374 'trunc' 'trunc_ln595_121' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln595_13 = zext i6 %trunc_ln595_121"   --->   Operation 1375 'zext' 'zext_ln595_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1376 [1/1] (1.50ns)   --->   "%ashr_ln595_13 = ashr i54 %man_V_262, i54 %zext_ln595_13"   --->   Operation 1376 'ashr' 'ashr_ln595_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln595_122 = trunc i54 %ashr_ln595_13"   --->   Operation 1377 'trunc' 'trunc_ln595_122' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1378 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_122, i16 %HH_V_6"   --->   Operation 1378 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.57>
ST_12 : Operation 1379 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1379 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_12 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln592_60 = trunc i54 %man_V_262"   --->   Operation 1380 'trunc' 'trunc_ln592_60' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & icmp_ln591_13)> <Delay = 0.00>
ST_12 : Operation 1381 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_60, i16 %HH_V_6"   --->   Operation 1381 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & icmp_ln591_13)> <Delay = 0.57>
ST_12 : Operation 1382 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1382 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_5 & icmp_ln591_13)> <Delay = 0.00>
ST_12 : Operation 1383 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_6"   --->   Operation 1383 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_5)> <Delay = 0.57>
ST_12 : Operation 1384 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8760.i"   --->   Operation 1384 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 1385 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %temp_c2_o2"   --->   Operation 1385 'bitcast' 'ireg_4' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln564_54 = trunc i64 %ireg_4"   --->   Operation 1386 'trunc' 'trunc_ln564_54' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1387 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 1387 'bitselect' 'p_Result_28' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1388 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 1388 'partselect' 'exp_tmp_9' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln501_9 = zext i11 %exp_tmp_9"   --->   Operation 1389 'zext' 'zext_ln501_9' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln574_62 = trunc i64 %ireg_4"   --->   Operation 1390 'trunc' 'trunc_ln574_62' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1391 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_62"   --->   Operation 1391 'bitconcatenate' 'p_Result_29' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln578_9 = zext i53 %p_Result_29"   --->   Operation 1392 'zext' 'zext_ln578_9' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1393 [1/1] (1.10ns)   --->   "%man_V_346 = sub i54 0, i54 %zext_ln578_9"   --->   Operation 1393 'sub' 'man_V_346' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1394 [1/1] (0.40ns)   --->   "%man_V_347 = select i1 %p_Result_28, i54 %man_V_346, i54 %zext_ln578_9"   --->   Operation 1394 'select' 'man_V_347' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1395 [1/1] (1.13ns)   --->   "%icmp_ln580_9 = icmp_eq  i63 %trunc_ln564_54, i63 0"   --->   Operation 1395 'icmp' 'icmp_ln580_9' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1396 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_9, void, void %ap_fixed_base.exit8760.i.ap_fixed_base.exit8731.i_crit_edge"   --->   Operation 1396 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1397 [1/1] (0.80ns)   --->   "%F2_155 = sub i12 1075, i12 %zext_ln501_9"   --->   Operation 1397 'sub' 'F2_155' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1398 [1/1] (0.97ns)   --->   "%icmp_ln590_19 = icmp_sgt  i12 %F2_155, i12 8"   --->   Operation 1398 'icmp' 'icmp_ln590_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1399 [1/1] (0.80ns)   --->   "%add_ln590_19 = add i12 %F2_155, i12 4088"   --->   Operation 1399 'add' 'add_ln590_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1400 [1/1] (0.80ns)   --->   "%sub_ln590_19 = sub i12 8, i12 %F2_155"   --->   Operation 1400 'sub' 'sub_ln590_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1401 [1/1] (0.37ns)   --->   "%sh_amt_155 = select i1 %icmp_ln590_19, i12 %add_ln590_19, i12 %sub_ln590_19"   --->   Operation 1401 'select' 'sh_amt_155' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln590_19 = sext i12 %sh_amt_155"   --->   Operation 1402 'sext' 'sext_ln590_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 1403 [1/1] (0.97ns)   --->   "%icmp_ln591_19 = icmp_eq  i12 %F2_155, i12 8"   --->   Operation 1403 'icmp' 'icmp_ln591_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_19, void, void"   --->   Operation 1404 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_19, void, void"   --->   Operation 1405 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19)> <Delay = 0.00>
ST_12 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln611_29 = trunc i54 %man_V_347"   --->   Operation 1406 'trunc' 'trunc_ln611_29' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_12 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_155, i32 4, i32 11"   --->   Operation 1407 'partselect' 'tmp_249' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_12 : Operation 1408 [1/1] (0.84ns)   --->   "%icmp_ln612_71 = icmp_eq  i8 %tmp_249, i8 0"   --->   Operation 1408 'icmp' 'icmp_ln612_71' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1409 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_71, void %.ap_fixed_base.exit8731.i_crit_edge, void"   --->   Operation 1409 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_12 : Operation 1410 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_10"   --->   Operation 1410 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & !icmp_ln612_71)> <Delay = 0.57>
ST_12 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1411 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & !icmp_ln612_71)> <Delay = 0.00>
ST_12 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln590_19cast = trunc i31 %sext_ln590_19"   --->   Operation 1412 'trunc' 'sext_ln590_19cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_71)> <Delay = 0.00>
ST_12 : Operation 1413 [1/1] (0.90ns)   --->   "%shl_ln613_19 = shl i16 %trunc_ln611_29, i16 %sext_ln590_19cast"   --->   Operation 1413 'shl' 'shl_ln613_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_71)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1414 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_19, i16 %HH_V_10"   --->   Operation 1414 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_71)> <Delay = 0.57>
ST_12 : Operation 1415 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1415 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_71)> <Delay = 0.00>
ST_12 : Operation 1416 [1/1] (0.97ns)   --->   "%icmp_ln594_19 = icmp_ult  i12 %sh_amt_155, i12 54"   --->   Operation 1416 'icmp' 'icmp_ln594_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1417 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_19, void, void"   --->   Operation 1417 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19)> <Delay = 0.00>
ST_12 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 1418 'bitselect' 'tmp_258' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1419 [1/1] (0.17ns)   --->   "%select_ln597_71 = select i1 %tmp_258, i16 65535, i16 0"   --->   Operation 1419 'select' 'select_ln597_71' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1420 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_71, i16 %HH_V_10"   --->   Operation 1420 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.57>
ST_12 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1421 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln595_143 = trunc i12 %sh_amt_155"   --->   Operation 1422 'trunc' 'trunc_ln595_143' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln595_19 = zext i6 %trunc_ln595_143"   --->   Operation 1423 'zext' 'zext_ln595_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1424 [1/1] (1.50ns)   --->   "%ashr_ln595_19 = ashr i54 %man_V_347, i54 %zext_ln595_19"   --->   Operation 1424 'ashr' 'ashr_ln595_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln595_144 = trunc i54 %ashr_ln595_19"   --->   Operation 1425 'trunc' 'trunc_ln595_144' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1426 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_144, i16 %HH_V_10"   --->   Operation 1426 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.57>
ST_12 : Operation 1427 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1427 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln592_71 = trunc i54 %man_V_347"   --->   Operation 1428 'trunc' 'trunc_ln592_71' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & icmp_ln591_19)> <Delay = 0.00>
ST_12 : Operation 1429 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_71, i16 %HH_V_10"   --->   Operation 1429 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & icmp_ln591_19)> <Delay = 0.57>
ST_12 : Operation 1430 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1430 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_9 & icmp_ln591_19)> <Delay = 0.00>
ST_12 : Operation 1431 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_10"   --->   Operation 1431 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_9)> <Delay = 0.57>
ST_12 : Operation 1432 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8731.i"   --->   Operation 1432 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 1433 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %temp_c3_o1"   --->   Operation 1433 'bitcast' 'ireg_5' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln564_62 = trunc i64 %ireg_5"   --->   Operation 1434 'trunc' 'trunc_ln564_62' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1435 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 1435 'bitselect' 'p_Result_30' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1436 [1/1] (0.00ns)   --->   "%exp_tmp_139 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 1436 'partselect' 'exp_tmp_139' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln501_13 = zext i11 %exp_tmp_139"   --->   Operation 1437 'zext' 'zext_ln501_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln574_70 = trunc i64 %ireg_5"   --->   Operation 1438 'trunc' 'trunc_ln574_70' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1439 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_70"   --->   Operation 1439 'bitconcatenate' 'p_Result_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln578_13 = zext i53 %p_Result_31"   --->   Operation 1440 'zext' 'zext_ln578_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1441 [1/1] (1.10ns)   --->   "%man_V_370 = sub i54 0, i54 %zext_ln578_13"   --->   Operation 1441 'sub' 'man_V_370' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1442 [1/1] (0.40ns)   --->   "%man_V_371 = select i1 %p_Result_30, i54 %man_V_370, i54 %zext_ln578_13"   --->   Operation 1442 'select' 'man_V_371' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1443 [1/1] (1.13ns)   --->   "%icmp_ln580_13 = icmp_eq  i63 %trunc_ln564_62, i63 0"   --->   Operation 1443 'icmp' 'icmp_ln580_13' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1444 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_13, void, void %ap_fixed_base.exit8731.i.ap_fixed_base.exit8702.i_crit_edge"   --->   Operation 1444 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1445 [1/1] (0.80ns)   --->   "%F2_163 = sub i12 1075, i12 %zext_ln501_13"   --->   Operation 1445 'sub' 'F2_163' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1446 [1/1] (0.97ns)   --->   "%icmp_ln590_25 = icmp_sgt  i12 %F2_163, i12 8"   --->   Operation 1446 'icmp' 'icmp_ln590_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1447 [1/1] (0.80ns)   --->   "%add_ln590_25 = add i12 %F2_163, i12 4088"   --->   Operation 1447 'add' 'add_ln590_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1448 [1/1] (0.80ns)   --->   "%sub_ln590_25 = sub i12 8, i12 %F2_163"   --->   Operation 1448 'sub' 'sub_ln590_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1449 [1/1] (0.37ns)   --->   "%sh_amt_163 = select i1 %icmp_ln590_25, i12 %add_ln590_25, i12 %sub_ln590_25"   --->   Operation 1449 'select' 'sh_amt_163' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln590_25 = sext i12 %sh_amt_163"   --->   Operation 1450 'sext' 'sext_ln590_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.00>
ST_12 : Operation 1451 [1/1] (0.97ns)   --->   "%icmp_ln591_25 = icmp_eq  i12 %F2_163, i12 8"   --->   Operation 1451 'icmp' 'icmp_ln591_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1452 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_25, void, void"   --->   Operation 1452 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13)> <Delay = 0.00>
ST_12 : Operation 1453 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_25, void, void"   --->   Operation 1453 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25)> <Delay = 0.00>
ST_12 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln611_37 = trunc i54 %man_V_371"   --->   Operation 1454 'trunc' 'trunc_ln611_37' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_12 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_163, i32 4, i32 11"   --->   Operation 1455 'partselect' 'tmp_275' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_12 : Operation 1456 [1/1] (0.84ns)   --->   "%icmp_ln612_79 = icmp_eq  i8 %tmp_275, i8 0"   --->   Operation 1456 'icmp' 'icmp_ln612_79' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1457 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_79, void %.ap_fixed_base.exit8702.i_crit_edge, void"   --->   Operation 1457 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_12 : Operation 1458 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_14"   --->   Operation 1458 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & !icmp_ln612_79)> <Delay = 0.57>
ST_12 : Operation 1459 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1459 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & !icmp_ln612_79)> <Delay = 0.00>
ST_12 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln590_25cast = trunc i31 %sext_ln590_25"   --->   Operation 1460 'trunc' 'sext_ln590_25cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_79)> <Delay = 0.00>
ST_12 : Operation 1461 [1/1] (0.90ns)   --->   "%shl_ln613_25 = shl i16 %trunc_ln611_37, i16 %sext_ln590_25cast"   --->   Operation 1461 'shl' 'shl_ln613_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_79)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1462 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_25, i16 %HH_V_14"   --->   Operation 1462 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_79)> <Delay = 0.57>
ST_12 : Operation 1463 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1463 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_79)> <Delay = 0.00>
ST_12 : Operation 1464 [1/1] (0.97ns)   --->   "%icmp_ln594_25 = icmp_ult  i12 %sh_amt_163, i12 54"   --->   Operation 1464 'icmp' 'icmp_ln594_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1465 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_25, void, void"   --->   Operation 1465 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25)> <Delay = 0.00>
ST_12 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 1466 'bitselect' 'tmp_282' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1467 [1/1] (0.17ns)   --->   "%select_ln597_79 = select i1 %tmp_282, i16 65535, i16 0"   --->   Operation 1467 'select' 'select_ln597_79' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1468 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_79, i16 %HH_V_14"   --->   Operation 1468 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.57>
ST_12 : Operation 1469 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1469 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln595_159 = trunc i12 %sh_amt_163"   --->   Operation 1470 'trunc' 'trunc_ln595_159' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln595_25 = zext i6 %trunc_ln595_159"   --->   Operation 1471 'zext' 'zext_ln595_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1472 [1/1] (1.50ns)   --->   "%ashr_ln595_25 = ashr i54 %man_V_371, i54 %zext_ln595_25"   --->   Operation 1472 'ashr' 'ashr_ln595_25' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln595_160 = trunc i54 %ashr_ln595_25"   --->   Operation 1473 'trunc' 'trunc_ln595_160' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1474 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_160, i16 %HH_V_14"   --->   Operation 1474 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.57>
ST_12 : Operation 1475 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1475 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_12 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln592_79 = trunc i54 %man_V_371"   --->   Operation 1476 'trunc' 'trunc_ln592_79' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & icmp_ln591_25)> <Delay = 0.00>
ST_12 : Operation 1477 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_79, i16 %HH_V_14"   --->   Operation 1477 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & icmp_ln591_25)> <Delay = 0.57>
ST_12 : Operation 1478 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1478 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_13 & icmp_ln591_25)> <Delay = 0.00>
ST_12 : Operation 1479 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_14"   --->   Operation 1479 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_13)> <Delay = 0.57>
ST_12 : Operation 1480 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8702.i"   --->   Operation 1480 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_13)> <Delay = 0.00>
ST_12 : Operation 1481 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %temp_c3_o2"   --->   Operation 1481 'bitcast' 'ireg_6' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln564_70 = trunc i64 %ireg_6"   --->   Operation 1482 'trunc' 'trunc_ln564_70' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1483 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 1483 'bitselect' 'p_Result_32' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1484 [1/1] (0.00ns)   --->   "%exp_tmp_147 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 1484 'partselect' 'exp_tmp_147' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln501_19 = zext i11 %exp_tmp_147"   --->   Operation 1485 'zext' 'zext_ln501_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln574_78 = trunc i64 %ireg_6"   --->   Operation 1486 'trunc' 'trunc_ln574_78' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1487 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_78"   --->   Operation 1487 'bitconcatenate' 'p_Result_33' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln578_19 = zext i53 %p_Result_33"   --->   Operation 1488 'zext' 'zext_ln578_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1489 [1/1] (1.10ns)   --->   "%man_V_395 = sub i54 0, i54 %zext_ln578_19"   --->   Operation 1489 'sub' 'man_V_395' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1490 [1/1] (0.40ns)   --->   "%man_V_396 = select i1 %p_Result_32, i54 %man_V_395, i54 %zext_ln578_19"   --->   Operation 1490 'select' 'man_V_396' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1491 [1/1] (1.13ns)   --->   "%icmp_ln580_19 = icmp_eq  i63 %trunc_ln564_70, i63 0"   --->   Operation 1491 'icmp' 'icmp_ln580_19' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1492 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_19, void, void %ap_fixed_base.exit8702.i.ap_fixed_base.exit8673.i_crit_edge"   --->   Operation 1492 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1493 [1/1] (0.80ns)   --->   "%F2_172 = sub i12 1075, i12 %zext_ln501_19"   --->   Operation 1493 'sub' 'F2_172' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1494 [1/1] (0.97ns)   --->   "%icmp_ln590_31 = icmp_sgt  i12 %F2_172, i12 8"   --->   Operation 1494 'icmp' 'icmp_ln590_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1495 [1/1] (0.80ns)   --->   "%add_ln590_31 = add i12 %F2_172, i12 4088"   --->   Operation 1495 'add' 'add_ln590_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1496 [1/1] (0.80ns)   --->   "%sub_ln590_31 = sub i12 8, i12 %F2_172"   --->   Operation 1496 'sub' 'sub_ln590_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1497 [1/1] (0.37ns)   --->   "%sh_amt_172 = select i1 %icmp_ln590_31, i12 %add_ln590_31, i12 %sub_ln590_31"   --->   Operation 1497 'select' 'sh_amt_172' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln590_31 = sext i12 %sh_amt_172"   --->   Operation 1498 'sext' 'sext_ln590_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.00>
ST_12 : Operation 1499 [1/1] (0.97ns)   --->   "%icmp_ln591_31 = icmp_eq  i12 %F2_172, i12 8"   --->   Operation 1499 'icmp' 'icmp_ln591_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_31, void, void"   --->   Operation 1500 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19)> <Delay = 0.00>
ST_12 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_31, void, void"   --->   Operation 1501 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31)> <Delay = 0.00>
ST_12 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln611_46 = trunc i54 %man_V_396"   --->   Operation 1502 'trunc' 'trunc_ln611_46' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_12 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_172, i32 4, i32 11"   --->   Operation 1503 'partselect' 'tmp_300' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_12 : Operation 1504 [1/1] (0.84ns)   --->   "%icmp_ln612_88 = icmp_eq  i8 %tmp_300, i8 0"   --->   Operation 1504 'icmp' 'icmp_ln612_88' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1505 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_88, void %.ap_fixed_base.exit8673.i_crit_edge, void"   --->   Operation 1505 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_12 : Operation 1506 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_18"   --->   Operation 1506 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & !icmp_ln612_88)> <Delay = 0.57>
ST_12 : Operation 1507 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1507 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & !icmp_ln612_88)> <Delay = 0.00>
ST_12 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln590_31cast = trunc i31 %sext_ln590_31"   --->   Operation 1508 'trunc' 'sext_ln590_31cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_88)> <Delay = 0.00>
ST_12 : Operation 1509 [1/1] (0.90ns)   --->   "%shl_ln613_31 = shl i16 %trunc_ln611_46, i16 %sext_ln590_31cast"   --->   Operation 1509 'shl' 'shl_ln613_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_88)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1510 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_31, i16 %HH_V_18"   --->   Operation 1510 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_88)> <Delay = 0.57>
ST_12 : Operation 1511 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1511 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_88)> <Delay = 0.00>
ST_12 : Operation 1512 [1/1] (0.97ns)   --->   "%icmp_ln594_31 = icmp_ult  i12 %sh_amt_172, i12 54"   --->   Operation 1512 'icmp' 'icmp_ln594_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1513 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_31, void, void"   --->   Operation 1513 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31)> <Delay = 0.00>
ST_12 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 1514 'bitselect' 'tmp_309' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1515 [1/1] (0.17ns)   --->   "%select_ln597_88 = select i1 %tmp_309, i16 65535, i16 0"   --->   Operation 1515 'select' 'select_ln597_88' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1516 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_88, i16 %HH_V_18"   --->   Operation 1516 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.57>
ST_12 : Operation 1517 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1517 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln595_177 = trunc i12 %sh_amt_172"   --->   Operation 1518 'trunc' 'trunc_ln595_177' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln595_31 = zext i6 %trunc_ln595_177"   --->   Operation 1519 'zext' 'zext_ln595_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1520 [1/1] (1.50ns)   --->   "%ashr_ln595_31 = ashr i54 %man_V_396, i54 %zext_ln595_31"   --->   Operation 1520 'ashr' 'ashr_ln595_31' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln595_178 = trunc i54 %ashr_ln595_31"   --->   Operation 1521 'trunc' 'trunc_ln595_178' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1522 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_178, i16 %HH_V_18"   --->   Operation 1522 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.57>
ST_12 : Operation 1523 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1523 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_12 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln592_88 = trunc i54 %man_V_396"   --->   Operation 1524 'trunc' 'trunc_ln592_88' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.00>
ST_12 : Operation 1525 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_88, i16 %HH_V_18"   --->   Operation 1525 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.57>
ST_12 : Operation 1526 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1526 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.00>
ST_12 : Operation 1527 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_18"   --->   Operation 1527 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_19)> <Delay = 0.57>
ST_12 : Operation 1528 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8673.i"   --->   Operation 1528 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_19)> <Delay = 0.00>
ST_12 : Operation 1529 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %temp_c4_o1"   --->   Operation 1529 'bitcast' 'ireg_7' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln564_76 = trunc i64 %ireg_7"   --->   Operation 1530 'trunc' 'trunc_ln564_76' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1531 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 1531 'bitselect' 'p_Result_34' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1532 [1/1] (0.00ns)   --->   "%exp_tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 1532 'partselect' 'exp_tmp_153' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln501_26 = zext i11 %exp_tmp_153"   --->   Operation 1533 'zext' 'zext_ln501_26' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln574_84 = trunc i64 %ireg_7"   --->   Operation 1534 'trunc' 'trunc_ln574_84' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1535 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_84"   --->   Operation 1535 'bitconcatenate' 'p_Result_35' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln578_26 = zext i53 %p_Result_35"   --->   Operation 1536 'zext' 'zext_ln578_26' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1537 [1/1] (1.10ns)   --->   "%man_V_413 = sub i54 0, i54 %zext_ln578_26"   --->   Operation 1537 'sub' 'man_V_413' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1538 [1/1] (0.40ns)   --->   "%man_V_414 = select i1 %p_Result_34, i54 %man_V_413, i54 %zext_ln578_26"   --->   Operation 1538 'select' 'man_V_414' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1539 [1/1] (1.13ns)   --->   "%icmp_ln580_26 = icmp_eq  i63 %trunc_ln564_76, i63 0"   --->   Operation 1539 'icmp' 'icmp_ln580_26' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1540 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_26, void, void %ap_fixed_base.exit8673.i.ap_fixed_base.exit8644.i_crit_edge"   --->   Operation 1540 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1541 [1/1] (0.80ns)   --->   "%F2_178 = sub i12 1075, i12 %zext_ln501_26"   --->   Operation 1541 'sub' 'F2_178' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1542 [1/1] (0.97ns)   --->   "%icmp_ln590_38 = icmp_sgt  i12 %F2_178, i12 8"   --->   Operation 1542 'icmp' 'icmp_ln590_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1543 [1/1] (0.80ns)   --->   "%add_ln590_38 = add i12 %F2_178, i12 4088"   --->   Operation 1543 'add' 'add_ln590_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1544 [1/1] (0.80ns)   --->   "%sub_ln590_38 = sub i12 8, i12 %F2_178"   --->   Operation 1544 'sub' 'sub_ln590_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1545 [1/1] (0.37ns)   --->   "%sh_amt_178 = select i1 %icmp_ln590_38, i12 %add_ln590_38, i12 %sub_ln590_38"   --->   Operation 1545 'select' 'sh_amt_178' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln590_38 = sext i12 %sh_amt_178"   --->   Operation 1546 'sext' 'sext_ln590_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.00>
ST_12 : Operation 1547 [1/1] (0.97ns)   --->   "%icmp_ln591_38 = icmp_eq  i12 %F2_178, i12 8"   --->   Operation 1547 'icmp' 'icmp_ln591_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1548 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_38, void, void"   --->   Operation 1548 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26)> <Delay = 0.00>
ST_12 : Operation 1549 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_38, void, void"   --->   Operation 1549 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38)> <Delay = 0.00>
ST_12 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln611_52 = trunc i54 %man_V_414"   --->   Operation 1550 'trunc' 'trunc_ln611_52' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38)> <Delay = 0.00>
ST_12 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_178, i32 4, i32 11"   --->   Operation 1551 'partselect' 'tmp_321' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38)> <Delay = 0.00>
ST_12 : Operation 1552 [1/1] (0.84ns)   --->   "%icmp_ln612_94 = icmp_eq  i8 %tmp_321, i8 0"   --->   Operation 1552 'icmp' 'icmp_ln612_94' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1553 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_94, void %.ap_fixed_base.exit8644.i_crit_edge, void"   --->   Operation 1553 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38)> <Delay = 0.00>
ST_12 : Operation 1554 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_22"   --->   Operation 1554 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & !icmp_ln612_94)> <Delay = 0.57>
ST_12 : Operation 1555 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1555 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & !icmp_ln612_94)> <Delay = 0.00>
ST_12 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln590_38cast = trunc i31 %sext_ln590_38"   --->   Operation 1556 'trunc' 'sext_ln590_38cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & icmp_ln612_94)> <Delay = 0.00>
ST_12 : Operation 1557 [1/1] (0.90ns)   --->   "%shl_ln613_38 = shl i16 %trunc_ln611_52, i16 %sext_ln590_38cast"   --->   Operation 1557 'shl' 'shl_ln613_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & icmp_ln612_94)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1558 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_38, i16 %HH_V_22"   --->   Operation 1558 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & icmp_ln612_94)> <Delay = 0.57>
ST_12 : Operation 1559 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1559 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & !icmp_ln590_38 & icmp_ln612_94)> <Delay = 0.00>
ST_12 : Operation 1560 [1/1] (0.97ns)   --->   "%icmp_ln594_38 = icmp_ult  i12 %sh_amt_178, i12 54"   --->   Operation 1560 'icmp' 'icmp_ln594_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1561 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_38, void, void"   --->   Operation 1561 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38)> <Delay = 0.00>
ST_12 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 1562 'bitselect' 'tmp_327' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & !icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1563 [1/1] (0.17ns)   --->   "%select_ln597_94 = select i1 %tmp_327, i16 65535, i16 0"   --->   Operation 1563 'select' 'select_ln597_94' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & !icmp_ln594_38)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1564 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_94, i16 %HH_V_22"   --->   Operation 1564 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & !icmp_ln594_38)> <Delay = 0.57>
ST_12 : Operation 1565 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1565 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & !icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln595_189 = trunc i12 %sh_amt_178"   --->   Operation 1566 'trunc' 'trunc_ln595_189' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln595_38 = zext i6 %trunc_ln595_189"   --->   Operation 1567 'zext' 'zext_ln595_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1568 [1/1] (1.50ns)   --->   "%ashr_ln595_38 = ashr i54 %man_V_414, i54 %zext_ln595_38"   --->   Operation 1568 'ashr' 'ashr_ln595_38' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln595_190 = trunc i54 %ashr_ln595_38"   --->   Operation 1569 'trunc' 'trunc_ln595_190' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1570 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_190, i16 %HH_V_22"   --->   Operation 1570 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 0.57>
ST_12 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1571 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & !icmp_ln591_38 & icmp_ln590_38 & icmp_ln594_38)> <Delay = 0.00>
ST_12 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln592_94 = trunc i54 %man_V_414"   --->   Operation 1572 'trunc' 'trunc_ln592_94' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & icmp_ln591_38)> <Delay = 0.00>
ST_12 : Operation 1573 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_94, i16 %HH_V_22"   --->   Operation 1573 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & icmp_ln591_38)> <Delay = 0.57>
ST_12 : Operation 1574 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1574 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_26 & icmp_ln591_38)> <Delay = 0.00>
ST_12 : Operation 1575 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_22"   --->   Operation 1575 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_26)> <Delay = 0.57>
ST_12 : Operation 1576 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8644.i"   --->   Operation 1576 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_26)> <Delay = 0.00>
ST_12 : Operation 1577 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %temp_c4_o2"   --->   Operation 1577 'bitcast' 'ireg_8' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln564_82 = trunc i64 %ireg_8"   --->   Operation 1578 'trunc' 'trunc_ln564_82' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1579 [1/1] (0.00ns)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 1579 'bitselect' 'p_Result_36' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1580 [1/1] (0.00ns)   --->   "%exp_tmp_159 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 1580 'partselect' 'exp_tmp_159' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln501_33 = zext i11 %exp_tmp_159"   --->   Operation 1581 'zext' 'zext_ln501_33' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln574_90 = trunc i64 %ireg_8"   --->   Operation 1582 'trunc' 'trunc_ln574_90' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1583 [1/1] (0.00ns)   --->   "%p_Result_37 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_90"   --->   Operation 1583 'bitconcatenate' 'p_Result_37' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln578_33 = zext i53 %p_Result_37"   --->   Operation 1584 'zext' 'zext_ln578_33' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1585 [1/1] (1.10ns)   --->   "%man_V_431 = sub i54 0, i54 %zext_ln578_33"   --->   Operation 1585 'sub' 'man_V_431' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1586 [1/1] (0.40ns)   --->   "%man_V_432 = select i1 %p_Result_36, i54 %man_V_431, i54 %zext_ln578_33"   --->   Operation 1586 'select' 'man_V_432' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1587 [1/1] (1.13ns)   --->   "%icmp_ln580_33 = icmp_eq  i63 %trunc_ln564_82, i63 0"   --->   Operation 1587 'icmp' 'icmp_ln580_33' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1588 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_33, void, void %ap_fixed_base.exit8644.i.arrayidx121320.exit.i_crit_edge"   --->   Operation 1588 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4)> <Delay = 0.00>
ST_12 : Operation 1589 [1/1] (0.80ns)   --->   "%F2_184 = sub i12 1075, i12 %zext_ln501_33"   --->   Operation 1589 'sub' 'F2_184' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1590 [1/1] (0.97ns)   --->   "%icmp_ln590_45 = icmp_sgt  i12 %F2_184, i12 8"   --->   Operation 1590 'icmp' 'icmp_ln590_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1591 [1/1] (0.80ns)   --->   "%add_ln590_45 = add i12 %F2_184, i12 4088"   --->   Operation 1591 'add' 'add_ln590_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1592 [1/1] (0.80ns)   --->   "%sub_ln590_45 = sub i12 8, i12 %F2_184"   --->   Operation 1592 'sub' 'sub_ln590_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1593 [1/1] (0.37ns)   --->   "%sh_amt_184 = select i1 %icmp_ln590_45, i12 %add_ln590_45, i12 %sub_ln590_45"   --->   Operation 1593 'select' 'sh_amt_184' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln590_45 = sext i12 %sh_amt_184"   --->   Operation 1594 'sext' 'sext_ln590_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.00>
ST_12 : Operation 1595 [1/1] (0.97ns)   --->   "%icmp_ln591_45 = icmp_eq  i12 %F2_184, i12 8"   --->   Operation 1595 'icmp' 'icmp_ln591_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1596 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_45, void, void"   --->   Operation 1596 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33)> <Delay = 0.00>
ST_12 : Operation 1597 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_45, void, void"   --->   Operation 1597 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45)> <Delay = 0.00>
ST_12 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln611_58 = trunc i54 %man_V_432"   --->   Operation 1598 'trunc' 'trunc_ln611_58' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45)> <Delay = 0.00>
ST_12 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_184, i32 4, i32 11"   --->   Operation 1599 'partselect' 'tmp_339' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45)> <Delay = 0.00>
ST_12 : Operation 1600 [1/1] (0.84ns)   --->   "%icmp_ln612_100 = icmp_eq  i8 %tmp_339, i8 0"   --->   Operation 1600 'icmp' 'icmp_ln612_100' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1601 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_100, void %.arrayidx121320.exit.i_crit_edge, void"   --->   Operation 1601 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45)> <Delay = 0.00>
ST_12 : Operation 1602 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_30"   --->   Operation 1602 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & !icmp_ln612_100)> <Delay = 0.00>
ST_12 : Operation 1603 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_26"   --->   Operation 1603 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & !icmp_ln612_100)> <Delay = 0.57>
ST_12 : Operation 1604 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1604 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & !icmp_ln612_100)> <Delay = 0.42>
ST_12 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln590_45cast = trunc i31 %sext_ln590_45"   --->   Operation 1605 'trunc' 'sext_ln590_45cast' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & icmp_ln612_100)> <Delay = 0.00>
ST_12 : Operation 1606 [1/1] (0.90ns)   --->   "%shl_ln613_45 = shl i16 %trunc_ln611_58, i16 %sext_ln590_45cast"   --->   Operation 1606 'shl' 'shl_ln613_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & icmp_ln612_100)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1607 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_30"   --->   Operation 1607 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & icmp_ln612_100)> <Delay = 0.00>
ST_12 : Operation 1608 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %shl_ln613_45, i16 %HH_V_26"   --->   Operation 1608 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & icmp_ln612_100)> <Delay = 0.57>
ST_12 : Operation 1609 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1609 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & !icmp_ln590_45 & icmp_ln612_100)> <Delay = 0.42>
ST_12 : Operation 1610 [1/1] (0.97ns)   --->   "%icmp_ln594_45 = icmp_ult  i12 %sh_amt_184, i12 54"   --->   Operation 1610 'icmp' 'icmp_ln594_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_45, void, void"   --->   Operation 1611 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45)> <Delay = 0.00>
ST_12 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 1612 'bitselect' 'tmp_345' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & !icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1613 [1/1] (0.17ns)   --->   "%select_ln597_100 = select i1 %tmp_345, i16 65535, i16 0"   --->   Operation 1613 'select' 'select_ln597_100' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & !icmp_ln594_45)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1614 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_30"   --->   Operation 1614 'store' 'store_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & !icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1615 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %select_ln597_100, i16 %HH_V_26"   --->   Operation 1615 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & !icmp_ln594_45)> <Delay = 0.57>
ST_12 : Operation 1616 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx121320.exit.i"   --->   Operation 1616 'br' 'br_ln0' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & !icmp_ln594_45)> <Delay = 0.42>
ST_12 : Operation 1617 [1/1] (0.00ns)   --->   "%trunc_ln595_201 = trunc i12 %sh_amt_184"   --->   Operation 1617 'trunc' 'trunc_ln595_201' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln595_45 = zext i6 %trunc_ln595_201"   --->   Operation 1618 'zext' 'zext_ln595_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1619 [1/1] (1.50ns)   --->   "%ashr_ln595_45 = ashr i54 %man_V_432, i54 %zext_ln595_45"   --->   Operation 1619 'ashr' 'ashr_ln595_45' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln595_202 = trunc i54 %ashr_ln595_45"   --->   Operation 1620 'trunc' 'trunc_ln595_202' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1621 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_30"   --->   Operation 1621 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.00>
ST_12 : Operation 1622 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln595_202, i16 %HH_V_26"   --->   Operation 1622 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.57>
ST_12 : Operation 1623 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1623 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & !icmp_ln591_45 & icmp_ln590_45 & icmp_ln594_45)> <Delay = 0.42>
ST_12 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln592_100 = trunc i54 %man_V_432"   --->   Operation 1624 'trunc' 'trunc_ln592_100' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & icmp_ln591_45)> <Delay = 0.00>
ST_12 : Operation 1625 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_30"   --->   Operation 1625 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & icmp_ln591_45)> <Delay = 0.00>
ST_12 : Operation 1626 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %trunc_ln592_100, i16 %HH_V_26"   --->   Operation 1626 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & icmp_ln591_45)> <Delay = 0.57>
ST_12 : Operation 1627 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1627 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & !icmp_ln580_33 & icmp_ln591_45)> <Delay = 0.42>
ST_12 : Operation 1628 [1/1] (0.00ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_30"   --->   Operation 1628 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_33)> <Delay = 0.00>
ST_12 : Operation 1629 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_26"   --->   Operation 1629 'store' 'store_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_33)> <Delay = 0.57>
ST_12 : Operation 1630 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx121320.exit.i"   --->   Operation 1630 'br' 'br_ln191' <Predicate = (trunc_ln145 != 0 & trunc_ln145 != 2 & trunc_ln145 != 4 & icmp_ln580_33)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 1.22>
ST_13 : Operation 1631 [1/1] (0.00ns)   --->   "%HH_V_80 = phi i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void, i16 %p_0_0_035692191_i, void %ap_fixed_base.exit8644.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692191_i, void %.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692191_i, void %ap_fixed_base.exit8470.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692191_i, void %.arrayidx121320.exit.i_crit_edge1115, i16 %p_0_0_035692191_i, void %ap_fixed_base.exit8296.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692191_i, void %.arrayidx121320.exit.i_crit_edge1112, i16 %storemerge5_i8788_i, void %ap_fixed_base.exit8122.i.arrayidx121320.exit.i_crit_edge, i16 %storemerge5_i8788_i, void %.arrayidx121320.exit.i_crit_edge1118"   --->   Operation 1631 'phi' 'HH_V_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1632 [1/1] (0.00ns)   --->   "%HH_V_79 = phi i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void, i16 %p_0_0_035692194_i, void %ap_fixed_base.exit8644.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692194_i, void %.arrayidx121320.exit.i_crit_edge, i16 %storemerge5_i8788_i, void %ap_fixed_base.exit8470.i.arrayidx121320.exit.i_crit_edge, i16 %storemerge5_i8788_i, void %.arrayidx121320.exit.i_crit_edge1115, i16 %p_0_0_035692194_i, void %ap_fixed_base.exit8296.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692194_i, void %.arrayidx121320.exit.i_crit_edge1112, i16 %p_0_0_035692194_i, void %ap_fixed_base.exit8122.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692194_i, void %.arrayidx121320.exit.i_crit_edge1118"   --->   Operation 1632 'phi' 'HH_V_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1633 [1/1] (0.00ns)   --->   "%HH_V_78 = phi i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void, i16 %p_0_0_035692197_i, void %ap_fixed_base.exit8644.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692197_i, void %.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692197_i, void %ap_fixed_base.exit8470.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692197_i, void %.arrayidx121320.exit.i_crit_edge1115, i16 %storemerge5_i8788_i, void %ap_fixed_base.exit8296.i.arrayidx121320.exit.i_crit_edge, i16 %storemerge5_i8788_i, void %.arrayidx121320.exit.i_crit_edge1112, i16 %p_0_0_035692197_i, void %ap_fixed_base.exit8122.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692197_i, void %.arrayidx121320.exit.i_crit_edge1118"   --->   Operation 1633 'phi' 'HH_V_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1634 [1/1] (0.00ns)   --->   "%HH_V_77 = phi i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %p_0_0_035692200_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void, i16 %storemerge5_i8788_i, void %ap_fixed_base.exit8644.i.arrayidx121320.exit.i_crit_edge, i16 %storemerge5_i8788_i, void %.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692200_i, void %ap_fixed_base.exit8470.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692200_i, void %.arrayidx121320.exit.i_crit_edge1115, i16 %p_0_0_035692200_i, void %ap_fixed_base.exit8296.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692200_i, void %.arrayidx121320.exit.i_crit_edge1112, i16 %p_0_0_035692200_i, void %ap_fixed_base.exit8122.i.arrayidx121320.exit.i_crit_edge, i16 %p_0_0_035692200_i, void %.arrayidx121320.exit.i_crit_edge1118"   --->   Operation 1634 'phi' 'HH_V_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1635 [1/1] (0.79ns)   --->   "%add_ln139 = add i4 %i, i4 2" [src/QRD.cpp:139]   --->   Operation 1635 'add' 'add_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1636 [1/1] (0.42ns)   --->   "%store_ln139 = store i4 %add_ln139, i4 %i_13" [src/QRD.cpp:139]   --->   Operation 1636 'store' 'store_ln139' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 1637 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i"   --->   Operation 1637 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 4.42>
ST_14 : Operation 1638 [1/1] (0.00ns)   --->   "%agg_tmp373_0_i = phi i16 %p_0_0_0351921192871287528772885289129032913292929432963298130053027_i, void %arrayidx271298.exit.i, i16 %p_0_0_035692197_i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.i.preheader"   --->   Operation 1638 'phi' 'agg_tmp373_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1639 [1/1] (0.00ns)   --->   "%agg_tmp370_0_i = phi i16 %p_0_0_0351921172872287428782884289229022914292829442962298230043028_i, void %arrayidx271298.exit.i, i16 %p_0_0_035692191_i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.i.preheader"   --->   Operation 1639 'phi' 'agg_tmp370_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1640 [1/1] (0.00ns)   --->   "%i_18 = load i2 %i_15" [src/QRD.cpp:153]   --->   Operation 1640 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1641 [1/1] (0.00ns)   --->   "%HH_V_31_load = load i16 %HH_V_31"   --->   Operation 1641 'load' 'HH_V_31_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1642 [1/1] (0.00ns)   --->   "%HH_V_32_load = load i16 %HH_V_32"   --->   Operation 1642 'load' 'HH_V_32_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1643 [1/1] (0.00ns)   --->   "%HH_V_33_load = load i16 %HH_V_33"   --->   Operation 1643 'load' 'HH_V_33_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1644 [1/1] (0.00ns)   --->   "%HH_V_34_load = load i16 %HH_V_34"   --->   Operation 1644 'load' 'HH_V_34_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1645 [1/1] (0.00ns)   --->   "%HH_V_35_load = load i16 %HH_V_35"   --->   Operation 1645 'load' 'HH_V_35_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1646 [1/1] (0.00ns)   --->   "%HH_V_36_load = load i16 %HH_V_36"   --->   Operation 1646 'load' 'HH_V_36_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1647 [1/1] (0.00ns)   --->   "%HH_V_37_load = load i16 %HH_V_37"   --->   Operation 1647 'load' 'HH_V_37_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1648 [1/1] (0.00ns)   --->   "%HH_V_38_load = load i16 %HH_V_38"   --->   Operation 1648 'load' 'HH_V_38_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1649 [1/1] (0.00ns)   --->   "%HH_V_39_load = load i16 %HH_V_39"   --->   Operation 1649 'load' 'HH_V_39_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1650 [1/1] (0.00ns)   --->   "%HH_V_40_load = load i16 %HH_V_40"   --->   Operation 1650 'load' 'HH_V_40_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1651 [1/1] (0.00ns)   --->   "%HH_V_41_load = load i16 %HH_V_41"   --->   Operation 1651 'load' 'HH_V_41_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1652 [1/1] (0.00ns)   --->   "%HH_V_42_load = load i16 %HH_V_42"   --->   Operation 1652 'load' 'HH_V_42_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1653 [1/1] (0.44ns)   --->   "%icmp_ln152 = icmp_eq  i2 %i_18, i2 2" [src/QRD.cpp:152]   --->   Operation 1653 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1654 [1/1] (0.00ns)   --->   "%empty_404 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 1654 'speclooptripcount' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1655 [1/1] (0.54ns)   --->   "%add_ln152 = add i2 %i_18, i2 1" [src/QRD.cpp:152]   --->   Operation 1655 'add' 'add_ln152' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1656 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2519.i_ifconv" [src/QRD.cpp:152]   --->   Operation 1656 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1657 [1/1] (0.00ns)   --->   "%HH_V_43_load = load i16 %HH_V_43" [src/QRD.cpp:153]   --->   Operation 1657 'load' 'HH_V_43_load' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1658 [1/1] (0.00ns)   --->   "%HH_V_44_load = load i16 %HH_V_44" [src/QRD.cpp:153]   --->   Operation 1658 'load' 'HH_V_44_load' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i2 %i_18" [src/QRD.cpp:153]   --->   Operation 1659 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1660 [1/1] (0.44ns)   --->   "%icmp_ln153 = icmp_eq  i2 %i_18, i2 1" [src/QRD.cpp:153]   --->   Operation 1660 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1661 [1/1] (0.35ns)   --->   "%select_ln153 = select i1 %icmp_ln153, i16 %agg_tmp373_0_i, i16 %agg_tmp370_0_i" [src/QRD.cpp:153]   --->   Operation 1661 'select' 'select_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1662 [1/1] (0.35ns)   --->   "%select_ln153_1 = select i1 %icmp_ln153, i16 %HH_V_44_load, i16 %HH_V_43_load" [src/QRD.cpp:153]   --->   Operation 1662 'select' 'select_ln153_1' <Predicate = (!icmp_ln152)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1663 [2/2] (3.61ns)   --->   "%call_ret3_i = call i128 @CORDIC_V, i16 %select_ln153, i16 %select_ln153_1, i8 %cordic_phase_V30" [src/QRD.cpp:153]   --->   Operation 1663 'call' 'call_ret3_i' <Predicate = (!icmp_ln152)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1664 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1"   --->   Operation 1664 'alloca' 'i_16' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1665 [1/1] (0.00ns)   --->   "%empty_405 = alloca i32 1"   --->   Operation 1665 'alloca' 'empty_405' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1666 [1/1] (0.00ns)   --->   "%HH_V_45 = alloca i32 1"   --->   Operation 1666 'alloca' 'HH_V_45' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1667 [1/1] (0.00ns)   --->   "%empty_406 = alloca i32 1"   --->   Operation 1667 'alloca' 'empty_406' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1668 [1/1] (0.00ns)   --->   "%agg_tmp572_0_i = alloca i32 1"   --->   Operation 1668 'alloca' 'agg_tmp572_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1669 [1/1] (0.00ns)   --->   "%HH_V_49 = alloca i32 1"   --->   Operation 1669 'alloca' 'HH_V_49' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1670 [1/1] (0.00ns)   --->   "%agg_tmp662_0_i = alloca i32 1"   --->   Operation 1670 'alloca' 'agg_tmp662_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1671 [1/1] (0.00ns)   --->   "%agg_tmp592_0_i = alloca i32 1"   --->   Operation 1671 'alloca' 'agg_tmp592_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1672 [1/1] (0.00ns)   --->   "%HH_V_50 = alloca i32 1"   --->   Operation 1672 'alloca' 'HH_V_50' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1673 [1/1] (0.00ns)   --->   "%agg_tmp682_0_i = alloca i32 1"   --->   Operation 1673 'alloca' 'agg_tmp682_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1674 [1/1] (0.00ns)   --->   "%agg_tmp582_0_i = alloca i32 1"   --->   Operation 1674 'alloca' 'agg_tmp582_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1675 [1/1] (0.00ns)   --->   "%HH_V_51 = alloca i32 1"   --->   Operation 1675 'alloca' 'HH_V_51' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1676 [1/1] (0.00ns)   --->   "%agg_tmp672_0_i = alloca i32 1"   --->   Operation 1676 'alloca' 'agg_tmp672_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1677 [1/1] (0.00ns)   --->   "%agg_tmp602_0_i = alloca i32 1"   --->   Operation 1677 'alloca' 'agg_tmp602_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1678 [1/1] (0.00ns)   --->   "%agg_tmp605_0_i = alloca i32 1"   --->   Operation 1678 'alloca' 'agg_tmp605_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1679 [1/1] (0.00ns)   --->   "%agg_tmp692_0_i = alloca i32 1"   --->   Operation 1679 'alloca' 'agg_tmp692_0_i' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_14 : Operation 1680 [2/2] (3.61ns)   --->   "%call_ret2_i = call i128 @CORDIC_V, i16 %agg_tmp370_0_i, i16 %agg_tmp373_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:169]   --->   Operation 1680 'call' 'call_ret2_i' <Predicate = (icmp_ln152)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1681 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_41_load, i16 %agg_tmp602_0_i" [src/QRD.cpp:187]   --->   Operation 1681 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.62>
ST_14 : Operation 1682 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_40_load, i16 %agg_tmp682_0_i" [src/QRD.cpp:187]   --->   Operation 1682 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.62>
ST_14 : Operation 1683 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_39_load, i16 %agg_tmp592_0_i" [src/QRD.cpp:187]   --->   Operation 1683 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.62>
ST_14 : Operation 1684 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_34_load, i16 %agg_tmp662_0_i" [src/QRD.cpp:187]   --->   Operation 1684 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.62>
ST_14 : Operation 1685 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_33_load, i16 %agg_tmp572_0_i" [src/QRD.cpp:187]   --->   Operation 1685 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.62>
ST_14 : Operation 1686 [1/1] (0.42ns)   --->   "%store_ln187 = store i16 %HH_V_38_load, i16 %empty_406" [src/QRD.cpp:187]   --->   Operation 1686 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.42>
ST_14 : Operation 1687 [1/1] (0.42ns)   --->   "%store_ln187 = store i16 %HH_V_37_load, i16 %empty_405" [src/QRD.cpp:187]   --->   Operation 1687 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.42>
ST_14 : Operation 1688 [1/1] (0.42ns)   --->   "%store_ln187 = store i4 2, i4 %i_16" [src/QRD.cpp:187]   --->   Operation 1688 'store' 'store_ln187' <Predicate = (icmp_ln152)> <Delay = 0.42>

State 15 <SV = 5> <Delay = 13.1>
ST_15 : Operation 1689 [1/1] (0.00ns)   --->   "%agg_tmp378_0_i_load_1 = load i16 %agg_tmp378_0_i" [src/QRD.cpp:154]   --->   Operation 1689 'load' 'agg_tmp378_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_15 : Operation 1690 [1/1] (0.00ns)   --->   "%agg_tmp381_0_i_load_1 = load i16 %agg_tmp381_0_i" [src/QRD.cpp:154]   --->   Operation 1690 'load' 'agg_tmp381_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_15 : Operation 1691 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/QRD.cpp:118]   --->   Operation 1691 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1692 [1/2] (9.11ns)   --->   "%call_ret3_i = call i128 @CORDIC_V, i16 %select_ln153, i16 %select_ln153_1, i8 %cordic_phase_V30" [src/QRD.cpp:153]   --->   Operation 1692 'call' 'call_ret3_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1693 [1/1] (0.00ns)   --->   "%temp_c1_o1_9 = extractvalue i128 %call_ret3_i" [src/QRD.cpp:153]   --->   Operation 1693 'extractvalue' 'temp_c1_o1_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1694 [1/1] (0.00ns)   --->   "%temp_c1_o2_2 = extractvalue i128 %call_ret3_i" [src/QRD.cpp:153]   --->   Operation 1694 'extractvalue' 'temp_c1_o2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1695 [1/1] (0.35ns)   --->   "%select_ln154 = select i1 %icmp_ln153, i16 %agg_tmp381_0_i_load_1, i16 %agg_tmp378_0_i_load_1" [src/QRD.cpp:154]   --->   Operation 1695 'select' 'select_ln154' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1696 [1/1] (0.35ns)   --->   "%select_ln154_1 = select i1 %icmp_ln153, i16 %HH_V_32_load, i16 %HH_V_31_load" [src/QRD.cpp:154]   --->   Operation 1696 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1697 [1/1] (0.00ns)   --->   "%bitcast_ln154 = bitcast i64 %temp_c1_o2_2" [src/QRD.cpp:154]   --->   Operation 1697 'bitcast' 'bitcast_ln154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i64 %bitcast_ln154" [src/QRD.cpp:154]   --->   Operation 1698 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1699 [1/1] (0.37ns)   --->   "%ireg_27 = xor i64 %bitcast_ln154, i64 9223372036854775808" [src/QRD.cpp:154]   --->   Operation 1699 'xor' 'ireg_27' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln154, i32 63"   --->   Operation 1700 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1701 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_27, i32 52, i32 62"   --->   Operation 1701 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i11 %exp_tmp_3"   --->   Operation 1702 'zext' 'zext_ln501_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln574_16 = trunc i64 %ireg_27"   --->   Operation 1703 'trunc' 'trunc_ln574_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1704 [1/1] (0.00ns)   --->   "%p_Result_74 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_16"   --->   Operation 1704 'bitconcatenate' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i53 %p_Result_74"   --->   Operation 1705 'zext' 'zext_ln578_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1706 [1/1] (1.10ns)   --->   "%man_V_51 = sub i54 0, i54 %zext_ln578_3"   --->   Operation 1706 'sub' 'man_V_51' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1707 [1/1] (0.40ns)   --->   "%man_V_52 = select i1 %tmp_89, i54 %zext_ln578_3, i54 %man_V_51"   --->   Operation 1707 'select' 'man_V_52' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1708 [1/1] (1.13ns)   --->   "%icmp_ln580_3 = icmp_eq  i63 %trunc_ln154, i63 0"   --->   Operation 1708 'icmp' 'icmp_ln580_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1709 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit8064.i"   --->   Operation 1709 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_15 : Operation 1710 [1/1] (0.80ns)   --->   "%F2_16 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1710 'sub' 'F2_16' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1711 [1/1] (0.97ns)   --->   "%icmp_ln590_3 = icmp_sgt  i12 %F2_16, i12 8"   --->   Operation 1711 'icmp' 'icmp_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1712 [1/1] (0.80ns)   --->   "%add_ln590_3 = add i12 %F2_16, i12 4088"   --->   Operation 1712 'add' 'add_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1713 [1/1] (0.80ns)   --->   "%sub_ln590_3 = sub i12 8, i12 %F2_16"   --->   Operation 1713 'sub' 'sub_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1714 [1/1] (0.37ns)   --->   "%sh_amt_16 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3"   --->   Operation 1714 'select' 'sh_amt_16' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln590_3 = sext i12 %sh_amt_16"   --->   Operation 1715 'sext' 'sext_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_15 : Operation 1716 [1/1] (0.97ns)   --->   "%icmp_ln591_3 = icmp_eq  i12 %F2_16, i12 8"   --->   Operation 1716 'icmp' 'icmp_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1717 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_3, void, void"   --->   Operation 1717 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_15 : Operation 1718 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_3, void, void"   --->   Operation 1718 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3)> <Delay = 0.00>
ST_15 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln611_1 = trunc i54 %man_V_52"   --->   Operation 1719 'trunc' 'trunc_ln611_1' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3)> <Delay = 0.00>
ST_15 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_16, i32 4, i32 11"   --->   Operation 1720 'partselect' 'tmp_155' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3)> <Delay = 0.00>
ST_15 : Operation 1721 [1/1] (0.84ns)   --->   "%icmp_ln612_36 = icmp_eq  i8 %tmp_155, i8 0"   --->   Operation 1721 'icmp' 'icmp_ln612_36' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1722 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_36, void %ap_fixed_base.exit8064.i, void"   --->   Operation 1722 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3)> <Delay = 0.57>
ST_15 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln590_3cast = trunc i31 %sext_ln590_3"   --->   Operation 1723 'trunc' 'sext_ln590_3cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3 & icmp_ln612_36)> <Delay = 0.00>
ST_15 : Operation 1724 [1/1] (0.90ns)   --->   "%shl_ln613_3 = shl i16 %trunc_ln611_1, i16 %sext_ln590_3cast"   --->   Operation 1724 'shl' 'shl_ln613_3' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3 & icmp_ln612_36)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1725 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8064.i"   --->   Operation 1725 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & !icmp_ln590_3 & icmp_ln612_36)> <Delay = 0.57>
ST_15 : Operation 1726 [1/1] (0.97ns)   --->   "%icmp_ln594_3 = icmp_ult  i12 %sh_amt_16, i12 54"   --->   Operation 1726 'icmp' 'icmp_ln594_3' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1727 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_3, void, void"   --->   Operation 1727 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3)> <Delay = 0.00>
ST_15 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1728 'bitselect' 'tmp_178' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & !icmp_ln594_3)> <Delay = 0.00>
ST_15 : Operation 1729 [1/1] (0.17ns)   --->   "%select_ln597_43 = select i1 %tmp_178, i16 65535, i16 0"   --->   Operation 1729 'select' 'select_ln597_43' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & !icmp_ln594_3)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1730 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8064.i"   --->   Operation 1730 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & !icmp_ln594_3)> <Delay = 0.57>
ST_15 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln595_87 = trunc i12 %sh_amt_16"   --->   Operation 1731 'trunc' 'trunc_ln595_87' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & icmp_ln594_3)> <Delay = 0.00>
ST_15 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln595_3 = zext i6 %trunc_ln595_87"   --->   Operation 1732 'zext' 'zext_ln595_3' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & icmp_ln594_3)> <Delay = 0.00>
ST_15 : Operation 1733 [1/1] (1.50ns)   --->   "%ashr_ln595_3 = ashr i54 %man_V_52, i54 %zext_ln595_3"   --->   Operation 1733 'ashr' 'ashr_ln595_3' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & icmp_ln594_3)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln595_88 = trunc i54 %ashr_ln595_3"   --->   Operation 1734 'trunc' 'trunc_ln595_88' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & icmp_ln594_3)> <Delay = 0.00>
ST_15 : Operation 1735 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8064.i"   --->   Operation 1735 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_3 & icmp_ln590_3 & icmp_ln594_3)> <Delay = 0.57>
ST_15 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln592_36 = trunc i54 %man_V_52"   --->   Operation 1736 'trunc' 'trunc_ln592_36' <Predicate = (!icmp_ln580_3 & icmp_ln591_3)> <Delay = 0.00>
ST_15 : Operation 1737 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8064.i"   --->   Operation 1737 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_3)> <Delay = 0.57>
ST_15 : Operation 1738 [1/1] (0.35ns)   --->   "%select_ln155_1 = select i1 %icmp_ln153, i16 %HH_V_34_load, i16 %HH_V_33_load" [src/QRD.cpp:155]   --->   Operation 1738 'select' 'select_ln155_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 6> <Delay = 2.59>
ST_16 : Operation 1739 [1/1] (0.00ns)   --->   "%this_V_2_0_i = phi i16 %trunc_ln592_36, void, i16 %select_ln597_43, void, i16 %trunc_ln595_88, void, i16 %shl_ln613_3, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.split.i, i16 0, void"   --->   Operation 1739 'phi' 'this_V_2_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1740 [2/2] (2.59ns)   --->   "%call_ret6_i = call i128 @CORDIC_R, i16 %select_ln154, i16 %select_ln154_1, i16 %this_V_2_0_i, i8 %cordic_phase_V" [src/QRD.cpp:154]   --->   Operation 1740 'call' 'call_ret6_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 9.11>
ST_17 : Operation 1741 [1/1] (0.00ns)   --->   "%agg_tmp388_0_i_load_1 = load i16 %agg_tmp388_0_i" [src/QRD.cpp:155]   --->   Operation 1741 'load' 'agg_tmp388_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_17 : Operation 1742 [1/1] (0.00ns)   --->   "%agg_tmp391_0_i_load_1 = load i16 %agg_tmp391_0_i" [src/QRD.cpp:155]   --->   Operation 1742 'load' 'agg_tmp391_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_17 : Operation 1743 [1/2] (9.11ns)   --->   "%call_ret6_i = call i128 @CORDIC_R, i16 %select_ln154, i16 %select_ln154_1, i16 %this_V_2_0_i, i8 %cordic_phase_V" [src/QRD.cpp:154]   --->   Operation 1743 'call' 'call_ret6_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1744 [1/1] (0.00ns)   --->   "%temp_c2_o1_8 = extractvalue i128 %call_ret6_i" [src/QRD.cpp:154]   --->   Operation 1744 'extractvalue' 'temp_c2_o1_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1745 [1/1] (0.00ns)   --->   "%temp_c2_o2_8 = extractvalue i128 %call_ret6_i" [src/QRD.cpp:154]   --->   Operation 1745 'extractvalue' 'temp_c2_o2_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1746 [1/1] (0.35ns)   --->   "%select_ln155 = select i1 %icmp_ln153, i16 %agg_tmp391_0_i_load_1, i16 %agg_tmp388_0_i_load_1" [src/QRD.cpp:155]   --->   Operation 1746 'select' 'select_ln155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1747 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit8035.i"   --->   Operation 1747 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_17 : Operation 1748 [1/1] (0.80ns)   --->   "%F2_131 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1748 'sub' 'F2_131' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1749 [1/1] (0.97ns)   --->   "%icmp_ln590_6 = icmp_sgt  i12 %F2_131, i12 8"   --->   Operation 1749 'icmp' 'icmp_ln590_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1750 [1/1] (0.80ns)   --->   "%add_ln590_6 = add i12 %F2_131, i12 4088"   --->   Operation 1750 'add' 'add_ln590_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1751 [1/1] (0.80ns)   --->   "%sub_ln590_6 = sub i12 8, i12 %F2_131"   --->   Operation 1751 'sub' 'sub_ln590_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1752 [1/1] (0.37ns)   --->   "%sh_amt_131 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6"   --->   Operation 1752 'select' 'sh_amt_131' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln590_6 = sext i12 %sh_amt_131"   --->   Operation 1753 'sext' 'sext_ln590_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_17 : Operation 1754 [1/1] (0.97ns)   --->   "%icmp_ln591_6 = icmp_eq  i12 %F2_131, i12 8"   --->   Operation 1754 'icmp' 'icmp_ln591_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1755 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_6, void, void"   --->   Operation 1755 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_17 : Operation 1756 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_6, void, void"   --->   Operation 1756 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6)> <Delay = 0.00>
ST_17 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln611_5 = trunc i54 %man_V_52"   --->   Operation 1757 'trunc' 'trunc_ln611_5' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.00>
ST_17 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_131, i32 4, i32 11"   --->   Operation 1758 'partselect' 'tmp_184' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.00>
ST_17 : Operation 1759 [1/1] (0.84ns)   --->   "%icmp_ln612_47 = icmp_eq  i8 %tmp_184, i8 0"   --->   Operation 1759 'icmp' 'icmp_ln612_47' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1760 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_47, void %ap_fixed_base.exit8035.i, void"   --->   Operation 1760 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.57>
ST_17 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln590_6cast = trunc i31 %sext_ln590_6"   --->   Operation 1761 'trunc' 'sext_ln590_6cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_47)> <Delay = 0.00>
ST_17 : Operation 1762 [1/1] (0.90ns)   --->   "%shl_ln613_6 = shl i16 %trunc_ln611_5, i16 %sext_ln590_6cast"   --->   Operation 1762 'shl' 'shl_ln613_6' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_47)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1763 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8035.i"   --->   Operation 1763 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_47)> <Delay = 0.57>
ST_17 : Operation 1764 [1/1] (0.97ns)   --->   "%icmp_ln594_6 = icmp_ult  i12 %sh_amt_131, i12 54"   --->   Operation 1764 'icmp' 'icmp_ln594_6' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1765 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_6, void, void"   --->   Operation 1765 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6)> <Delay = 0.00>
ST_17 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1766 'bitselect' 'tmp_187' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.00>
ST_17 : Operation 1767 [1/1] (0.17ns)   --->   "%select_ln597_47 = select i1 %tmp_187, i16 65535, i16 0"   --->   Operation 1767 'select' 'select_ln597_47' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1768 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8035.i"   --->   Operation 1768 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.57>
ST_17 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln595_95 = trunc i12 %sh_amt_131"   --->   Operation 1769 'trunc' 'trunc_ln595_95' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_17 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln595_6 = zext i6 %trunc_ln595_95"   --->   Operation 1770 'zext' 'zext_ln595_6' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_17 : Operation 1771 [1/1] (1.50ns)   --->   "%ashr_ln595_6 = ashr i54 %man_V_52, i54 %zext_ln595_6"   --->   Operation 1771 'ashr' 'ashr_ln595_6' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln595_96 = trunc i54 %ashr_ln595_6"   --->   Operation 1772 'trunc' 'trunc_ln595_96' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_17 : Operation 1773 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8035.i"   --->   Operation 1773 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.57>
ST_17 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln592_47 = trunc i54 %man_V_52"   --->   Operation 1774 'trunc' 'trunc_ln592_47' <Predicate = (!icmp_ln580_3 & icmp_ln591_6)> <Delay = 0.00>
ST_17 : Operation 1775 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8035.i"   --->   Operation 1775 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_6)> <Delay = 0.57>
ST_17 : Operation 1776 [1/1] (0.35ns)   --->   "%select_ln156_1 = select i1 %icmp_ln153, i16 %HH_V_36_load, i16 %HH_V_35_load" [src/QRD.cpp:156]   --->   Operation 1776 'select' 'select_ln156_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 8> <Delay = 2.59>
ST_18 : Operation 1777 [1/1] (0.00ns)   --->   "%this_V_5_0_i = phi i16 %trunc_ln592_47, void, i16 %select_ln597_47, void, i16 %trunc_ln595_96, void, i16 %shl_ln613_6, void, i16 0, void %ap_fixed_base.exit8064.i, i16 0, void"   --->   Operation 1777 'phi' 'this_V_5_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1778 [2/2] (2.59ns)   --->   "%call_ret9_i = call i128 @CORDIC_R, i16 %select_ln155, i16 %select_ln155_1, i16 %this_V_5_0_i, i8 %cordic_phase_V" [src/QRD.cpp:155]   --->   Operation 1778 'call' 'call_ret9_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 9> <Delay = 9.11>
ST_19 : Operation 1779 [1/1] (0.00ns)   --->   "%agg_tmp398_0_i_load_1 = load i16 %agg_tmp398_0_i" [src/QRD.cpp:156]   --->   Operation 1779 'load' 'agg_tmp398_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_19 : Operation 1780 [1/1] (0.00ns)   --->   "%agg_tmp401_0_i_load_1 = load i16 %agg_tmp401_0_i" [src/QRD.cpp:156]   --->   Operation 1780 'load' 'agg_tmp401_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_19 : Operation 1781 [1/2] (9.11ns)   --->   "%call_ret9_i = call i128 @CORDIC_R, i16 %select_ln155, i16 %select_ln155_1, i16 %this_V_5_0_i, i8 %cordic_phase_V" [src/QRD.cpp:155]   --->   Operation 1781 'call' 'call_ret9_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 1782 [1/1] (0.00ns)   --->   "%temp_c3_o1_7 = extractvalue i128 %call_ret9_i" [src/QRD.cpp:155]   --->   Operation 1782 'extractvalue' 'temp_c3_o1_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1783 [1/1] (0.00ns)   --->   "%temp_c3_o2_7 = extractvalue i128 %call_ret9_i" [src/QRD.cpp:155]   --->   Operation 1783 'extractvalue' 'temp_c3_o2_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1784 [1/1] (0.35ns)   --->   "%select_ln156 = select i1 %icmp_ln153, i16 %agg_tmp401_0_i_load_1, i16 %agg_tmp398_0_i_load_1" [src/QRD.cpp:156]   --->   Operation 1784 'select' 'select_ln156' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1785 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit8006.i"   --->   Operation 1785 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_19 : Operation 1786 [1/1] (0.80ns)   --->   "%F2_135 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1786 'sub' 'F2_135' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1787 [1/1] (0.97ns)   --->   "%icmp_ln590_9 = icmp_sgt  i12 %F2_135, i12 8"   --->   Operation 1787 'icmp' 'icmp_ln590_9' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1788 [1/1] (0.80ns)   --->   "%add_ln590_9 = add i12 %F2_135, i12 4088"   --->   Operation 1788 'add' 'add_ln590_9' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1789 [1/1] (0.80ns)   --->   "%sub_ln590_9 = sub i12 8, i12 %F2_135"   --->   Operation 1789 'sub' 'sub_ln590_9' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1790 [1/1] (0.37ns)   --->   "%sh_amt_135 = select i1 %icmp_ln590_9, i12 %add_ln590_9, i12 %sub_ln590_9"   --->   Operation 1790 'select' 'sh_amt_135' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln590_9 = sext i12 %sh_amt_135"   --->   Operation 1791 'sext' 'sext_ln590_9' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_19 : Operation 1792 [1/1] (0.97ns)   --->   "%icmp_ln591_9 = icmp_eq  i12 %F2_135, i12 8"   --->   Operation 1792 'icmp' 'icmp_ln591_9' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1793 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_9, void, void"   --->   Operation 1793 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_19 : Operation 1794 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_9, void, void"   --->   Operation 1794 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9)> <Delay = 0.00>
ST_19 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln611_9 = trunc i54 %man_V_52"   --->   Operation 1795 'trunc' 'trunc_ln611_9' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.00>
ST_19 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_135, i32 4, i32 11"   --->   Operation 1796 'partselect' 'tmp_195' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.00>
ST_19 : Operation 1797 [1/1] (0.84ns)   --->   "%icmp_ln612_51 = icmp_eq  i8 %tmp_195, i8 0"   --->   Operation 1797 'icmp' 'icmp_ln612_51' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1798 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_51, void %ap_fixed_base.exit8006.i, void"   --->   Operation 1798 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.57>
ST_19 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln590_9cast = trunc i31 %sext_ln590_9"   --->   Operation 1799 'trunc' 'sext_ln590_9cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_51)> <Delay = 0.00>
ST_19 : Operation 1800 [1/1] (0.90ns)   --->   "%shl_ln613_9 = shl i16 %trunc_ln611_9, i16 %sext_ln590_9cast"   --->   Operation 1800 'shl' 'shl_ln613_9' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_51)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1801 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8006.i"   --->   Operation 1801 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_51)> <Delay = 0.57>
ST_19 : Operation 1802 [1/1] (0.97ns)   --->   "%icmp_ln594_9 = icmp_ult  i12 %sh_amt_135, i12 54"   --->   Operation 1802 'icmp' 'icmp_ln594_9' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1803 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_9, void, void"   --->   Operation 1803 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9)> <Delay = 0.00>
ST_19 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1804 'bitselect' 'tmp_198' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.00>
ST_19 : Operation 1805 [1/1] (0.17ns)   --->   "%select_ln597_51 = select i1 %tmp_198, i16 65535, i16 0"   --->   Operation 1805 'select' 'select_ln597_51' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1806 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit8006.i"   --->   Operation 1806 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.57>
ST_19 : Operation 1807 [1/1] (0.00ns)   --->   "%trunc_ln595_103 = trunc i12 %sh_amt_135"   --->   Operation 1807 'trunc' 'trunc_ln595_103' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_19 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln595_9 = zext i6 %trunc_ln595_103"   --->   Operation 1808 'zext' 'zext_ln595_9' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_19 : Operation 1809 [1/1] (1.50ns)   --->   "%ashr_ln595_9 = ashr i54 %man_V_52, i54 %zext_ln595_9"   --->   Operation 1809 'ashr' 'ashr_ln595_9' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln595_104 = trunc i54 %ashr_ln595_9"   --->   Operation 1810 'trunc' 'trunc_ln595_104' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_19 : Operation 1811 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8006.i"   --->   Operation 1811 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.57>
ST_19 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln592_51 = trunc i54 %man_V_52"   --->   Operation 1812 'trunc' 'trunc_ln592_51' <Predicate = (!icmp_ln580_3 & icmp_ln591_9)> <Delay = 0.00>
ST_19 : Operation 1813 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit8006.i"   --->   Operation 1813 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_9)> <Delay = 0.57>
ST_19 : Operation 1814 [1/1] (0.35ns)   --->   "%select_ln157_1 = select i1 %icmp_ln153, i16 %HH_V_38_load, i16 %HH_V_37_load" [src/QRD.cpp:157]   --->   Operation 1814 'select' 'select_ln157_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 10> <Delay = 2.59>
ST_20 : Operation 1815 [1/1] (0.00ns)   --->   "%this_V_8_0_i = phi i16 %trunc_ln592_51, void, i16 %select_ln597_51, void, i16 %trunc_ln595_104, void, i16 %shl_ln613_9, void, i16 0, void %ap_fixed_base.exit8035.i, i16 0, void"   --->   Operation 1815 'phi' 'this_V_8_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1816 [2/2] (2.59ns)   --->   "%call_ret12_i = call i128 @CORDIC_R, i16 %select_ln156, i16 %select_ln156_1, i16 %this_V_8_0_i, i8 %cordic_phase_V" [src/QRD.cpp:156]   --->   Operation 1816 'call' 'call_ret12_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 11> <Delay = 9.11>
ST_21 : Operation 1817 [1/1] (0.00ns)   --->   "%agg_tmp408_0_i_load_1 = load i16 %agg_tmp408_0_i" [src/QRD.cpp:157]   --->   Operation 1817 'load' 'agg_tmp408_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_21 : Operation 1818 [1/1] (0.00ns)   --->   "%agg_tmp411_0_i_load_1 = load i16 %agg_tmp411_0_i" [src/QRD.cpp:157]   --->   Operation 1818 'load' 'agg_tmp411_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_21 : Operation 1819 [1/2] (9.11ns)   --->   "%call_ret12_i = call i128 @CORDIC_R, i16 %select_ln156, i16 %select_ln156_1, i16 %this_V_8_0_i, i8 %cordic_phase_V" [src/QRD.cpp:156]   --->   Operation 1819 'call' 'call_ret12_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 1820 [1/1] (0.00ns)   --->   "%temp_c4_o1_5 = extractvalue i128 %call_ret12_i" [src/QRD.cpp:156]   --->   Operation 1820 'extractvalue' 'temp_c4_o1_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1821 [1/1] (0.00ns)   --->   "%temp_c4_o2_5 = extractvalue i128 %call_ret12_i" [src/QRD.cpp:156]   --->   Operation 1821 'extractvalue' 'temp_c4_o2_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1822 [1/1] (0.35ns)   --->   "%select_ln157 = select i1 %icmp_ln153, i16 %agg_tmp411_0_i_load_1, i16 %agg_tmp408_0_i_load_1" [src/QRD.cpp:157]   --->   Operation 1822 'select' 'select_ln157' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1823 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit7977.i"   --->   Operation 1823 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_21 : Operation 1824 [1/1] (0.80ns)   --->   "%F2_138 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1824 'sub' 'F2_138' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1825 [1/1] (0.97ns)   --->   "%icmp_ln590_12 = icmp_sgt  i12 %F2_138, i12 8"   --->   Operation 1825 'icmp' 'icmp_ln590_12' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1826 [1/1] (0.80ns)   --->   "%add_ln590_12 = add i12 %F2_138, i12 4088"   --->   Operation 1826 'add' 'add_ln590_12' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1827 [1/1] (0.80ns)   --->   "%sub_ln590_12 = sub i12 8, i12 %F2_138"   --->   Operation 1827 'sub' 'sub_ln590_12' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1828 [1/1] (0.37ns)   --->   "%sh_amt_138 = select i1 %icmp_ln590_12, i12 %add_ln590_12, i12 %sub_ln590_12"   --->   Operation 1828 'select' 'sh_amt_138' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln590_12 = sext i12 %sh_amt_138"   --->   Operation 1829 'sext' 'sext_ln590_12' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_21 : Operation 1830 [1/1] (0.97ns)   --->   "%icmp_ln591_12 = icmp_eq  i12 %F2_138, i12 8"   --->   Operation 1830 'icmp' 'icmp_ln591_12' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1831 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_12, void, void"   --->   Operation 1831 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_21 : Operation 1832 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_12, void, void"   --->   Operation 1832 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12)> <Delay = 0.00>
ST_21 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln611_12 = trunc i54 %man_V_52"   --->   Operation 1833 'trunc' 'trunc_ln611_12' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.00>
ST_21 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_138, i32 4, i32 11"   --->   Operation 1834 'partselect' 'tmp_206' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.00>
ST_21 : Operation 1835 [1/1] (0.84ns)   --->   "%icmp_ln612_54 = icmp_eq  i8 %tmp_206, i8 0"   --->   Operation 1835 'icmp' 'icmp_ln612_54' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1836 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_54, void %ap_fixed_base.exit7977.i, void"   --->   Operation 1836 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.57>
ST_21 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln590_12cast = trunc i31 %sext_ln590_12"   --->   Operation 1837 'trunc' 'sext_ln590_12cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_54)> <Delay = 0.00>
ST_21 : Operation 1838 [1/1] (0.90ns)   --->   "%shl_ln613_12 = shl i16 %trunc_ln611_12, i16 %sext_ln590_12cast"   --->   Operation 1838 'shl' 'shl_ln613_12' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_54)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1839 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7977.i"   --->   Operation 1839 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_54)> <Delay = 0.57>
ST_21 : Operation 1840 [1/1] (0.97ns)   --->   "%icmp_ln594_12 = icmp_ult  i12 %sh_amt_138, i12 54"   --->   Operation 1840 'icmp' 'icmp_ln594_12' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1841 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_12, void, void"   --->   Operation 1841 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12)> <Delay = 0.00>
ST_21 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1842 'bitselect' 'tmp_213' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.00>
ST_21 : Operation 1843 [1/1] (0.17ns)   --->   "%select_ln597_54 = select i1 %tmp_213, i16 65535, i16 0"   --->   Operation 1843 'select' 'select_ln597_54' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1844 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7977.i"   --->   Operation 1844 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.57>
ST_21 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln595_109 = trunc i12 %sh_amt_138"   --->   Operation 1845 'trunc' 'trunc_ln595_109' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_21 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln595_12 = zext i6 %trunc_ln595_109"   --->   Operation 1846 'zext' 'zext_ln595_12' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_21 : Operation 1847 [1/1] (1.50ns)   --->   "%ashr_ln595_12 = ashr i54 %man_V_52, i54 %zext_ln595_12"   --->   Operation 1847 'ashr' 'ashr_ln595_12' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln595_110 = trunc i54 %ashr_ln595_12"   --->   Operation 1848 'trunc' 'trunc_ln595_110' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_21 : Operation 1849 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7977.i"   --->   Operation 1849 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.57>
ST_21 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln592_54 = trunc i54 %man_V_52"   --->   Operation 1850 'trunc' 'trunc_ln592_54' <Predicate = (!icmp_ln580_3 & icmp_ln591_12)> <Delay = 0.00>
ST_21 : Operation 1851 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7977.i"   --->   Operation 1851 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_12)> <Delay = 0.57>
ST_21 : Operation 1852 [1/1] (0.35ns)   --->   "%select_ln158_1 = select i1 %icmp_ln153, i16 %HH_V_40_load, i16 %HH_V_39_load" [src/QRD.cpp:158]   --->   Operation 1852 'select' 'select_ln158_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 12> <Delay = 2.59>
ST_22 : Operation 1853 [1/1] (0.00ns)   --->   "%this_V_10_0_i = phi i16 %trunc_ln592_54, void, i16 %select_ln597_54, void, i16 %trunc_ln595_110, void, i16 %shl_ln613_12, void, i16 0, void %ap_fixed_base.exit8006.i, i16 0, void"   --->   Operation 1853 'phi' 'this_V_10_0_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1854 [2/2] (2.59ns)   --->   "%call_ret14_i = call i128 @CORDIC_R, i16 %select_ln157, i16 %select_ln157_1, i16 %this_V_10_0_i, i8 %cordic_phase_V" [src/QRD.cpp:157]   --->   Operation 1854 'call' 'call_ret14_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 9.11>
ST_23 : Operation 1855 [1/1] (0.00ns)   --->   "%agg_tmp418_0_i_load_1 = load i16 %agg_tmp418_0_i" [src/QRD.cpp:158]   --->   Operation 1855 'load' 'agg_tmp418_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_23 : Operation 1856 [1/1] (0.00ns)   --->   "%agg_tmp421_0_i_load_1 = load i16 %agg_tmp421_0_i" [src/QRD.cpp:158]   --->   Operation 1856 'load' 'agg_tmp421_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_23 : Operation 1857 [1/2] (9.11ns)   --->   "%call_ret14_i = call i128 @CORDIC_R, i16 %select_ln157, i16 %select_ln157_1, i16 %this_V_10_0_i, i8 %cordic_phase_V" [src/QRD.cpp:157]   --->   Operation 1857 'call' 'call_ret14_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 1858 [1/1] (0.00ns)   --->   "%temp_c5_o1 = extractvalue i128 %call_ret14_i" [src/QRD.cpp:157]   --->   Operation 1858 'extractvalue' 'temp_c5_o1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1859 [1/1] (0.00ns)   --->   "%temp_c5_o2 = extractvalue i128 %call_ret14_i" [src/QRD.cpp:157]   --->   Operation 1859 'extractvalue' 'temp_c5_o2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1860 [1/1] (0.35ns)   --->   "%select_ln158 = select i1 %icmp_ln153, i16 %agg_tmp421_0_i_load_1, i16 %agg_tmp418_0_i_load_1" [src/QRD.cpp:158]   --->   Operation 1860 'select' 'select_ln158' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1861 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit7948.i"   --->   Operation 1861 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_23 : Operation 1862 [1/1] (0.80ns)   --->   "%F2_148 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1862 'sub' 'F2_148' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1863 [1/1] (0.97ns)   --->   "%icmp_ln590_18 = icmp_sgt  i12 %F2_148, i12 8"   --->   Operation 1863 'icmp' 'icmp_ln590_18' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1864 [1/1] (0.80ns)   --->   "%add_ln590_18 = add i12 %F2_148, i12 4088"   --->   Operation 1864 'add' 'add_ln590_18' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1865 [1/1] (0.80ns)   --->   "%sub_ln590_18 = sub i12 8, i12 %F2_148"   --->   Operation 1865 'sub' 'sub_ln590_18' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1866 [1/1] (0.37ns)   --->   "%sh_amt_148 = select i1 %icmp_ln590_18, i12 %add_ln590_18, i12 %sub_ln590_18"   --->   Operation 1866 'select' 'sh_amt_148' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln590_18 = sext i12 %sh_amt_148"   --->   Operation 1867 'sext' 'sext_ln590_18' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_23 : Operation 1868 [1/1] (0.97ns)   --->   "%icmp_ln591_18 = icmp_eq  i12 %F2_148, i12 8"   --->   Operation 1868 'icmp' 'icmp_ln591_18' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1869 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_18, void, void"   --->   Operation 1869 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_23 : Operation 1870 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_18, void, void"   --->   Operation 1870 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18)> <Delay = 0.00>
ST_23 : Operation 1871 [1/1] (0.00ns)   --->   "%trunc_ln611_22 = trunc i54 %man_V_52"   --->   Operation 1871 'trunc' 'trunc_ln611_22' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.00>
ST_23 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_148, i32 4, i32 11"   --->   Operation 1872 'partselect' 'tmp_228' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.00>
ST_23 : Operation 1873 [1/1] (0.84ns)   --->   "%icmp_ln612_64 = icmp_eq  i8 %tmp_228, i8 0"   --->   Operation 1873 'icmp' 'icmp_ln612_64' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1874 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_64, void %ap_fixed_base.exit7948.i, void"   --->   Operation 1874 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.57>
ST_23 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln590_18cast = trunc i31 %sext_ln590_18"   --->   Operation 1875 'trunc' 'sext_ln590_18cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_64)> <Delay = 0.00>
ST_23 : Operation 1876 [1/1] (0.90ns)   --->   "%shl_ln613_18 = shl i16 %trunc_ln611_22, i16 %sext_ln590_18cast"   --->   Operation 1876 'shl' 'shl_ln613_18' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_64)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1877 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7948.i"   --->   Operation 1877 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_64)> <Delay = 0.57>
ST_23 : Operation 1878 [1/1] (0.97ns)   --->   "%icmp_ln594_18 = icmp_ult  i12 %sh_amt_148, i12 54"   --->   Operation 1878 'icmp' 'icmp_ln594_18' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1879 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_18, void, void"   --->   Operation 1879 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18)> <Delay = 0.00>
ST_23 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1880 'bitselect' 'tmp_236' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.00>
ST_23 : Operation 1881 [1/1] (0.17ns)   --->   "%select_ln597_64 = select i1 %tmp_236, i16 65535, i16 0"   --->   Operation 1881 'select' 'select_ln597_64' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1882 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7948.i"   --->   Operation 1882 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.57>
ST_23 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln595_129 = trunc i12 %sh_amt_148"   --->   Operation 1883 'trunc' 'trunc_ln595_129' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_23 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln595_18 = zext i6 %trunc_ln595_129"   --->   Operation 1884 'zext' 'zext_ln595_18' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_23 : Operation 1885 [1/1] (1.50ns)   --->   "%ashr_ln595_18 = ashr i54 %man_V_52, i54 %zext_ln595_18"   --->   Operation 1885 'ashr' 'ashr_ln595_18' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln595_130 = trunc i54 %ashr_ln595_18"   --->   Operation 1886 'trunc' 'trunc_ln595_130' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_23 : Operation 1887 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7948.i"   --->   Operation 1887 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.57>
ST_23 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln592_64 = trunc i54 %man_V_52"   --->   Operation 1888 'trunc' 'trunc_ln592_64' <Predicate = (!icmp_ln580_3 & icmp_ln591_18)> <Delay = 0.00>
ST_23 : Operation 1889 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7948.i"   --->   Operation 1889 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_18)> <Delay = 0.57>
ST_23 : Operation 1890 [1/1] (0.35ns)   --->   "%select_ln159_1 = select i1 %icmp_ln153, i16 %HH_V_42_load, i16 %HH_V_41_load" [src/QRD.cpp:159]   --->   Operation 1890 'select' 'select_ln159_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 14> <Delay = 2.59>
ST_24 : Operation 1891 [1/1] (0.00ns)   --->   "%this_V_12_0_i = phi i16 %trunc_ln592_64, void, i16 %select_ln597_64, void, i16 %trunc_ln595_130, void, i16 %shl_ln613_18, void, i16 0, void %ap_fixed_base.exit7977.i, i16 0, void"   --->   Operation 1891 'phi' 'this_V_12_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1892 [2/2] (2.59ns)   --->   "%call_ret16_i = call i128 @CORDIC_R, i16 %select_ln158, i16 %select_ln158_1, i16 %this_V_12_0_i, i8 %cordic_phase_V" [src/QRD.cpp:158]   --->   Operation 1892 'call' 'call_ret16_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 15> <Delay = 9.11>
ST_25 : Operation 1893 [1/1] (0.00ns)   --->   "%agg_tmp428_0_i_load_1 = load i16 %agg_tmp428_0_i" [src/QRD.cpp:159]   --->   Operation 1893 'load' 'agg_tmp428_0_i_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 1894 [1/1] (0.00ns)   --->   "%agg_tmp431_0_i_load_1 = load i16 %agg_tmp431_0_i" [src/QRD.cpp:159]   --->   Operation 1894 'load' 'agg_tmp431_0_i_load_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 1895 [1/2] (9.11ns)   --->   "%call_ret16_i = call i128 @CORDIC_R, i16 %select_ln158, i16 %select_ln158_1, i16 %this_V_12_0_i, i8 %cordic_phase_V" [src/QRD.cpp:158]   --->   Operation 1895 'call' 'call_ret16_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 1896 [1/1] (0.00ns)   --->   "%temp_c6_o1 = extractvalue i128 %call_ret16_i" [src/QRD.cpp:158]   --->   Operation 1896 'extractvalue' 'temp_c6_o1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1897 [1/1] (0.00ns)   --->   "%temp_c6_o2 = extractvalue i128 %call_ret16_i" [src/QRD.cpp:158]   --->   Operation 1897 'extractvalue' 'temp_c6_o2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1898 [1/1] (0.35ns)   --->   "%select_ln159 = select i1 %icmp_ln153, i16 %agg_tmp431_0_i_load_1, i16 %agg_tmp428_0_i_load_1" [src/QRD.cpp:159]   --->   Operation 1898 'select' 'select_ln159' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1899 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_3, void, void %ap_fixed_base.exit7919.i"   --->   Operation 1899 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_25 : Operation 1900 [1/1] (0.80ns)   --->   "%F2_154 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 1900 'sub' 'F2_154' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1901 [1/1] (0.97ns)   --->   "%icmp_ln590_24 = icmp_sgt  i12 %F2_154, i12 8"   --->   Operation 1901 'icmp' 'icmp_ln590_24' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1902 [1/1] (0.80ns)   --->   "%add_ln590_24 = add i12 %F2_154, i12 4088"   --->   Operation 1902 'add' 'add_ln590_24' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1903 [1/1] (0.80ns)   --->   "%sub_ln590_24 = sub i12 8, i12 %F2_154"   --->   Operation 1903 'sub' 'sub_ln590_24' <Predicate = (!icmp_ln580_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1904 [1/1] (0.37ns)   --->   "%sh_amt_154 = select i1 %icmp_ln590_24, i12 %add_ln590_24, i12 %sub_ln590_24"   --->   Operation 1904 'select' 'sh_amt_154' <Predicate = (!icmp_ln580_3)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln590_24 = sext i12 %sh_amt_154"   --->   Operation 1905 'sext' 'sext_ln590_24' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_25 : Operation 1906 [1/1] (0.97ns)   --->   "%icmp_ln591_24 = icmp_eq  i12 %F2_154, i12 8"   --->   Operation 1906 'icmp' 'icmp_ln591_24' <Predicate = (!icmp_ln580_3)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1907 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_24, void, void"   --->   Operation 1907 'br' 'br_ln191' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_25 : Operation 1908 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_24, void, void"   --->   Operation 1908 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24)> <Delay = 0.00>
ST_25 : Operation 1909 [1/1] (0.00ns)   --->   "%trunc_ln611_28 = trunc i54 %man_V_52"   --->   Operation 1909 'trunc' 'trunc_ln611_28' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.00>
ST_25 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_154, i32 4, i32 11"   --->   Operation 1910 'partselect' 'tmp_248' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.00>
ST_25 : Operation 1911 [1/1] (0.84ns)   --->   "%icmp_ln612_70 = icmp_eq  i8 %tmp_248, i8 0"   --->   Operation 1911 'icmp' 'icmp_ln612_70' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1912 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_70, void %ap_fixed_base.exit7919.i, void"   --->   Operation 1912 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.57>
ST_25 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln590_24cast = trunc i31 %sext_ln590_24"   --->   Operation 1913 'trunc' 'sext_ln590_24cast' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_70)> <Delay = 0.00>
ST_25 : Operation 1914 [1/1] (0.90ns)   --->   "%shl_ln613_24 = shl i16 %trunc_ln611_28, i16 %sext_ln590_24cast"   --->   Operation 1914 'shl' 'shl_ln613_24' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_70)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1915 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7919.i"   --->   Operation 1915 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_70)> <Delay = 0.57>
ST_25 : Operation 1916 [1/1] (0.97ns)   --->   "%icmp_ln594_24 = icmp_ult  i12 %sh_amt_154, i12 54"   --->   Operation 1916 'icmp' 'icmp_ln594_24' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1917 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_24, void, void"   --->   Operation 1917 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24)> <Delay = 0.00>
ST_25 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1918 'bitselect' 'tmp_256' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.00>
ST_25 : Operation 1919 [1/1] (0.17ns)   --->   "%select_ln597_70 = select i1 %tmp_256, i16 65535, i16 0"   --->   Operation 1919 'select' 'select_ln597_70' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1920 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7919.i"   --->   Operation 1920 'br' 'br_ln0' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.57>
ST_25 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln595_141 = trunc i12 %sh_amt_154"   --->   Operation 1921 'trunc' 'trunc_ln595_141' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_25 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln595_24 = zext i6 %trunc_ln595_141"   --->   Operation 1922 'zext' 'zext_ln595_24' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_25 : Operation 1923 [1/1] (1.50ns)   --->   "%ashr_ln595_24 = ashr i54 %man_V_52, i54 %zext_ln595_24"   --->   Operation 1923 'ashr' 'ashr_ln595_24' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln595_142 = trunc i54 %ashr_ln595_24"   --->   Operation 1924 'trunc' 'trunc_ln595_142' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_25 : Operation 1925 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7919.i"   --->   Operation 1925 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.57>
ST_25 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln592_70 = trunc i54 %man_V_52"   --->   Operation 1926 'trunc' 'trunc_ln592_70' <Predicate = (!icmp_ln580_3 & icmp_ln591_24)> <Delay = 0.00>
ST_25 : Operation 1927 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7919.i"   --->   Operation 1927 'br' 'br_ln191' <Predicate = (!icmp_ln580_3 & icmp_ln591_24)> <Delay = 0.57>

State 26 <SV = 16> <Delay = 2.59>
ST_26 : Operation 1928 [1/1] (0.00ns)   --->   "%this_V_14_0_i = phi i16 %trunc_ln592_70, void, i16 %select_ln597_70, void, i16 %trunc_ln595_142, void, i16 %shl_ln613_24, void, i16 0, void %ap_fixed_base.exit7948.i, i16 0, void"   --->   Operation 1928 'phi' 'this_V_14_0_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1929 [2/2] (2.59ns)   --->   "%call_ret18_i = call i128 @CORDIC_R, i16 %select_ln159, i16 %select_ln159_1, i16 %this_V_14_0_i, i8 %cordic_phase_V" [src/QRD.cpp:159]   --->   Operation 1929 'call' 'call_ret18_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 17> <Delay = 9.11>
ST_27 : Operation 1930 [1/2] (9.11ns)   --->   "%call_ret18_i = call i128 @CORDIC_R, i16 %select_ln159, i16 %select_ln159_1, i16 %this_V_14_0_i, i8 %cordic_phase_V" [src/QRD.cpp:159]   --->   Operation 1930 'call' 'call_ret18_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 1931 [1/1] (0.00ns)   --->   "%temp_c7_o1 = extractvalue i128 %call_ret18_i" [src/QRD.cpp:159]   --->   Operation 1931 'extractvalue' 'temp_c7_o1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1932 [1/1] (0.00ns)   --->   "%temp_c7_o2 = extractvalue i128 %call_ret18_i" [src/QRD.cpp:159]   --->   Operation 1932 'extractvalue' 'temp_c7_o2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1933 [1/1] (0.00ns)   --->   "%ireg_28 = bitcast i64 %temp_c1_o1_9"   --->   Operation 1933 'bitcast' 'ireg_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln564_58 = trunc i64 %ireg_28"   --->   Operation 1934 'trunc' 'trunc_ln564_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1935 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_28, i32 63"   --->   Operation 1935 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1936 [1/1] (0.00ns)   --->   "%exp_tmp_135 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_28, i32 52, i32 62"   --->   Operation 1936 'partselect' 'exp_tmp_135' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln501_18 = zext i11 %exp_tmp_135"   --->   Operation 1937 'zext' 'zext_ln501_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln574_66 = trunc i64 %ireg_28"   --->   Operation 1938 'trunc' 'trunc_ln574_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1939 [1/1] (0.00ns)   --->   "%p_Result_76 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_66"   --->   Operation 1939 'bitconcatenate' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln578_18 = zext i53 %p_Result_76"   --->   Operation 1940 'zext' 'zext_ln578_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1941 [1/1] (1.10ns)   --->   "%man_V_358 = sub i54 0, i54 %zext_ln578_18"   --->   Operation 1941 'sub' 'man_V_358' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1942 [1/1] (0.40ns)   --->   "%man_V_359 = select i1 %p_Result_75, i54 %man_V_358, i54 %zext_ln578_18"   --->   Operation 1942 'select' 'man_V_359' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1943 [1/1] (1.13ns)   --->   "%icmp_ln580_18 = icmp_eq  i63 %trunc_ln564_58, i63 0"   --->   Operation 1943 'icmp' 'icmp_ln580_18' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1944 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_18, void, void %ap_fixed_base.exit7890.i"   --->   Operation 1944 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_27 : Operation 1945 [1/1] (0.80ns)   --->   "%F2_159 = sub i12 1075, i12 %zext_ln501_18"   --->   Operation 1945 'sub' 'F2_159' <Predicate = (!icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1946 [1/1] (0.97ns)   --->   "%icmp_ln590_30 = icmp_sgt  i12 %F2_159, i12 8"   --->   Operation 1946 'icmp' 'icmp_ln590_30' <Predicate = (!icmp_ln580_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1947 [1/1] (0.80ns)   --->   "%add_ln590_30 = add i12 %F2_159, i12 4088"   --->   Operation 1947 'add' 'add_ln590_30' <Predicate = (!icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1948 [1/1] (0.80ns)   --->   "%sub_ln590_30 = sub i12 8, i12 %F2_159"   --->   Operation 1948 'sub' 'sub_ln590_30' <Predicate = (!icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1949 [1/1] (0.37ns)   --->   "%sh_amt_159 = select i1 %icmp_ln590_30, i12 %add_ln590_30, i12 %sub_ln590_30"   --->   Operation 1949 'select' 'sh_amt_159' <Predicate = (!icmp_ln580_18)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln590_30 = sext i12 %sh_amt_159"   --->   Operation 1950 'sext' 'sext_ln590_30' <Predicate = (!icmp_ln580_18)> <Delay = 0.00>
ST_27 : Operation 1951 [1/1] (0.97ns)   --->   "%icmp_ln591_30 = icmp_eq  i12 %F2_159, i12 8"   --->   Operation 1951 'icmp' 'icmp_ln591_30' <Predicate = (!icmp_ln580_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1952 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_30, void, void"   --->   Operation 1952 'br' 'br_ln191' <Predicate = (!icmp_ln580_18)> <Delay = 0.00>
ST_27 : Operation 1953 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_30, void, void"   --->   Operation 1953 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30)> <Delay = 0.00>
ST_27 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln611_33 = trunc i54 %man_V_359"   --->   Operation 1954 'trunc' 'trunc_ln611_33' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.00>
ST_27 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_159, i32 4, i32 11"   --->   Operation 1955 'partselect' 'tmp_269' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.00>
ST_27 : Operation 1956 [1/1] (0.84ns)   --->   "%icmp_ln612_75 = icmp_eq  i8 %tmp_269, i8 0"   --->   Operation 1956 'icmp' 'icmp_ln612_75' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1957 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_75, void %ap_fixed_base.exit7890.i, void"   --->   Operation 1957 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.57>
ST_27 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln590_30cast = trunc i31 %sext_ln590_30"   --->   Operation 1958 'trunc' 'sext_ln590_30cast' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_75)> <Delay = 0.00>
ST_27 : Operation 1959 [1/1] (0.90ns)   --->   "%shl_ln613_30 = shl i16 %trunc_ln611_33, i16 %sext_ln590_30cast"   --->   Operation 1959 'shl' 'shl_ln613_30' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_75)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1960 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7890.i"   --->   Operation 1960 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_75)> <Delay = 0.57>
ST_27 : Operation 1961 [1/1] (0.97ns)   --->   "%icmp_ln594_30 = icmp_ult  i12 %sh_amt_159, i12 54"   --->   Operation 1961 'icmp' 'icmp_ln594_30' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1962 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_30, void, void"   --->   Operation 1962 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30)> <Delay = 0.00>
ST_27 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_28, i32 63"   --->   Operation 1963 'bitselect' 'tmp_273' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.00>
ST_27 : Operation 1964 [1/1] (0.17ns)   --->   "%select_ln597_75 = select i1 %tmp_273, i16 65535, i16 0"   --->   Operation 1964 'select' 'select_ln597_75' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1965 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7890.i"   --->   Operation 1965 'br' 'br_ln0' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.57>
ST_27 : Operation 1966 [1/1] (0.00ns)   --->   "%trunc_ln595_151 = trunc i12 %sh_amt_159"   --->   Operation 1966 'trunc' 'trunc_ln595_151' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_27 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln595_30 = zext i6 %trunc_ln595_151"   --->   Operation 1967 'zext' 'zext_ln595_30' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_27 : Operation 1968 [1/1] (1.50ns)   --->   "%ashr_ln595_30 = ashr i54 %man_V_359, i54 %zext_ln595_30"   --->   Operation 1968 'ashr' 'ashr_ln595_30' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln595_152 = trunc i54 %ashr_ln595_30"   --->   Operation 1969 'trunc' 'trunc_ln595_152' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_27 : Operation 1970 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7890.i"   --->   Operation 1970 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.57>
ST_27 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln592_75 = trunc i54 %man_V_359"   --->   Operation 1971 'trunc' 'trunc_ln592_75' <Predicate = (!icmp_ln580_18 & icmp_ln591_30)> <Delay = 0.00>
ST_27 : Operation 1972 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7890.i"   --->   Operation 1972 'br' 'br_ln191' <Predicate = (!icmp_ln580_18 & icmp_ln591_30)> <Delay = 0.57>

State 28 <SV = 18> <Delay = 4.28>
ST_28 : Operation 1973 [1/1] (0.00ns)   --->   "%storemerge5_i7889_i = phi i16 %trunc_ln592_75, void, i16 %select_ln597_75, void, i16 %trunc_ln595_152, void, i16 %shl_ln613_30, void, i16 0, void %ap_fixed_base.exit7919.i, i16 0, void"   --->   Operation 1973 'phi' 'storemerge5_i7889_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1974 [1/1] (0.00ns)   --->   "%ireg_29 = bitcast i64 %temp_c2_o1_8"   --->   Operation 1974 'bitcast' 'ireg_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln564_66 = trunc i64 %ireg_29"   --->   Operation 1975 'trunc' 'trunc_ln564_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1976 [1/1] (0.00ns)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 1976 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1977 [1/1] (0.00ns)   --->   "%exp_tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_29, i32 52, i32 62"   --->   Operation 1977 'partselect' 'exp_tmp_143' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln501_24 = zext i11 %exp_tmp_143"   --->   Operation 1978 'zext' 'zext_ln501_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln574_74 = trunc i64 %ireg_29"   --->   Operation 1979 'trunc' 'trunc_ln574_74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1980 [1/1] (0.00ns)   --->   "%p_Result_78 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_74"   --->   Operation 1980 'bitconcatenate' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln578_24 = zext i53 %p_Result_78"   --->   Operation 1981 'zext' 'zext_ln578_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1982 [1/1] (1.10ns)   --->   "%man_V_382 = sub i54 0, i54 %zext_ln578_24"   --->   Operation 1982 'sub' 'man_V_382' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1983 [1/1] (0.40ns)   --->   "%man_V_383 = select i1 %p_Result_77, i54 %man_V_382, i54 %zext_ln578_24"   --->   Operation 1983 'select' 'man_V_383' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1984 [1/1] (1.13ns)   --->   "%icmp_ln580_24 = icmp_eq  i63 %trunc_ln564_66, i63 0"   --->   Operation 1984 'icmp' 'icmp_ln580_24' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1985 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln153, void %arrayidx265297.exit.thread.i, void %arrayidx271298.case.7.i" [src/QRD.cpp:160]   --->   Operation 1985 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1986 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_24, void, void %arrayidx265297.exit.thread.i.ap_fixed_base.exit7861.i_crit_edge"   --->   Operation 1986 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 1987 [1/1] (0.80ns)   --->   "%F2_168 = sub i12 1075, i12 %zext_ln501_24"   --->   Operation 1987 'sub' 'F2_168' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1988 [1/1] (0.97ns)   --->   "%icmp_ln590_37 = icmp_sgt  i12 %F2_168, i12 8"   --->   Operation 1988 'icmp' 'icmp_ln590_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1989 [1/1] (0.80ns)   --->   "%add_ln590_37 = add i12 %F2_168, i12 4088"   --->   Operation 1989 'add' 'add_ln590_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1990 [1/1] (0.80ns)   --->   "%sub_ln590_37 = sub i12 8, i12 %F2_168"   --->   Operation 1990 'sub' 'sub_ln590_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1991 [1/1] (0.37ns)   --->   "%sh_amt_168 = select i1 %icmp_ln590_37, i12 %add_ln590_37, i12 %sub_ln590_37"   --->   Operation 1991 'select' 'sh_amt_168' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln590_37 = sext i12 %sh_amt_168"   --->   Operation 1992 'sext' 'sext_ln590_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 1993 [1/1] (0.97ns)   --->   "%icmp_ln591_37 = icmp_eq  i12 %F2_168, i12 8"   --->   Operation 1993 'icmp' 'icmp_ln591_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1994 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_37, void, void"   --->   Operation 1994 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 1995 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_37, void, void"   --->   Operation 1995 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37)> <Delay = 0.00>
ST_28 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln611_42 = trunc i54 %man_V_383"   --->   Operation 1996 'trunc' 'trunc_ln611_42' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_28 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_168, i32 4, i32 11"   --->   Operation 1997 'partselect' 'tmp_294' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_28 : Operation 1998 [1/1] (0.84ns)   --->   "%icmp_ln612_84 = icmp_eq  i8 %tmp_294, i8 0"   --->   Operation 1998 'icmp' 'icmp_ln612_84' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1999 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_84, void %.ap_fixed_base.exit7861.i_crit_edge, void"   --->   Operation 1999 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_28 : Operation 2000 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp378_0_i"   --->   Operation 2000 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & !icmp_ln612_84)> <Delay = 0.62>
ST_28 : Operation 2001 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2001 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & !icmp_ln612_84)> <Delay = 0.00>
ST_28 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln590_37cast = trunc i31 %sext_ln590_37"   --->   Operation 2002 'trunc' 'sext_ln590_37cast' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_84)> <Delay = 0.00>
ST_28 : Operation 2003 [1/1] (0.90ns)   --->   "%shl_ln613_37 = shl i16 %trunc_ln611_42, i16 %sext_ln590_37cast"   --->   Operation 2003 'shl' 'shl_ln613_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_84)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2004 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_37, i16 %agg_tmp378_0_i"   --->   Operation 2004 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_84)> <Delay = 0.62>
ST_28 : Operation 2005 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2005 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_84)> <Delay = 0.00>
ST_28 : Operation 2006 [1/1] (0.97ns)   --->   "%icmp_ln594_37 = icmp_ult  i12 %sh_amt_168, i12 54"   --->   Operation 2006 'icmp' 'icmp_ln594_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2007 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_37, void, void"   --->   Operation 2007 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37)> <Delay = 0.00>
ST_28 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 2008 'bitselect' 'tmp_299' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2009 [1/1] (0.17ns)   --->   "%select_ln597_84 = select i1 %tmp_299, i16 65535, i16 0"   --->   Operation 2009 'select' 'select_ln597_84' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2010 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_84, i16 %agg_tmp378_0_i"   --->   Operation 2010 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.62>
ST_28 : Operation 2011 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2011 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln595_169 = trunc i12 %sh_amt_168"   --->   Operation 2012 'trunc' 'trunc_ln595_169' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln595_37 = zext i6 %trunc_ln595_169"   --->   Operation 2013 'zext' 'zext_ln595_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2014 [1/1] (1.50ns)   --->   "%ashr_ln595_37 = ashr i54 %man_V_383, i54 %zext_ln595_37"   --->   Operation 2014 'ashr' 'ashr_ln595_37' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2015 [1/1] (0.00ns)   --->   "%trunc_ln595_170 = trunc i54 %ashr_ln595_37"   --->   Operation 2015 'trunc' 'trunc_ln595_170' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2016 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_170, i16 %agg_tmp378_0_i"   --->   Operation 2016 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.62>
ST_28 : Operation 2017 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2017 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_28 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln592_84 = trunc i54 %man_V_383"   --->   Operation 2018 'trunc' 'trunc_ln592_84' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & icmp_ln591_37)> <Delay = 0.00>
ST_28 : Operation 2019 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_84, i16 %agg_tmp378_0_i"   --->   Operation 2019 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & icmp_ln591_37)> <Delay = 0.62>
ST_28 : Operation 2020 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2020 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_24 & icmp_ln591_37)> <Delay = 0.00>
ST_28 : Operation 2021 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp378_0_i"   --->   Operation 2021 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_24)> <Delay = 0.62>
ST_28 : Operation 2022 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7861.i"   --->   Operation 2022 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 2023 [1/1] (0.00ns)   --->   "%ireg_30 = bitcast i64 %temp_c2_o2_8"   --->   Operation 2023 'bitcast' 'ireg_30' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln564_75 = trunc i64 %ireg_30"   --->   Operation 2024 'trunc' 'trunc_ln564_75' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2025 [1/1] (0.00ns)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_30, i32 63"   --->   Operation 2025 'bitselect' 'p_Result_79' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2026 [1/1] (0.00ns)   --->   "%exp_tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_30, i32 52, i32 62"   --->   Operation 2026 'partselect' 'exp_tmp_152' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln501_32 = zext i11 %exp_tmp_152"   --->   Operation 2027 'zext' 'zext_ln501_32' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln574_83 = trunc i64 %ireg_30"   --->   Operation 2028 'trunc' 'trunc_ln574_83' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2029 [1/1] (0.00ns)   --->   "%p_Result_80 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_83"   --->   Operation 2029 'bitconcatenate' 'p_Result_80' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln578_32 = zext i53 %p_Result_80"   --->   Operation 2030 'zext' 'zext_ln578_32' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2031 [1/1] (1.10ns)   --->   "%man_V_410 = sub i54 0, i54 %zext_ln578_32"   --->   Operation 2031 'sub' 'man_V_410' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2032 [1/1] (0.40ns)   --->   "%man_V_411 = select i1 %p_Result_79, i54 %man_V_410, i54 %zext_ln578_32"   --->   Operation 2032 'select' 'man_V_411' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2033 [1/1] (1.13ns)   --->   "%icmp_ln580_32 = icmp_eq  i63 %trunc_ln564_75, i63 0"   --->   Operation 2033 'icmp' 'icmp_ln580_32' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2034 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_32, void, void %ap_fixed_base.exit7861.i.ap_fixed_base.exit7832.i_crit_edge"   --->   Operation 2034 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2035 [1/1] (0.80ns)   --->   "%F2_177 = sub i12 1075, i12 %zext_ln501_32"   --->   Operation 2035 'sub' 'F2_177' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2036 [1/1] (0.97ns)   --->   "%icmp_ln590_44 = icmp_sgt  i12 %F2_177, i12 8"   --->   Operation 2036 'icmp' 'icmp_ln590_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2037 [1/1] (0.80ns)   --->   "%add_ln590_44 = add i12 %F2_177, i12 4088"   --->   Operation 2037 'add' 'add_ln590_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2038 [1/1] (0.80ns)   --->   "%sub_ln590_44 = sub i12 8, i12 %F2_177"   --->   Operation 2038 'sub' 'sub_ln590_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2039 [1/1] (0.37ns)   --->   "%sh_amt_177 = select i1 %icmp_ln590_44, i12 %add_ln590_44, i12 %sub_ln590_44"   --->   Operation 2039 'select' 'sh_amt_177' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln590_44 = sext i12 %sh_amt_177"   --->   Operation 2040 'sext' 'sext_ln590_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.00>
ST_28 : Operation 2041 [1/1] (0.97ns)   --->   "%icmp_ln591_44 = icmp_eq  i12 %F2_177, i12 8"   --->   Operation 2041 'icmp' 'icmp_ln591_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2042 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_44, void, void"   --->   Operation 2042 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32)> <Delay = 0.00>
ST_28 : Operation 2043 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_44, void, void"   --->   Operation 2043 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44)> <Delay = 0.00>
ST_28 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln611_51 = trunc i54 %man_V_411"   --->   Operation 2044 'trunc' 'trunc_ln611_51' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_28 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_177, i32 4, i32 11"   --->   Operation 2045 'partselect' 'tmp_318' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_28 : Operation 2046 [1/1] (0.84ns)   --->   "%icmp_ln612_93 = icmp_eq  i8 %tmp_318, i8 0"   --->   Operation 2046 'icmp' 'icmp_ln612_93' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2047 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_93, void %.ap_fixed_base.exit7832.i_crit_edge, void"   --->   Operation 2047 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_28 : Operation 2048 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_31"   --->   Operation 2048 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & !icmp_ln612_93)> <Delay = 0.62>
ST_28 : Operation 2049 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2049 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & !icmp_ln612_93)> <Delay = 0.00>
ST_28 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln590_44cast = trunc i31 %sext_ln590_44"   --->   Operation 2050 'trunc' 'sext_ln590_44cast' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_93)> <Delay = 0.00>
ST_28 : Operation 2051 [1/1] (0.90ns)   --->   "%shl_ln613_44 = shl i16 %trunc_ln611_51, i16 %sext_ln590_44cast"   --->   Operation 2051 'shl' 'shl_ln613_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_93)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2052 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_44, i16 %HH_V_31"   --->   Operation 2052 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_93)> <Delay = 0.62>
ST_28 : Operation 2053 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2053 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_93)> <Delay = 0.00>
ST_28 : Operation 2054 [1/1] (0.97ns)   --->   "%icmp_ln594_44 = icmp_ult  i12 %sh_amt_177, i12 54"   --->   Operation 2054 'icmp' 'icmp_ln594_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2055 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_44, void, void"   --->   Operation 2055 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44)> <Delay = 0.00>
ST_28 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_30, i32 63"   --->   Operation 2056 'bitselect' 'tmp_320' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2057 [1/1] (0.17ns)   --->   "%select_ln597_93 = select i1 %tmp_320, i16 65535, i16 0"   --->   Operation 2057 'select' 'select_ln597_93' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2058 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_93, i16 %HH_V_31"   --->   Operation 2058 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.62>
ST_28 : Operation 2059 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2059 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln595_187 = trunc i12 %sh_amt_177"   --->   Operation 2060 'trunc' 'trunc_ln595_187' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln595_44 = zext i6 %trunc_ln595_187"   --->   Operation 2061 'zext' 'zext_ln595_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2062 [1/1] (1.50ns)   --->   "%ashr_ln595_44 = ashr i54 %man_V_411, i54 %zext_ln595_44"   --->   Operation 2062 'ashr' 'ashr_ln595_44' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln595_188 = trunc i54 %ashr_ln595_44"   --->   Operation 2063 'trunc' 'trunc_ln595_188' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2064 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_188, i16 %HH_V_31"   --->   Operation 2064 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.62>
ST_28 : Operation 2065 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2065 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_28 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln592_93 = trunc i54 %man_V_411"   --->   Operation 2066 'trunc' 'trunc_ln592_93' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.00>
ST_28 : Operation 2067 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_93, i16 %HH_V_31"   --->   Operation 2067 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.62>
ST_28 : Operation 2068 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2068 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.00>
ST_28 : Operation 2069 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_31"   --->   Operation 2069 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_32)> <Delay = 0.62>
ST_28 : Operation 2070 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7832.i"   --->   Operation 2070 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_32)> <Delay = 0.00>
ST_28 : Operation 2071 [1/1] (0.00ns)   --->   "%ireg_31 = bitcast i64 %temp_c3_o1_7"   --->   Operation 2071 'bitcast' 'ireg_31' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln564_81 = trunc i64 %ireg_31"   --->   Operation 2072 'trunc' 'trunc_ln564_81' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2073 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_31, i32 63"   --->   Operation 2073 'bitselect' 'p_Result_81' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2074 [1/1] (0.00ns)   --->   "%exp_tmp_158 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_31, i32 52, i32 62"   --->   Operation 2074 'partselect' 'exp_tmp_158' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln501_39 = zext i11 %exp_tmp_158"   --->   Operation 2075 'zext' 'zext_ln501_39' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln574_89 = trunc i64 %ireg_31"   --->   Operation 2076 'trunc' 'trunc_ln574_89' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2077 [1/1] (0.00ns)   --->   "%p_Result_82 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_89"   --->   Operation 2077 'bitconcatenate' 'p_Result_82' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln578_39 = zext i53 %p_Result_82"   --->   Operation 2078 'zext' 'zext_ln578_39' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2079 [1/1] (1.10ns)   --->   "%man_V_428 = sub i54 0, i54 %zext_ln578_39"   --->   Operation 2079 'sub' 'man_V_428' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2080 [1/1] (0.40ns)   --->   "%man_V_429 = select i1 %p_Result_81, i54 %man_V_428, i54 %zext_ln578_39"   --->   Operation 2080 'select' 'man_V_429' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2081 [1/1] (1.13ns)   --->   "%icmp_ln580_39 = icmp_eq  i63 %trunc_ln564_81, i63 0"   --->   Operation 2081 'icmp' 'icmp_ln580_39' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2082 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_39, void, void %ap_fixed_base.exit7832.i.ap_fixed_base.exit7803.i_crit_edge"   --->   Operation 2082 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2083 [1/1] (0.80ns)   --->   "%F2_183 = sub i12 1075, i12 %zext_ln501_39"   --->   Operation 2083 'sub' 'F2_183' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2084 [1/1] (0.97ns)   --->   "%icmp_ln590_51 = icmp_sgt  i12 %F2_183, i12 8"   --->   Operation 2084 'icmp' 'icmp_ln590_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2085 [1/1] (0.80ns)   --->   "%add_ln590_51 = add i12 %F2_183, i12 4088"   --->   Operation 2085 'add' 'add_ln590_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2086 [1/1] (0.80ns)   --->   "%sub_ln590_51 = sub i12 8, i12 %F2_183"   --->   Operation 2086 'sub' 'sub_ln590_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2087 [1/1] (0.37ns)   --->   "%sh_amt_183 = select i1 %icmp_ln590_51, i12 %add_ln590_51, i12 %sub_ln590_51"   --->   Operation 2087 'select' 'sh_amt_183' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln590_51 = sext i12 %sh_amt_183"   --->   Operation 2088 'sext' 'sext_ln590_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.00>
ST_28 : Operation 2089 [1/1] (0.97ns)   --->   "%icmp_ln591_51 = icmp_eq  i12 %F2_183, i12 8"   --->   Operation 2089 'icmp' 'icmp_ln591_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2090 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_51, void, void"   --->   Operation 2090 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39)> <Delay = 0.00>
ST_28 : Operation 2091 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_51, void, void"   --->   Operation 2091 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51)> <Delay = 0.00>
ST_28 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln611_57 = trunc i54 %man_V_429"   --->   Operation 2092 'trunc' 'trunc_ln611_57' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_28 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_183, i32 4, i32 11"   --->   Operation 2093 'partselect' 'tmp_336' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_28 : Operation 2094 [1/1] (0.84ns)   --->   "%icmp_ln612_99 = icmp_eq  i8 %tmp_336, i8 0"   --->   Operation 2094 'icmp' 'icmp_ln612_99' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2095 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_99, void %.ap_fixed_base.exit7803.i_crit_edge, void"   --->   Operation 2095 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_28 : Operation 2096 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp388_0_i"   --->   Operation 2096 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & !icmp_ln612_99)> <Delay = 0.62>
ST_28 : Operation 2097 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2097 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & !icmp_ln612_99)> <Delay = 0.00>
ST_28 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln590_51cast = trunc i31 %sext_ln590_51"   --->   Operation 2098 'trunc' 'sext_ln590_51cast' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_99)> <Delay = 0.00>
ST_28 : Operation 2099 [1/1] (0.90ns)   --->   "%shl_ln613_51 = shl i16 %trunc_ln611_57, i16 %sext_ln590_51cast"   --->   Operation 2099 'shl' 'shl_ln613_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_99)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2100 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_51, i16 %agg_tmp388_0_i"   --->   Operation 2100 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_99)> <Delay = 0.62>
ST_28 : Operation 2101 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2101 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_99)> <Delay = 0.00>
ST_28 : Operation 2102 [1/1] (0.97ns)   --->   "%icmp_ln594_51 = icmp_ult  i12 %sh_amt_183, i12 54"   --->   Operation 2102 'icmp' 'icmp_ln594_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2103 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_51, void, void"   --->   Operation 2103 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51)> <Delay = 0.00>
ST_28 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_31, i32 63"   --->   Operation 2104 'bitselect' 'tmp_338' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2105 [1/1] (0.17ns)   --->   "%select_ln597_99 = select i1 %tmp_338, i16 65535, i16 0"   --->   Operation 2105 'select' 'select_ln597_99' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2106 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_99, i16 %agg_tmp388_0_i"   --->   Operation 2106 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.62>
ST_28 : Operation 2107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2107 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln595_199 = trunc i12 %sh_amt_183"   --->   Operation 2108 'trunc' 'trunc_ln595_199' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln595_51 = zext i6 %trunc_ln595_199"   --->   Operation 2109 'zext' 'zext_ln595_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2110 [1/1] (1.50ns)   --->   "%ashr_ln595_51 = ashr i54 %man_V_429, i54 %zext_ln595_51"   --->   Operation 2110 'ashr' 'ashr_ln595_51' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln595_200 = trunc i54 %ashr_ln595_51"   --->   Operation 2111 'trunc' 'trunc_ln595_200' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2112 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_200, i16 %agg_tmp388_0_i"   --->   Operation 2112 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.62>
ST_28 : Operation 2113 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2113 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_28 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln592_99 = trunc i54 %man_V_429"   --->   Operation 2114 'trunc' 'trunc_ln592_99' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.00>
ST_28 : Operation 2115 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_99, i16 %agg_tmp388_0_i"   --->   Operation 2115 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.62>
ST_28 : Operation 2116 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2116 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.00>
ST_28 : Operation 2117 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp388_0_i"   --->   Operation 2117 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_39)> <Delay = 0.62>
ST_28 : Operation 2118 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7803.i"   --->   Operation 2118 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_39)> <Delay = 0.00>
ST_28 : Operation 2119 [1/1] (0.00ns)   --->   "%ireg_32 = bitcast i64 %temp_c3_o2_7"   --->   Operation 2119 'bitcast' 'ireg_32' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln564_87 = trunc i64 %ireg_32"   --->   Operation 2120 'trunc' 'trunc_ln564_87' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2121 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_32, i32 63"   --->   Operation 2121 'bitselect' 'p_Result_83' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2122 [1/1] (0.00ns)   --->   "%exp_tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_32, i32 52, i32 62"   --->   Operation 2122 'partselect' 'exp_tmp_164' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln501_42 = zext i11 %exp_tmp_164"   --->   Operation 2123 'zext' 'zext_ln501_42' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln574_95 = trunc i64 %ireg_32"   --->   Operation 2124 'trunc' 'trunc_ln574_95' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2125 [1/1] (0.00ns)   --->   "%p_Result_84 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_95"   --->   Operation 2125 'bitconcatenate' 'p_Result_84' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln578_42 = zext i53 %p_Result_84"   --->   Operation 2126 'zext' 'zext_ln578_42' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2127 [1/1] (1.10ns)   --->   "%man_V_446 = sub i54 0, i54 %zext_ln578_42"   --->   Operation 2127 'sub' 'man_V_446' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2128 [1/1] (0.40ns)   --->   "%man_V_447 = select i1 %p_Result_83, i54 %man_V_446, i54 %zext_ln578_42"   --->   Operation 2128 'select' 'man_V_447' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2129 [1/1] (1.13ns)   --->   "%icmp_ln580_42 = icmp_eq  i63 %trunc_ln564_87, i63 0"   --->   Operation 2129 'icmp' 'icmp_ln580_42' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2130 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_42, void, void %ap_fixed_base.exit7803.i.ap_fixed_base.exit7774.i_crit_edge"   --->   Operation 2130 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2131 [1/1] (0.80ns)   --->   "%F2_189 = sub i12 1075, i12 %zext_ln501_42"   --->   Operation 2131 'sub' 'F2_189' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2132 [1/1] (0.97ns)   --->   "%icmp_ln590_54 = icmp_sgt  i12 %F2_189, i12 8"   --->   Operation 2132 'icmp' 'icmp_ln590_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2133 [1/1] (0.80ns)   --->   "%add_ln590_54 = add i12 %F2_189, i12 4088"   --->   Operation 2133 'add' 'add_ln590_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2134 [1/1] (0.80ns)   --->   "%sub_ln590_54 = sub i12 8, i12 %F2_189"   --->   Operation 2134 'sub' 'sub_ln590_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2135 [1/1] (0.37ns)   --->   "%sh_amt_189 = select i1 %icmp_ln590_54, i12 %add_ln590_54, i12 %sub_ln590_54"   --->   Operation 2135 'select' 'sh_amt_189' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln590_54 = sext i12 %sh_amt_189"   --->   Operation 2136 'sext' 'sext_ln590_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.00>
ST_28 : Operation 2137 [1/1] (0.97ns)   --->   "%icmp_ln591_54 = icmp_eq  i12 %F2_189, i12 8"   --->   Operation 2137 'icmp' 'icmp_ln591_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2138 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_54, void, void"   --->   Operation 2138 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42)> <Delay = 0.00>
ST_28 : Operation 2139 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_54, void, void"   --->   Operation 2139 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54)> <Delay = 0.00>
ST_28 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln611_63 = trunc i54 %man_V_447"   --->   Operation 2140 'trunc' 'trunc_ln611_63' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_28 : Operation 2141 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_189, i32 4, i32 11"   --->   Operation 2141 'partselect' 'tmp_350' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_28 : Operation 2142 [1/1] (0.84ns)   --->   "%icmp_ln612_105 = icmp_eq  i8 %tmp_350, i8 0"   --->   Operation 2142 'icmp' 'icmp_ln612_105' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2143 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_105, void %.ap_fixed_base.exit7774.i_crit_edge, void"   --->   Operation 2143 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_28 : Operation 2144 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_33"   --->   Operation 2144 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & !icmp_ln612_105)> <Delay = 0.62>
ST_28 : Operation 2145 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2145 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & !icmp_ln612_105)> <Delay = 0.00>
ST_28 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln590_54cast = trunc i31 %sext_ln590_54"   --->   Operation 2146 'trunc' 'sext_ln590_54cast' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_105)> <Delay = 0.00>
ST_28 : Operation 2147 [1/1] (0.90ns)   --->   "%shl_ln613_54 = shl i16 %trunc_ln611_63, i16 %sext_ln590_54cast"   --->   Operation 2147 'shl' 'shl_ln613_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_105)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2148 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_54, i16 %HH_V_33"   --->   Operation 2148 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_105)> <Delay = 0.62>
ST_28 : Operation 2149 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2149 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_105)> <Delay = 0.00>
ST_28 : Operation 2150 [1/1] (0.97ns)   --->   "%icmp_ln594_54 = icmp_ult  i12 %sh_amt_189, i12 54"   --->   Operation 2150 'icmp' 'icmp_ln594_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2151 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_54, void, void"   --->   Operation 2151 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54)> <Delay = 0.00>
ST_28 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_32, i32 63"   --->   Operation 2152 'bitselect' 'tmp_352' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2153 [1/1] (0.17ns)   --->   "%select_ln597_105 = select i1 %tmp_352, i16 65535, i16 0"   --->   Operation 2153 'select' 'select_ln597_105' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2154 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_105, i16 %HH_V_33"   --->   Operation 2154 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.62>
ST_28 : Operation 2155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2155 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2156 [1/1] (0.00ns)   --->   "%trunc_ln595_211 = trunc i12 %sh_amt_189"   --->   Operation 2156 'trunc' 'trunc_ln595_211' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln595_54 = zext i6 %trunc_ln595_211"   --->   Operation 2157 'zext' 'zext_ln595_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2158 [1/1] (1.50ns)   --->   "%ashr_ln595_54 = ashr i54 %man_V_447, i54 %zext_ln595_54"   --->   Operation 2158 'ashr' 'ashr_ln595_54' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln595_212 = trunc i54 %ashr_ln595_54"   --->   Operation 2159 'trunc' 'trunc_ln595_212' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2160 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_212, i16 %HH_V_33"   --->   Operation 2160 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.62>
ST_28 : Operation 2161 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2161 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_28 : Operation 2162 [1/1] (0.00ns)   --->   "%trunc_ln592_105 = trunc i54 %man_V_447"   --->   Operation 2162 'trunc' 'trunc_ln592_105' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.00>
ST_28 : Operation 2163 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_105, i16 %HH_V_33"   --->   Operation 2163 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.62>
ST_28 : Operation 2164 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2164 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.00>
ST_28 : Operation 2165 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_33"   --->   Operation 2165 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_42)> <Delay = 0.62>
ST_28 : Operation 2166 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7774.i"   --->   Operation 2166 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_42)> <Delay = 0.00>
ST_28 : Operation 2167 [1/1] (0.00ns)   --->   "%ireg_33 = bitcast i64 %temp_c4_o1_5"   --->   Operation 2167 'bitcast' 'ireg_33' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln564_89 = trunc i64 %ireg_33"   --->   Operation 2168 'trunc' 'trunc_ln564_89' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_33, i32 63"   --->   Operation 2169 'bitselect' 'p_Result_85' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2170 [1/1] (0.00ns)   --->   "%exp_tmp_166 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_33, i32 52, i32 62"   --->   Operation 2170 'partselect' 'exp_tmp_166' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln501_45 = zext i11 %exp_tmp_166"   --->   Operation 2171 'zext' 'zext_ln501_45' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2172 [1/1] (0.00ns)   --->   "%trunc_ln574_97 = trunc i64 %ireg_33"   --->   Operation 2172 'trunc' 'trunc_ln574_97' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2173 [1/1] (0.00ns)   --->   "%p_Result_86 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_97"   --->   Operation 2173 'bitconcatenate' 'p_Result_86' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln578_45 = zext i53 %p_Result_86"   --->   Operation 2174 'zext' 'zext_ln578_45' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2175 [1/1] (1.10ns)   --->   "%man_V_452 = sub i54 0, i54 %zext_ln578_45"   --->   Operation 2175 'sub' 'man_V_452' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2176 [1/1] (0.40ns)   --->   "%man_V_453 = select i1 %p_Result_85, i54 %man_V_452, i54 %zext_ln578_45"   --->   Operation 2176 'select' 'man_V_453' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2177 [1/1] (1.13ns)   --->   "%icmp_ln580_45 = icmp_eq  i63 %trunc_ln564_89, i63 0"   --->   Operation 2177 'icmp' 'icmp_ln580_45' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2178 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_45, void, void %ap_fixed_base.exit7774.i.ap_fixed_base.exit7745.i_crit_edge"   --->   Operation 2178 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2179 [1/1] (0.80ns)   --->   "%F2_191 = sub i12 1075, i12 %zext_ln501_45"   --->   Operation 2179 'sub' 'F2_191' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2180 [1/1] (0.97ns)   --->   "%icmp_ln590_57 = icmp_sgt  i12 %F2_191, i12 8"   --->   Operation 2180 'icmp' 'icmp_ln590_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2181 [1/1] (0.80ns)   --->   "%add_ln590_57 = add i12 %F2_191, i12 4088"   --->   Operation 2181 'add' 'add_ln590_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2182 [1/1] (0.80ns)   --->   "%sub_ln590_57 = sub i12 8, i12 %F2_191"   --->   Operation 2182 'sub' 'sub_ln590_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2183 [1/1] (0.37ns)   --->   "%sh_amt_191 = select i1 %icmp_ln590_57, i12 %add_ln590_57, i12 %sub_ln590_57"   --->   Operation 2183 'select' 'sh_amt_191' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln590_57 = sext i12 %sh_amt_191"   --->   Operation 2184 'sext' 'sext_ln590_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.00>
ST_28 : Operation 2185 [1/1] (0.97ns)   --->   "%icmp_ln591_57 = icmp_eq  i12 %F2_191, i12 8"   --->   Operation 2185 'icmp' 'icmp_ln591_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2186 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_57, void, void"   --->   Operation 2186 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45)> <Delay = 0.00>
ST_28 : Operation 2187 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_57, void, void"   --->   Operation 2187 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57)> <Delay = 0.00>
ST_28 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln611_65 = trunc i54 %man_V_453"   --->   Operation 2188 'trunc' 'trunc_ln611_65' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_28 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_191, i32 4, i32 11"   --->   Operation 2189 'partselect' 'tmp_356' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_28 : Operation 2190 [1/1] (0.84ns)   --->   "%icmp_ln612_107 = icmp_eq  i8 %tmp_356, i8 0"   --->   Operation 2190 'icmp' 'icmp_ln612_107' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2191 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_107, void %.ap_fixed_base.exit7745.i_crit_edge, void"   --->   Operation 2191 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_28 : Operation 2192 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp398_0_i"   --->   Operation 2192 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & !icmp_ln612_107)> <Delay = 0.62>
ST_28 : Operation 2193 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2193 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & !icmp_ln612_107)> <Delay = 0.00>
ST_28 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln590_57cast = trunc i31 %sext_ln590_57"   --->   Operation 2194 'trunc' 'sext_ln590_57cast' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_107)> <Delay = 0.00>
ST_28 : Operation 2195 [1/1] (0.90ns)   --->   "%shl_ln613_57 = shl i16 %trunc_ln611_65, i16 %sext_ln590_57cast"   --->   Operation 2195 'shl' 'shl_ln613_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_107)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2196 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_57, i16 %agg_tmp398_0_i"   --->   Operation 2196 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_107)> <Delay = 0.62>
ST_28 : Operation 2197 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2197 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_107)> <Delay = 0.00>
ST_28 : Operation 2198 [1/1] (0.97ns)   --->   "%icmp_ln594_57 = icmp_ult  i12 %sh_amt_191, i12 54"   --->   Operation 2198 'icmp' 'icmp_ln594_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2199 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_57, void, void"   --->   Operation 2199 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57)> <Delay = 0.00>
ST_28 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_33, i32 63"   --->   Operation 2200 'bitselect' 'tmp_358' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2201 [1/1] (0.17ns)   --->   "%select_ln597_107 = select i1 %tmp_358, i16 65535, i16 0"   --->   Operation 2201 'select' 'select_ln597_107' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2202 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_107, i16 %agg_tmp398_0_i"   --->   Operation 2202 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.62>
ST_28 : Operation 2203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2203 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln595_215 = trunc i12 %sh_amt_191"   --->   Operation 2204 'trunc' 'trunc_ln595_215' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln595_57 = zext i6 %trunc_ln595_215"   --->   Operation 2205 'zext' 'zext_ln595_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2206 [1/1] (1.50ns)   --->   "%ashr_ln595_57 = ashr i54 %man_V_453, i54 %zext_ln595_57"   --->   Operation 2206 'ashr' 'ashr_ln595_57' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln595_216 = trunc i54 %ashr_ln595_57"   --->   Operation 2207 'trunc' 'trunc_ln595_216' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2208 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_216, i16 %agg_tmp398_0_i"   --->   Operation 2208 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.62>
ST_28 : Operation 2209 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2209 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_28 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln592_107 = trunc i54 %man_V_453"   --->   Operation 2210 'trunc' 'trunc_ln592_107' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.00>
ST_28 : Operation 2211 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_107, i16 %agg_tmp398_0_i"   --->   Operation 2211 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.62>
ST_28 : Operation 2212 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2212 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.00>
ST_28 : Operation 2213 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp398_0_i"   --->   Operation 2213 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_45)> <Delay = 0.62>
ST_28 : Operation 2214 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7745.i"   --->   Operation 2214 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_45)> <Delay = 0.00>
ST_28 : Operation 2215 [1/1] (0.00ns)   --->   "%ireg_34 = bitcast i64 %temp_c4_o2_5"   --->   Operation 2215 'bitcast' 'ireg_34' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln564_91 = trunc i64 %ireg_34"   --->   Operation 2216 'trunc' 'trunc_ln564_91' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2217 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_34, i32 63"   --->   Operation 2217 'bitselect' 'p_Result_87' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2218 [1/1] (0.00ns)   --->   "%exp_tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_34, i32 52, i32 62"   --->   Operation 2218 'partselect' 'exp_tmp_168' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln501_48 = zext i11 %exp_tmp_168"   --->   Operation 2219 'zext' 'zext_ln501_48' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2220 [1/1] (0.00ns)   --->   "%trunc_ln574_99 = trunc i64 %ireg_34"   --->   Operation 2220 'trunc' 'trunc_ln574_99' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2221 [1/1] (0.00ns)   --->   "%p_Result_88 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_99"   --->   Operation 2221 'bitconcatenate' 'p_Result_88' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln578_48 = zext i53 %p_Result_88"   --->   Operation 2222 'zext' 'zext_ln578_48' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2223 [1/1] (1.10ns)   --->   "%man_V_458 = sub i54 0, i54 %zext_ln578_48"   --->   Operation 2223 'sub' 'man_V_458' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2224 [1/1] (0.40ns)   --->   "%man_V_459 = select i1 %p_Result_87, i54 %man_V_458, i54 %zext_ln578_48"   --->   Operation 2224 'select' 'man_V_459' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2225 [1/1] (1.13ns)   --->   "%icmp_ln580_48 = icmp_eq  i63 %trunc_ln564_91, i63 0"   --->   Operation 2225 'icmp' 'icmp_ln580_48' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2226 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_48, void, void %ap_fixed_base.exit7745.i.ap_fixed_base.exit7716.i_crit_edge"   --->   Operation 2226 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2227 [1/1] (0.80ns)   --->   "%F2_193 = sub i12 1075, i12 %zext_ln501_48"   --->   Operation 2227 'sub' 'F2_193' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2228 [1/1] (0.97ns)   --->   "%icmp_ln590_60 = icmp_sgt  i12 %F2_193, i12 8"   --->   Operation 2228 'icmp' 'icmp_ln590_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2229 [1/1] (0.80ns)   --->   "%add_ln590_60 = add i12 %F2_193, i12 4088"   --->   Operation 2229 'add' 'add_ln590_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2230 [1/1] (0.80ns)   --->   "%sub_ln590_60 = sub i12 8, i12 %F2_193"   --->   Operation 2230 'sub' 'sub_ln590_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2231 [1/1] (0.37ns)   --->   "%sh_amt_193 = select i1 %icmp_ln590_60, i12 %add_ln590_60, i12 %sub_ln590_60"   --->   Operation 2231 'select' 'sh_amt_193' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln590_60 = sext i12 %sh_amt_193"   --->   Operation 2232 'sext' 'sext_ln590_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.00>
ST_28 : Operation 2233 [1/1] (0.97ns)   --->   "%icmp_ln591_60 = icmp_eq  i12 %F2_193, i12 8"   --->   Operation 2233 'icmp' 'icmp_ln591_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2234 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_60, void, void"   --->   Operation 2234 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48)> <Delay = 0.00>
ST_28 : Operation 2235 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_60, void, void"   --->   Operation 2235 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60)> <Delay = 0.00>
ST_28 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln611_67 = trunc i54 %man_V_459"   --->   Operation 2236 'trunc' 'trunc_ln611_67' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_28 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_193, i32 4, i32 11"   --->   Operation 2237 'partselect' 'tmp_362' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_28 : Operation 2238 [1/1] (0.84ns)   --->   "%icmp_ln612_109 = icmp_eq  i8 %tmp_362, i8 0"   --->   Operation 2238 'icmp' 'icmp_ln612_109' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2239 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_109, void %.ap_fixed_base.exit7716.i_crit_edge, void"   --->   Operation 2239 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_28 : Operation 2240 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_35"   --->   Operation 2240 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & !icmp_ln612_109)> <Delay = 0.62>
ST_28 : Operation 2241 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2241 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & !icmp_ln612_109)> <Delay = 0.00>
ST_28 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln590_60cast = trunc i31 %sext_ln590_60"   --->   Operation 2242 'trunc' 'sext_ln590_60cast' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_109)> <Delay = 0.00>
ST_28 : Operation 2243 [1/1] (0.90ns)   --->   "%shl_ln613_60 = shl i16 %trunc_ln611_67, i16 %sext_ln590_60cast"   --->   Operation 2243 'shl' 'shl_ln613_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_109)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2244 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_60, i16 %HH_V_35"   --->   Operation 2244 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_109)> <Delay = 0.62>
ST_28 : Operation 2245 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2245 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_109)> <Delay = 0.00>
ST_28 : Operation 2246 [1/1] (0.97ns)   --->   "%icmp_ln594_60 = icmp_ult  i12 %sh_amt_193, i12 54"   --->   Operation 2246 'icmp' 'icmp_ln594_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2247 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_60, void, void"   --->   Operation 2247 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60)> <Delay = 0.00>
ST_28 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_34, i32 63"   --->   Operation 2248 'bitselect' 'tmp_364' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2249 [1/1] (0.17ns)   --->   "%select_ln597_109 = select i1 %tmp_364, i16 65535, i16 0"   --->   Operation 2249 'select' 'select_ln597_109' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2250 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_109, i16 %HH_V_35"   --->   Operation 2250 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.62>
ST_28 : Operation 2251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2251 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln595_219 = trunc i12 %sh_amt_193"   --->   Operation 2252 'trunc' 'trunc_ln595_219' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln595_60 = zext i6 %trunc_ln595_219"   --->   Operation 2253 'zext' 'zext_ln595_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2254 [1/1] (1.50ns)   --->   "%ashr_ln595_60 = ashr i54 %man_V_459, i54 %zext_ln595_60"   --->   Operation 2254 'ashr' 'ashr_ln595_60' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln595_220 = trunc i54 %ashr_ln595_60"   --->   Operation 2255 'trunc' 'trunc_ln595_220' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2256 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_220, i16 %HH_V_35"   --->   Operation 2256 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.62>
ST_28 : Operation 2257 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2257 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_28 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln592_109 = trunc i54 %man_V_459"   --->   Operation 2258 'trunc' 'trunc_ln592_109' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.00>
ST_28 : Operation 2259 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_109, i16 %HH_V_35"   --->   Operation 2259 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.62>
ST_28 : Operation 2260 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2260 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.00>
ST_28 : Operation 2261 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_35"   --->   Operation 2261 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_48)> <Delay = 0.62>
ST_28 : Operation 2262 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7716.i"   --->   Operation 2262 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_48)> <Delay = 0.00>
ST_28 : Operation 2263 [1/1] (0.00ns)   --->   "%ireg_35 = bitcast i64 %temp_c5_o1"   --->   Operation 2263 'bitcast' 'ireg_35' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln564_93 = trunc i64 %ireg_35"   --->   Operation 2264 'trunc' 'trunc_ln564_93' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2265 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_35, i32 63"   --->   Operation 2265 'bitselect' 'p_Result_89' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2266 [1/1] (0.00ns)   --->   "%exp_tmp_170 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_35, i32 52, i32 62"   --->   Operation 2266 'partselect' 'exp_tmp_170' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln501_51 = zext i11 %exp_tmp_170"   --->   Operation 2267 'zext' 'zext_ln501_51' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln574_101 = trunc i64 %ireg_35"   --->   Operation 2268 'trunc' 'trunc_ln574_101' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_90 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_101"   --->   Operation 2269 'bitconcatenate' 'p_Result_90' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln578_51 = zext i53 %p_Result_90"   --->   Operation 2270 'zext' 'zext_ln578_51' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2271 [1/1] (1.10ns)   --->   "%man_V_464 = sub i54 0, i54 %zext_ln578_51"   --->   Operation 2271 'sub' 'man_V_464' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2272 [1/1] (0.40ns)   --->   "%man_V_465 = select i1 %p_Result_89, i54 %man_V_464, i54 %zext_ln578_51"   --->   Operation 2272 'select' 'man_V_465' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2273 [1/1] (1.13ns)   --->   "%icmp_ln580_51 = icmp_eq  i63 %trunc_ln564_93, i63 0"   --->   Operation 2273 'icmp' 'icmp_ln580_51' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2274 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_51, void, void %ap_fixed_base.exit7716.i.ap_fixed_base.exit7687.i_crit_edge"   --->   Operation 2274 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2275 [1/1] (0.80ns)   --->   "%F2_195 = sub i12 1075, i12 %zext_ln501_51"   --->   Operation 2275 'sub' 'F2_195' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2276 [1/1] (0.97ns)   --->   "%icmp_ln590_63 = icmp_sgt  i12 %F2_195, i12 8"   --->   Operation 2276 'icmp' 'icmp_ln590_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2277 [1/1] (0.80ns)   --->   "%add_ln590_63 = add i12 %F2_195, i12 4088"   --->   Operation 2277 'add' 'add_ln590_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2278 [1/1] (0.80ns)   --->   "%sub_ln590_63 = sub i12 8, i12 %F2_195"   --->   Operation 2278 'sub' 'sub_ln590_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2279 [1/1] (0.37ns)   --->   "%sh_amt_195 = select i1 %icmp_ln590_63, i12 %add_ln590_63, i12 %sub_ln590_63"   --->   Operation 2279 'select' 'sh_amt_195' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln590_63 = sext i12 %sh_amt_195"   --->   Operation 2280 'sext' 'sext_ln590_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.00>
ST_28 : Operation 2281 [1/1] (0.97ns)   --->   "%icmp_ln591_63 = icmp_eq  i12 %F2_195, i12 8"   --->   Operation 2281 'icmp' 'icmp_ln591_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2282 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_63, void, void"   --->   Operation 2282 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51)> <Delay = 0.00>
ST_28 : Operation 2283 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_63, void, void"   --->   Operation 2283 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63)> <Delay = 0.00>
ST_28 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln611_69 = trunc i54 %man_V_465"   --->   Operation 2284 'trunc' 'trunc_ln611_69' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_28 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_195, i32 4, i32 11"   --->   Operation 2285 'partselect' 'tmp_368' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_28 : Operation 2286 [1/1] (0.84ns)   --->   "%icmp_ln612_111 = icmp_eq  i8 %tmp_368, i8 0"   --->   Operation 2286 'icmp' 'icmp_ln612_111' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2287 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_111, void %.ap_fixed_base.exit7687.i_crit_edge, void"   --->   Operation 2287 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_28 : Operation 2288 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp408_0_i"   --->   Operation 2288 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & !icmp_ln612_111)> <Delay = 0.62>
ST_28 : Operation 2289 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2289 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & !icmp_ln612_111)> <Delay = 0.00>
ST_28 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln590_63cast = trunc i31 %sext_ln590_63"   --->   Operation 2290 'trunc' 'sext_ln590_63cast' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_111)> <Delay = 0.00>
ST_28 : Operation 2291 [1/1] (0.90ns)   --->   "%shl_ln613_63 = shl i16 %trunc_ln611_69, i16 %sext_ln590_63cast"   --->   Operation 2291 'shl' 'shl_ln613_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_111)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2292 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_63, i16 %agg_tmp408_0_i"   --->   Operation 2292 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_111)> <Delay = 0.62>
ST_28 : Operation 2293 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2293 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_111)> <Delay = 0.00>
ST_28 : Operation 2294 [1/1] (0.97ns)   --->   "%icmp_ln594_63 = icmp_ult  i12 %sh_amt_195, i12 54"   --->   Operation 2294 'icmp' 'icmp_ln594_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2295 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_63, void, void"   --->   Operation 2295 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63)> <Delay = 0.00>
ST_28 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_35, i32 63"   --->   Operation 2296 'bitselect' 'tmp_370' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2297 [1/1] (0.17ns)   --->   "%select_ln597_111 = select i1 %tmp_370, i16 65535, i16 0"   --->   Operation 2297 'select' 'select_ln597_111' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2298 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_111, i16 %agg_tmp408_0_i"   --->   Operation 2298 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.62>
ST_28 : Operation 2299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2299 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2300 [1/1] (0.00ns)   --->   "%trunc_ln595_223 = trunc i12 %sh_amt_195"   --->   Operation 2300 'trunc' 'trunc_ln595_223' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln595_63 = zext i6 %trunc_ln595_223"   --->   Operation 2301 'zext' 'zext_ln595_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2302 [1/1] (1.50ns)   --->   "%ashr_ln595_63 = ashr i54 %man_V_465, i54 %zext_ln595_63"   --->   Operation 2302 'ashr' 'ashr_ln595_63' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2303 [1/1] (0.00ns)   --->   "%trunc_ln595_224 = trunc i54 %ashr_ln595_63"   --->   Operation 2303 'trunc' 'trunc_ln595_224' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2304 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_224, i16 %agg_tmp408_0_i"   --->   Operation 2304 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.62>
ST_28 : Operation 2305 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2305 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_28 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln592_111 = trunc i54 %man_V_465"   --->   Operation 2306 'trunc' 'trunc_ln592_111' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.00>
ST_28 : Operation 2307 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_111, i16 %agg_tmp408_0_i"   --->   Operation 2307 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.62>
ST_28 : Operation 2308 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2308 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.00>
ST_28 : Operation 2309 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp408_0_i"   --->   Operation 2309 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_51)> <Delay = 0.62>
ST_28 : Operation 2310 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7687.i"   --->   Operation 2310 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_51)> <Delay = 0.00>
ST_28 : Operation 2311 [1/1] (0.00ns)   --->   "%ireg_36 = bitcast i64 %temp_c5_o2"   --->   Operation 2311 'bitcast' 'ireg_36' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2312 [1/1] (0.00ns)   --->   "%trunc_ln564_95 = trunc i64 %ireg_36"   --->   Operation 2312 'trunc' 'trunc_ln564_95' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2313 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_36, i32 63"   --->   Operation 2313 'bitselect' 'p_Result_91' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2314 [1/1] (0.00ns)   --->   "%exp_tmp_172 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_36, i32 52, i32 62"   --->   Operation 2314 'partselect' 'exp_tmp_172' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln501_54 = zext i11 %exp_tmp_172"   --->   Operation 2315 'zext' 'zext_ln501_54' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2316 [1/1] (0.00ns)   --->   "%trunc_ln574_103 = trunc i64 %ireg_36"   --->   Operation 2316 'trunc' 'trunc_ln574_103' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2317 [1/1] (0.00ns)   --->   "%p_Result_92 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_103"   --->   Operation 2317 'bitconcatenate' 'p_Result_92' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln578_54 = zext i53 %p_Result_92"   --->   Operation 2318 'zext' 'zext_ln578_54' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2319 [1/1] (1.10ns)   --->   "%man_V_470 = sub i54 0, i54 %zext_ln578_54"   --->   Operation 2319 'sub' 'man_V_470' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2320 [1/1] (0.40ns)   --->   "%man_V_471 = select i1 %p_Result_91, i54 %man_V_470, i54 %zext_ln578_54"   --->   Operation 2320 'select' 'man_V_471' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2321 [1/1] (1.13ns)   --->   "%icmp_ln580_54 = icmp_eq  i63 %trunc_ln564_95, i63 0"   --->   Operation 2321 'icmp' 'icmp_ln580_54' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2322 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_54, void, void %ap_fixed_base.exit7687.i.ap_fixed_base.exit7658.i_crit_edge"   --->   Operation 2322 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2323 [1/1] (0.80ns)   --->   "%F2_197 = sub i12 1075, i12 %zext_ln501_54"   --->   Operation 2323 'sub' 'F2_197' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2324 [1/1] (0.97ns)   --->   "%icmp_ln590_66 = icmp_sgt  i12 %F2_197, i12 8"   --->   Operation 2324 'icmp' 'icmp_ln590_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2325 [1/1] (0.80ns)   --->   "%add_ln590_66 = add i12 %F2_197, i12 4088"   --->   Operation 2325 'add' 'add_ln590_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2326 [1/1] (0.80ns)   --->   "%sub_ln590_66 = sub i12 8, i12 %F2_197"   --->   Operation 2326 'sub' 'sub_ln590_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2327 [1/1] (0.37ns)   --->   "%sh_amt_197 = select i1 %icmp_ln590_66, i12 %add_ln590_66, i12 %sub_ln590_66"   --->   Operation 2327 'select' 'sh_amt_197' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln590_66 = sext i12 %sh_amt_197"   --->   Operation 2328 'sext' 'sext_ln590_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.00>
ST_28 : Operation 2329 [1/1] (0.97ns)   --->   "%icmp_ln591_66 = icmp_eq  i12 %F2_197, i12 8"   --->   Operation 2329 'icmp' 'icmp_ln591_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2330 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_66, void, void"   --->   Operation 2330 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54)> <Delay = 0.00>
ST_28 : Operation 2331 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_66, void, void"   --->   Operation 2331 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66)> <Delay = 0.00>
ST_28 : Operation 2332 [1/1] (0.00ns)   --->   "%trunc_ln611_71 = trunc i54 %man_V_471"   --->   Operation 2332 'trunc' 'trunc_ln611_71' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_28 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_197, i32 4, i32 11"   --->   Operation 2333 'partselect' 'tmp_374' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_28 : Operation 2334 [1/1] (0.84ns)   --->   "%icmp_ln612_113 = icmp_eq  i8 %tmp_374, i8 0"   --->   Operation 2334 'icmp' 'icmp_ln612_113' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2335 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_113, void %.ap_fixed_base.exit7658.i_crit_edge, void"   --->   Operation 2335 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_28 : Operation 2336 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_37"   --->   Operation 2336 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & !icmp_ln612_113)> <Delay = 0.62>
ST_28 : Operation 2337 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2337 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & !icmp_ln612_113)> <Delay = 0.00>
ST_28 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln590_66cast = trunc i31 %sext_ln590_66"   --->   Operation 2338 'trunc' 'sext_ln590_66cast' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_113)> <Delay = 0.00>
ST_28 : Operation 2339 [1/1] (0.90ns)   --->   "%shl_ln613_66 = shl i16 %trunc_ln611_71, i16 %sext_ln590_66cast"   --->   Operation 2339 'shl' 'shl_ln613_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_113)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2340 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_66, i16 %HH_V_37"   --->   Operation 2340 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_113)> <Delay = 0.62>
ST_28 : Operation 2341 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2341 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_113)> <Delay = 0.00>
ST_28 : Operation 2342 [1/1] (0.97ns)   --->   "%icmp_ln594_66 = icmp_ult  i12 %sh_amt_197, i12 54"   --->   Operation 2342 'icmp' 'icmp_ln594_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2343 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_66, void, void"   --->   Operation 2343 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66)> <Delay = 0.00>
ST_28 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_36, i32 63"   --->   Operation 2344 'bitselect' 'tmp_376' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2345 [1/1] (0.17ns)   --->   "%select_ln597_113 = select i1 %tmp_376, i16 65535, i16 0"   --->   Operation 2345 'select' 'select_ln597_113' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2346 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_113, i16 %HH_V_37"   --->   Operation 2346 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.62>
ST_28 : Operation 2347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2347 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln595_227 = trunc i12 %sh_amt_197"   --->   Operation 2348 'trunc' 'trunc_ln595_227' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln595_66 = zext i6 %trunc_ln595_227"   --->   Operation 2349 'zext' 'zext_ln595_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2350 [1/1] (1.50ns)   --->   "%ashr_ln595_66 = ashr i54 %man_V_471, i54 %zext_ln595_66"   --->   Operation 2350 'ashr' 'ashr_ln595_66' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln595_228 = trunc i54 %ashr_ln595_66"   --->   Operation 2351 'trunc' 'trunc_ln595_228' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2352 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_228, i16 %HH_V_37"   --->   Operation 2352 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.62>
ST_28 : Operation 2353 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2353 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_28 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln592_113 = trunc i54 %man_V_471"   --->   Operation 2354 'trunc' 'trunc_ln592_113' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.00>
ST_28 : Operation 2355 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_113, i16 %HH_V_37"   --->   Operation 2355 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.62>
ST_28 : Operation 2356 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2356 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.00>
ST_28 : Operation 2357 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_37"   --->   Operation 2357 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_54)> <Delay = 0.62>
ST_28 : Operation 2358 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7658.i"   --->   Operation 2358 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_54)> <Delay = 0.00>
ST_28 : Operation 2359 [1/1] (0.00ns)   --->   "%ireg_37 = bitcast i64 %temp_c6_o1"   --->   Operation 2359 'bitcast' 'ireg_37' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2360 [1/1] (0.00ns)   --->   "%trunc_ln564_97 = trunc i64 %ireg_37"   --->   Operation 2360 'trunc' 'trunc_ln564_97' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2361 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_37, i32 63"   --->   Operation 2361 'bitselect' 'p_Result_93' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2362 [1/1] (0.00ns)   --->   "%exp_tmp_174 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_37, i32 52, i32 62"   --->   Operation 2362 'partselect' 'exp_tmp_174' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln501_57 = zext i11 %exp_tmp_174"   --->   Operation 2363 'zext' 'zext_ln501_57' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln574_105 = trunc i64 %ireg_37"   --->   Operation 2364 'trunc' 'trunc_ln574_105' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2365 [1/1] (0.00ns)   --->   "%p_Result_94 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_105"   --->   Operation 2365 'bitconcatenate' 'p_Result_94' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln578_57 = zext i53 %p_Result_94"   --->   Operation 2366 'zext' 'zext_ln578_57' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2367 [1/1] (1.10ns)   --->   "%man_V_476 = sub i54 0, i54 %zext_ln578_57"   --->   Operation 2367 'sub' 'man_V_476' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2368 [1/1] (0.40ns)   --->   "%man_V_477 = select i1 %p_Result_93, i54 %man_V_476, i54 %zext_ln578_57"   --->   Operation 2368 'select' 'man_V_477' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2369 [1/1] (1.13ns)   --->   "%icmp_ln580_57 = icmp_eq  i63 %trunc_ln564_97, i63 0"   --->   Operation 2369 'icmp' 'icmp_ln580_57' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2370 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_57, void, void %ap_fixed_base.exit7658.i.ap_fixed_base.exit7629.i_crit_edge"   --->   Operation 2370 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2371 [1/1] (0.80ns)   --->   "%F2_199 = sub i12 1075, i12 %zext_ln501_57"   --->   Operation 2371 'sub' 'F2_199' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2372 [1/1] (0.97ns)   --->   "%icmp_ln590_69 = icmp_sgt  i12 %F2_199, i12 8"   --->   Operation 2372 'icmp' 'icmp_ln590_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2373 [1/1] (0.80ns)   --->   "%add_ln590_69 = add i12 %F2_199, i12 4088"   --->   Operation 2373 'add' 'add_ln590_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2374 [1/1] (0.80ns)   --->   "%sub_ln590_69 = sub i12 8, i12 %F2_199"   --->   Operation 2374 'sub' 'sub_ln590_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2375 [1/1] (0.37ns)   --->   "%sh_amt_199 = select i1 %icmp_ln590_69, i12 %add_ln590_69, i12 %sub_ln590_69"   --->   Operation 2375 'select' 'sh_amt_199' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln590_69 = sext i12 %sh_amt_199"   --->   Operation 2376 'sext' 'sext_ln590_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.00>
ST_28 : Operation 2377 [1/1] (0.97ns)   --->   "%icmp_ln591_69 = icmp_eq  i12 %F2_199, i12 8"   --->   Operation 2377 'icmp' 'icmp_ln591_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2378 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_69, void, void"   --->   Operation 2378 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57)> <Delay = 0.00>
ST_28 : Operation 2379 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_69, void, void"   --->   Operation 2379 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69)> <Delay = 0.00>
ST_28 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln611_73 = trunc i54 %man_V_477"   --->   Operation 2380 'trunc' 'trunc_ln611_73' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_28 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_199, i32 4, i32 11"   --->   Operation 2381 'partselect' 'tmp_380' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_28 : Operation 2382 [1/1] (0.84ns)   --->   "%icmp_ln612_115 = icmp_eq  i8 %tmp_380, i8 0"   --->   Operation 2382 'icmp' 'icmp_ln612_115' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2383 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_115, void %.ap_fixed_base.exit7629.i_crit_edge, void"   --->   Operation 2383 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_28 : Operation 2384 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp418_0_i"   --->   Operation 2384 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & !icmp_ln612_115)> <Delay = 0.62>
ST_28 : Operation 2385 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2385 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & !icmp_ln612_115)> <Delay = 0.00>
ST_28 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln590_69cast = trunc i31 %sext_ln590_69"   --->   Operation 2386 'trunc' 'sext_ln590_69cast' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_115)> <Delay = 0.00>
ST_28 : Operation 2387 [1/1] (0.90ns)   --->   "%shl_ln613_69 = shl i16 %trunc_ln611_73, i16 %sext_ln590_69cast"   --->   Operation 2387 'shl' 'shl_ln613_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_115)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2388 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_69, i16 %agg_tmp418_0_i"   --->   Operation 2388 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_115)> <Delay = 0.62>
ST_28 : Operation 2389 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2389 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_115)> <Delay = 0.00>
ST_28 : Operation 2390 [1/1] (0.97ns)   --->   "%icmp_ln594_69 = icmp_ult  i12 %sh_amt_199, i12 54"   --->   Operation 2390 'icmp' 'icmp_ln594_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2391 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_69, void, void"   --->   Operation 2391 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69)> <Delay = 0.00>
ST_28 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_37, i32 63"   --->   Operation 2392 'bitselect' 'tmp_382' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2393 [1/1] (0.17ns)   --->   "%select_ln597_115 = select i1 %tmp_382, i16 65535, i16 0"   --->   Operation 2393 'select' 'select_ln597_115' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2394 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_115, i16 %agg_tmp418_0_i"   --->   Operation 2394 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.62>
ST_28 : Operation 2395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2395 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln595_231 = trunc i12 %sh_amt_199"   --->   Operation 2396 'trunc' 'trunc_ln595_231' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln595_69 = zext i6 %trunc_ln595_231"   --->   Operation 2397 'zext' 'zext_ln595_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2398 [1/1] (1.50ns)   --->   "%ashr_ln595_69 = ashr i54 %man_V_477, i54 %zext_ln595_69"   --->   Operation 2398 'ashr' 'ashr_ln595_69' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln595_232 = trunc i54 %ashr_ln595_69"   --->   Operation 2399 'trunc' 'trunc_ln595_232' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2400 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_232, i16 %agg_tmp418_0_i"   --->   Operation 2400 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.62>
ST_28 : Operation 2401 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2401 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_28 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln592_115 = trunc i54 %man_V_477"   --->   Operation 2402 'trunc' 'trunc_ln592_115' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.00>
ST_28 : Operation 2403 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_115, i16 %agg_tmp418_0_i"   --->   Operation 2403 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.62>
ST_28 : Operation 2404 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2404 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.00>
ST_28 : Operation 2405 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp418_0_i"   --->   Operation 2405 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_57)> <Delay = 0.62>
ST_28 : Operation 2406 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7629.i"   --->   Operation 2406 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_57)> <Delay = 0.00>
ST_28 : Operation 2407 [1/1] (0.00ns)   --->   "%ireg_38 = bitcast i64 %temp_c6_o2"   --->   Operation 2407 'bitcast' 'ireg_38' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln564_99 = trunc i64 %ireg_38"   --->   Operation 2408 'trunc' 'trunc_ln564_99' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2409 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_38, i32 63"   --->   Operation 2409 'bitselect' 'p_Result_95' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2410 [1/1] (0.00ns)   --->   "%exp_tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_38, i32 52, i32 62"   --->   Operation 2410 'partselect' 'exp_tmp_176' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln501_60 = zext i11 %exp_tmp_176"   --->   Operation 2411 'zext' 'zext_ln501_60' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln574_107 = trunc i64 %ireg_38"   --->   Operation 2412 'trunc' 'trunc_ln574_107' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2413 [1/1] (0.00ns)   --->   "%p_Result_96 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_107"   --->   Operation 2413 'bitconcatenate' 'p_Result_96' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln578_60 = zext i53 %p_Result_96"   --->   Operation 2414 'zext' 'zext_ln578_60' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2415 [1/1] (1.10ns)   --->   "%man_V_482 = sub i54 0, i54 %zext_ln578_60"   --->   Operation 2415 'sub' 'man_V_482' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2416 [1/1] (0.40ns)   --->   "%man_V_483 = select i1 %p_Result_95, i54 %man_V_482, i54 %zext_ln578_60"   --->   Operation 2416 'select' 'man_V_483' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2417 [1/1] (1.13ns)   --->   "%icmp_ln580_60 = icmp_eq  i63 %trunc_ln564_99, i63 0"   --->   Operation 2417 'icmp' 'icmp_ln580_60' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2418 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_60, void, void %ap_fixed_base.exit7629.i.ap_fixed_base.exit7600.i_crit_edge"   --->   Operation 2418 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2419 [1/1] (0.80ns)   --->   "%F2_201 = sub i12 1075, i12 %zext_ln501_60"   --->   Operation 2419 'sub' 'F2_201' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2420 [1/1] (0.97ns)   --->   "%icmp_ln590_72 = icmp_sgt  i12 %F2_201, i12 8"   --->   Operation 2420 'icmp' 'icmp_ln590_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2421 [1/1] (0.80ns)   --->   "%add_ln590_72 = add i12 %F2_201, i12 4088"   --->   Operation 2421 'add' 'add_ln590_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2422 [1/1] (0.80ns)   --->   "%sub_ln590_72 = sub i12 8, i12 %F2_201"   --->   Operation 2422 'sub' 'sub_ln590_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2423 [1/1] (0.37ns)   --->   "%sh_amt_201 = select i1 %icmp_ln590_72, i12 %add_ln590_72, i12 %sub_ln590_72"   --->   Operation 2423 'select' 'sh_amt_201' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln590_72 = sext i12 %sh_amt_201"   --->   Operation 2424 'sext' 'sext_ln590_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.00>
ST_28 : Operation 2425 [1/1] (0.97ns)   --->   "%icmp_ln591_72 = icmp_eq  i12 %F2_201, i12 8"   --->   Operation 2425 'icmp' 'icmp_ln591_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2426 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_72, void, void"   --->   Operation 2426 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60)> <Delay = 0.00>
ST_28 : Operation 2427 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_72, void, void"   --->   Operation 2427 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72)> <Delay = 0.00>
ST_28 : Operation 2428 [1/1] (0.00ns)   --->   "%trunc_ln611_75 = trunc i54 %man_V_483"   --->   Operation 2428 'trunc' 'trunc_ln611_75' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_28 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_201, i32 4, i32 11"   --->   Operation 2429 'partselect' 'tmp_386' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_28 : Operation 2430 [1/1] (0.84ns)   --->   "%icmp_ln612_117 = icmp_eq  i8 %tmp_386, i8 0"   --->   Operation 2430 'icmp' 'icmp_ln612_117' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2431 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_117, void %.ap_fixed_base.exit7600.i_crit_edge, void"   --->   Operation 2431 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_28 : Operation 2432 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_39"   --->   Operation 2432 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & !icmp_ln612_117)> <Delay = 0.62>
ST_28 : Operation 2433 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2433 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & !icmp_ln612_117)> <Delay = 0.00>
ST_28 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln590_72cast = trunc i31 %sext_ln590_72"   --->   Operation 2434 'trunc' 'sext_ln590_72cast' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_117)> <Delay = 0.00>
ST_28 : Operation 2435 [1/1] (0.90ns)   --->   "%shl_ln613_72 = shl i16 %trunc_ln611_75, i16 %sext_ln590_72cast"   --->   Operation 2435 'shl' 'shl_ln613_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_117)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2436 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_72, i16 %HH_V_39"   --->   Operation 2436 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_117)> <Delay = 0.62>
ST_28 : Operation 2437 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2437 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_117)> <Delay = 0.00>
ST_28 : Operation 2438 [1/1] (0.97ns)   --->   "%icmp_ln594_72 = icmp_ult  i12 %sh_amt_201, i12 54"   --->   Operation 2438 'icmp' 'icmp_ln594_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2439 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_72, void, void"   --->   Operation 2439 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72)> <Delay = 0.00>
ST_28 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_38, i32 63"   --->   Operation 2440 'bitselect' 'tmp_388' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2441 [1/1] (0.17ns)   --->   "%select_ln597_117 = select i1 %tmp_388, i16 65535, i16 0"   --->   Operation 2441 'select' 'select_ln597_117' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2442 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_117, i16 %HH_V_39"   --->   Operation 2442 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.62>
ST_28 : Operation 2443 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2443 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln595_235 = trunc i12 %sh_amt_201"   --->   Operation 2444 'trunc' 'trunc_ln595_235' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln595_72 = zext i6 %trunc_ln595_235"   --->   Operation 2445 'zext' 'zext_ln595_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2446 [1/1] (1.50ns)   --->   "%ashr_ln595_72 = ashr i54 %man_V_483, i54 %zext_ln595_72"   --->   Operation 2446 'ashr' 'ashr_ln595_72' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2447 [1/1] (0.00ns)   --->   "%trunc_ln595_236 = trunc i54 %ashr_ln595_72"   --->   Operation 2447 'trunc' 'trunc_ln595_236' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2448 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_236, i16 %HH_V_39"   --->   Operation 2448 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.62>
ST_28 : Operation 2449 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2449 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_28 : Operation 2450 [1/1] (0.00ns)   --->   "%trunc_ln592_117 = trunc i54 %man_V_483"   --->   Operation 2450 'trunc' 'trunc_ln592_117' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.00>
ST_28 : Operation 2451 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_117, i16 %HH_V_39"   --->   Operation 2451 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.62>
ST_28 : Operation 2452 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2452 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.00>
ST_28 : Operation 2453 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_39"   --->   Operation 2453 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_60)> <Delay = 0.62>
ST_28 : Operation 2454 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7600.i"   --->   Operation 2454 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_60)> <Delay = 0.00>
ST_28 : Operation 2455 [1/1] (0.00ns)   --->   "%ireg_39 = bitcast i64 %temp_c7_o1"   --->   Operation 2455 'bitcast' 'ireg_39' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln564_101 = trunc i64 %ireg_39"   --->   Operation 2456 'trunc' 'trunc_ln564_101' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2457 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_39, i32 63"   --->   Operation 2457 'bitselect' 'p_Result_97' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2458 [1/1] (0.00ns)   --->   "%exp_tmp_178 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_39, i32 52, i32 62"   --->   Operation 2458 'partselect' 'exp_tmp_178' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln501_63 = zext i11 %exp_tmp_178"   --->   Operation 2459 'zext' 'zext_ln501_63' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln574_109 = trunc i64 %ireg_39"   --->   Operation 2460 'trunc' 'trunc_ln574_109' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2461 [1/1] (0.00ns)   --->   "%p_Result_98 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_109"   --->   Operation 2461 'bitconcatenate' 'p_Result_98' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln578_63 = zext i53 %p_Result_98"   --->   Operation 2462 'zext' 'zext_ln578_63' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2463 [1/1] (1.10ns)   --->   "%man_V_488 = sub i54 0, i54 %zext_ln578_63"   --->   Operation 2463 'sub' 'man_V_488' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2464 [1/1] (0.40ns)   --->   "%man_V_489 = select i1 %p_Result_97, i54 %man_V_488, i54 %zext_ln578_63"   --->   Operation 2464 'select' 'man_V_489' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2465 [1/1] (1.13ns)   --->   "%icmp_ln580_63 = icmp_eq  i63 %trunc_ln564_101, i63 0"   --->   Operation 2465 'icmp' 'icmp_ln580_63' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2466 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_63, void, void %ap_fixed_base.exit7600.i.ap_fixed_base.exit7571.i_crit_edge"   --->   Operation 2466 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2467 [1/1] (0.80ns)   --->   "%F2_203 = sub i12 1075, i12 %zext_ln501_63"   --->   Operation 2467 'sub' 'F2_203' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2468 [1/1] (0.97ns)   --->   "%icmp_ln590_75 = icmp_sgt  i12 %F2_203, i12 8"   --->   Operation 2468 'icmp' 'icmp_ln590_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2469 [1/1] (0.80ns)   --->   "%add_ln590_75 = add i12 %F2_203, i12 4088"   --->   Operation 2469 'add' 'add_ln590_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2470 [1/1] (0.80ns)   --->   "%sub_ln590_75 = sub i12 8, i12 %F2_203"   --->   Operation 2470 'sub' 'sub_ln590_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2471 [1/1] (0.37ns)   --->   "%sh_amt_203 = select i1 %icmp_ln590_75, i12 %add_ln590_75, i12 %sub_ln590_75"   --->   Operation 2471 'select' 'sh_amt_203' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln590_75 = sext i12 %sh_amt_203"   --->   Operation 2472 'sext' 'sext_ln590_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.00>
ST_28 : Operation 2473 [1/1] (0.97ns)   --->   "%icmp_ln591_75 = icmp_eq  i12 %F2_203, i12 8"   --->   Operation 2473 'icmp' 'icmp_ln591_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2474 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_75, void, void"   --->   Operation 2474 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63)> <Delay = 0.00>
ST_28 : Operation 2475 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_75, void, void"   --->   Operation 2475 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75)> <Delay = 0.00>
ST_28 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln611_77 = trunc i54 %man_V_489"   --->   Operation 2476 'trunc' 'trunc_ln611_77' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_28 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_203, i32 4, i32 11"   --->   Operation 2477 'partselect' 'tmp_392' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_28 : Operation 2478 [1/1] (0.84ns)   --->   "%icmp_ln612_119 = icmp_eq  i8 %tmp_392, i8 0"   --->   Operation 2478 'icmp' 'icmp_ln612_119' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2479 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_119, void %.ap_fixed_base.exit7571.i_crit_edge, void"   --->   Operation 2479 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_28 : Operation 2480 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp428_0_i"   --->   Operation 2480 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & !icmp_ln612_119)> <Delay = 0.62>
ST_28 : Operation 2481 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2481 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & !icmp_ln612_119)> <Delay = 0.00>
ST_28 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln590_75cast = trunc i31 %sext_ln590_75"   --->   Operation 2482 'trunc' 'sext_ln590_75cast' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_119)> <Delay = 0.00>
ST_28 : Operation 2483 [1/1] (0.90ns)   --->   "%shl_ln613_75 = shl i16 %trunc_ln611_77, i16 %sext_ln590_75cast"   --->   Operation 2483 'shl' 'shl_ln613_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_119)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2484 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_75, i16 %agg_tmp428_0_i"   --->   Operation 2484 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_119)> <Delay = 0.62>
ST_28 : Operation 2485 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2485 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_119)> <Delay = 0.00>
ST_28 : Operation 2486 [1/1] (0.97ns)   --->   "%icmp_ln594_75 = icmp_ult  i12 %sh_amt_203, i12 54"   --->   Operation 2486 'icmp' 'icmp_ln594_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2487 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_75, void, void"   --->   Operation 2487 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75)> <Delay = 0.00>
ST_28 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_39, i32 63"   --->   Operation 2488 'bitselect' 'tmp_394' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2489 [1/1] (0.17ns)   --->   "%select_ln597_119 = select i1 %tmp_394, i16 65535, i16 0"   --->   Operation 2489 'select' 'select_ln597_119' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2490 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_119, i16 %agg_tmp428_0_i"   --->   Operation 2490 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.62>
ST_28 : Operation 2491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2491 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln595_239 = trunc i12 %sh_amt_203"   --->   Operation 2492 'trunc' 'trunc_ln595_239' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln595_75 = zext i6 %trunc_ln595_239"   --->   Operation 2493 'zext' 'zext_ln595_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2494 [1/1] (1.50ns)   --->   "%ashr_ln595_75 = ashr i54 %man_V_489, i54 %zext_ln595_75"   --->   Operation 2494 'ashr' 'ashr_ln595_75' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln595_240 = trunc i54 %ashr_ln595_75"   --->   Operation 2495 'trunc' 'trunc_ln595_240' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2496 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_240, i16 %agg_tmp428_0_i"   --->   Operation 2496 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.62>
ST_28 : Operation 2497 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2497 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_28 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln592_119 = trunc i54 %man_V_489"   --->   Operation 2498 'trunc' 'trunc_ln592_119' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.00>
ST_28 : Operation 2499 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_119, i16 %agg_tmp428_0_i"   --->   Operation 2499 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.62>
ST_28 : Operation 2500 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2500 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.00>
ST_28 : Operation 2501 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp428_0_i"   --->   Operation 2501 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_63)> <Delay = 0.62>
ST_28 : Operation 2502 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7571.i"   --->   Operation 2502 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_63)> <Delay = 0.00>
ST_28 : Operation 2503 [1/1] (0.00ns)   --->   "%ireg_40 = bitcast i64 %temp_c7_o2"   --->   Operation 2503 'bitcast' 'ireg_40' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln564_103 = trunc i64 %ireg_40"   --->   Operation 2504 'trunc' 'trunc_ln564_103' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2505 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_40, i32 63"   --->   Operation 2505 'bitselect' 'p_Result_99' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2506 [1/1] (0.00ns)   --->   "%exp_tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_40, i32 52, i32 62"   --->   Operation 2506 'partselect' 'exp_tmp_180' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln501_66 = zext i11 %exp_tmp_180"   --->   Operation 2507 'zext' 'zext_ln501_66' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2508 [1/1] (0.00ns)   --->   "%trunc_ln574_111 = trunc i64 %ireg_40"   --->   Operation 2508 'trunc' 'trunc_ln574_111' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2509 [1/1] (0.00ns)   --->   "%p_Result_100 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_111"   --->   Operation 2509 'bitconcatenate' 'p_Result_100' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln578_66 = zext i53 %p_Result_100"   --->   Operation 2510 'zext' 'zext_ln578_66' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2511 [1/1] (1.10ns)   --->   "%man_V_494 = sub i54 0, i54 %zext_ln578_66"   --->   Operation 2511 'sub' 'man_V_494' <Predicate = (!trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2512 [1/1] (0.40ns)   --->   "%man_V_495 = select i1 %p_Result_99, i54 %man_V_494, i54 %zext_ln578_66"   --->   Operation 2512 'select' 'man_V_495' <Predicate = (!trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2513 [1/1] (1.13ns)   --->   "%icmp_ln580_66 = icmp_eq  i63 %trunc_ln564_103, i63 0"   --->   Operation 2513 'icmp' 'icmp_ln580_66' <Predicate = (!trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2514 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_66, void, void %ap_fixed_base.exit7571.i.arrayidx271298.exit.i_crit_edge"   --->   Operation 2514 'br' 'br_ln191' <Predicate = (!trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2515 [1/1] (0.80ns)   --->   "%F2_205 = sub i12 1075, i12 %zext_ln501_66"   --->   Operation 2515 'sub' 'F2_205' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2516 [1/1] (0.97ns)   --->   "%icmp_ln590_78 = icmp_sgt  i12 %F2_205, i12 8"   --->   Operation 2516 'icmp' 'icmp_ln590_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2517 [1/1] (0.80ns)   --->   "%add_ln590_78 = add i12 %F2_205, i12 4088"   --->   Operation 2517 'add' 'add_ln590_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2518 [1/1] (0.80ns)   --->   "%sub_ln590_78 = sub i12 8, i12 %F2_205"   --->   Operation 2518 'sub' 'sub_ln590_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2519 [1/1] (0.37ns)   --->   "%sh_amt_205 = select i1 %icmp_ln590_78, i12 %add_ln590_78, i12 %sub_ln590_78"   --->   Operation 2519 'select' 'sh_amt_205' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln590_78 = sext i12 %sh_amt_205"   --->   Operation 2520 'sext' 'sext_ln590_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.00>
ST_28 : Operation 2521 [1/1] (0.97ns)   --->   "%icmp_ln591_78 = icmp_eq  i12 %F2_205, i12 8"   --->   Operation 2521 'icmp' 'icmp_ln591_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2522 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_78, void, void"   --->   Operation 2522 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66)> <Delay = 0.00>
ST_28 : Operation 2523 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_78, void, void"   --->   Operation 2523 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78)> <Delay = 0.00>
ST_28 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln611_79 = trunc i54 %man_V_495"   --->   Operation 2524 'trunc' 'trunc_ln611_79' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_28 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_205, i32 4, i32 11"   --->   Operation 2525 'partselect' 'tmp_398' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_28 : Operation 2526 [1/1] (0.84ns)   --->   "%icmp_ln612_121 = icmp_eq  i8 %tmp_398, i8 0"   --->   Operation 2526 'icmp' 'icmp_ln612_121' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2527 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_121, void %.arrayidx271298.exit.i_crit_edge1135, void"   --->   Operation 2527 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_28 : Operation 2528 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_43"   --->   Operation 2528 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & !icmp_ln612_121)> <Delay = 0.42>
ST_28 : Operation 2529 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_41"   --->   Operation 2529 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & !icmp_ln612_121)> <Delay = 0.62>
ST_28 : Operation 2530 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 2530 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & !icmp_ln612_121)> <Delay = 0.42>
ST_28 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln590_78cast = trunc i31 %sext_ln590_78"   --->   Operation 2531 'trunc' 'sext_ln590_78cast' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_121)> <Delay = 0.00>
ST_28 : Operation 2532 [1/1] (0.90ns)   --->   "%shl_ln613_78 = shl i16 %trunc_ln611_79, i16 %sext_ln590_78cast"   --->   Operation 2532 'shl' 'shl_ln613_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_121)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2533 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_43"   --->   Operation 2533 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_121)> <Delay = 0.42>
ST_28 : Operation 2534 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_78, i16 %HH_V_41"   --->   Operation 2534 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_121)> <Delay = 0.62>
ST_28 : Operation 2535 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 2535 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_121)> <Delay = 0.42>
ST_28 : Operation 2536 [1/1] (0.97ns)   --->   "%icmp_ln594_78 = icmp_ult  i12 %sh_amt_205, i12 54"   --->   Operation 2536 'icmp' 'icmp_ln594_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2537 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_78, void, void"   --->   Operation 2537 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78)> <Delay = 0.00>
ST_28 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_40, i32 63"   --->   Operation 2538 'bitselect' 'tmp_400' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.00>
ST_28 : Operation 2539 [1/1] (0.17ns)   --->   "%select_ln597_121 = select i1 %tmp_400, i16 65535, i16 0"   --->   Operation 2539 'select' 'select_ln597_121' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2540 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_43"   --->   Operation 2540 'store' 'store_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.42>
ST_28 : Operation 2541 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_121, i16 %HH_V_41"   --->   Operation 2541 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.62>
ST_28 : Operation 2542 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx271298.exit.i"   --->   Operation 2542 'br' 'br_ln0' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.42>
ST_28 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln595_243 = trunc i12 %sh_amt_205"   --->   Operation 2543 'trunc' 'trunc_ln595_243' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_28 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln595_78 = zext i6 %trunc_ln595_243"   --->   Operation 2544 'zext' 'zext_ln595_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_28 : Operation 2545 [1/1] (1.50ns)   --->   "%ashr_ln595_78 = ashr i54 %man_V_495, i54 %zext_ln595_78"   --->   Operation 2545 'ashr' 'ashr_ln595_78' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln595_244 = trunc i54 %ashr_ln595_78"   --->   Operation 2546 'trunc' 'trunc_ln595_244' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_28 : Operation 2547 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_43"   --->   Operation 2547 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.42>
ST_28 : Operation 2548 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_244, i16 %HH_V_41"   --->   Operation 2548 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.62>
ST_28 : Operation 2549 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 2549 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.42>
ST_28 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln592_121 = trunc i54 %man_V_495"   --->   Operation 2550 'trunc' 'trunc_ln592_121' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.00>
ST_28 : Operation 2551 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_43"   --->   Operation 2551 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.42>
ST_28 : Operation 2552 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_121, i16 %HH_V_41"   --->   Operation 2552 'store' 'store_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.62>
ST_28 : Operation 2553 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 2553 'br' 'br_ln191' <Predicate = (!trunc_ln153 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.42>
ST_28 : Operation 2554 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_43"   --->   Operation 2554 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_66)> <Delay = 0.42>
ST_28 : Operation 2555 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_41"   --->   Operation 2555 'store' 'store_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_66)> <Delay = 0.62>
ST_28 : Operation 2556 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 2556 'br' 'br_ln191' <Predicate = (!trunc_ln153 & icmp_ln580_66)> <Delay = 0.42>
ST_28 : Operation 2557 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_24, void, void %arrayidx271298.case.7.i.ap_fixed_base.exit7513.i_crit_edge"   --->   Operation 2557 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2558 [1/1] (0.80ns)   --->   "%F2_167 = sub i12 1075, i12 %zext_ln501_24"   --->   Operation 2558 'sub' 'F2_167' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2559 [1/1] (0.97ns)   --->   "%icmp_ln590_36 = icmp_sgt  i12 %F2_167, i12 8"   --->   Operation 2559 'icmp' 'icmp_ln590_36' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2560 [1/1] (0.80ns)   --->   "%add_ln590_36 = add i12 %F2_167, i12 4088"   --->   Operation 2560 'add' 'add_ln590_36' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2561 [1/1] (0.80ns)   --->   "%sub_ln590_36 = sub i12 8, i12 %F2_167"   --->   Operation 2561 'sub' 'sub_ln590_36' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2562 [1/1] (0.37ns)   --->   "%sh_amt_167 = select i1 %icmp_ln590_36, i12 %add_ln590_36, i12 %sub_ln590_36"   --->   Operation 2562 'select' 'sh_amt_167' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln590_36 = sext i12 %sh_amt_167"   --->   Operation 2563 'sext' 'sext_ln590_36' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 2564 [1/1] (0.97ns)   --->   "%icmp_ln591_36 = icmp_eq  i12 %F2_167, i12 8"   --->   Operation 2564 'icmp' 'icmp_ln591_36' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2565 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_36, void, void"   --->   Operation 2565 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 2566 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_36, void, void"   --->   Operation 2566 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36)> <Delay = 0.00>
ST_28 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln611_41 = trunc i54 %man_V_383"   --->   Operation 2567 'trunc' 'trunc_ln611_41' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_28 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_167, i32 4, i32 11"   --->   Operation 2568 'partselect' 'tmp_293' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_28 : Operation 2569 [1/1] (0.84ns)   --->   "%icmp_ln612_83 = icmp_eq  i8 %tmp_293, i8 0"   --->   Operation 2569 'icmp' 'icmp_ln612_83' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2570 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_83, void %.ap_fixed_base.exit7513.i_crit_edge, void"   --->   Operation 2570 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_28 : Operation 2571 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp381_0_i"   --->   Operation 2571 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & !icmp_ln612_83)> <Delay = 0.62>
ST_28 : Operation 2572 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2572 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & !icmp_ln612_83)> <Delay = 0.00>
ST_28 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln590_36cast = trunc i31 %sext_ln590_36"   --->   Operation 2573 'trunc' 'sext_ln590_36cast' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_83)> <Delay = 0.00>
ST_28 : Operation 2574 [1/1] (0.90ns)   --->   "%shl_ln613_36 = shl i16 %trunc_ln611_41, i16 %sext_ln590_36cast"   --->   Operation 2574 'shl' 'shl_ln613_36' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_83)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2575 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_36, i16 %agg_tmp381_0_i"   --->   Operation 2575 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_83)> <Delay = 0.62>
ST_28 : Operation 2576 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2576 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_83)> <Delay = 0.00>
ST_28 : Operation 2577 [1/1] (0.97ns)   --->   "%icmp_ln594_36 = icmp_ult  i12 %sh_amt_167, i12 54"   --->   Operation 2577 'icmp' 'icmp_ln594_36' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2578 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_36, void, void"   --->   Operation 2578 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36)> <Delay = 0.00>
ST_28 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 2579 'bitselect' 'tmp_298' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2580 [1/1] (0.17ns)   --->   "%select_ln597_83 = select i1 %tmp_298, i16 65535, i16 0"   --->   Operation 2580 'select' 'select_ln597_83' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2581 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_83, i16 %agg_tmp381_0_i"   --->   Operation 2581 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.62>
ST_28 : Operation 2582 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2582 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln595_167 = trunc i12 %sh_amt_167"   --->   Operation 2583 'trunc' 'trunc_ln595_167' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln595_36 = zext i6 %trunc_ln595_167"   --->   Operation 2584 'zext' 'zext_ln595_36' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2585 [1/1] (1.50ns)   --->   "%ashr_ln595_36 = ashr i54 %man_V_383, i54 %zext_ln595_36"   --->   Operation 2585 'ashr' 'ashr_ln595_36' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln595_168 = trunc i54 %ashr_ln595_36"   --->   Operation 2586 'trunc' 'trunc_ln595_168' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2587 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_168, i16 %agg_tmp381_0_i"   --->   Operation 2587 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.62>
ST_28 : Operation 2588 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2588 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_28 : Operation 2589 [1/1] (0.00ns)   --->   "%trunc_ln592_83 = trunc i54 %man_V_383"   --->   Operation 2589 'trunc' 'trunc_ln592_83' <Predicate = (trunc_ln153 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.00>
ST_28 : Operation 2590 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_83, i16 %agg_tmp381_0_i"   --->   Operation 2590 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.62>
ST_28 : Operation 2591 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2591 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.00>
ST_28 : Operation 2592 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp381_0_i"   --->   Operation 2592 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_24)> <Delay = 0.62>
ST_28 : Operation 2593 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7513.i"   --->   Operation 2593 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_24)> <Delay = 0.00>
ST_28 : Operation 2594 [1/1] (0.00ns)   --->   "%ireg_41 = bitcast i64 %temp_c2_o2_8"   --->   Operation 2594 'bitcast' 'ireg_41' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln564_74 = trunc i64 %ireg_41"   --->   Operation 2595 'trunc' 'trunc_ln564_74' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2596 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_41, i32 63"   --->   Operation 2596 'bitselect' 'p_Result_101' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2597 [1/1] (0.00ns)   --->   "%exp_tmp_151 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_41, i32 52, i32 62"   --->   Operation 2597 'partselect' 'exp_tmp_151' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln501_31 = zext i11 %exp_tmp_151"   --->   Operation 2598 'zext' 'zext_ln501_31' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2599 [1/1] (0.00ns)   --->   "%trunc_ln574_82 = trunc i64 %ireg_41"   --->   Operation 2599 'trunc' 'trunc_ln574_82' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2600 [1/1] (0.00ns)   --->   "%p_Result_102 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_82"   --->   Operation 2600 'bitconcatenate' 'p_Result_102' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln578_31 = zext i53 %p_Result_102"   --->   Operation 2601 'zext' 'zext_ln578_31' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2602 [1/1] (1.10ns)   --->   "%man_V_407 = sub i54 0, i54 %zext_ln578_31"   --->   Operation 2602 'sub' 'man_V_407' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2603 [1/1] (0.40ns)   --->   "%man_V_408 = select i1 %p_Result_101, i54 %man_V_407, i54 %zext_ln578_31"   --->   Operation 2603 'select' 'man_V_408' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2604 [1/1] (1.13ns)   --->   "%icmp_ln580_31 = icmp_eq  i63 %trunc_ln564_74, i63 0"   --->   Operation 2604 'icmp' 'icmp_ln580_31' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2605 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_31, void, void %ap_fixed_base.exit7513.i.ap_fixed_base.exit7484.i_crit_edge"   --->   Operation 2605 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2606 [1/1] (0.80ns)   --->   "%F2_176 = sub i12 1075, i12 %zext_ln501_31"   --->   Operation 2606 'sub' 'F2_176' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2607 [1/1] (0.97ns)   --->   "%icmp_ln590_43 = icmp_sgt  i12 %F2_176, i12 8"   --->   Operation 2607 'icmp' 'icmp_ln590_43' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2608 [1/1] (0.80ns)   --->   "%add_ln590_43 = add i12 %F2_176, i12 4088"   --->   Operation 2608 'add' 'add_ln590_43' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2609 [1/1] (0.80ns)   --->   "%sub_ln590_43 = sub i12 8, i12 %F2_176"   --->   Operation 2609 'sub' 'sub_ln590_43' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2610 [1/1] (0.37ns)   --->   "%sh_amt_176 = select i1 %icmp_ln590_43, i12 %add_ln590_43, i12 %sub_ln590_43"   --->   Operation 2610 'select' 'sh_amt_176' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln590_43 = sext i12 %sh_amt_176"   --->   Operation 2611 'sext' 'sext_ln590_43' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.00>
ST_28 : Operation 2612 [1/1] (0.97ns)   --->   "%icmp_ln591_43 = icmp_eq  i12 %F2_176, i12 8"   --->   Operation 2612 'icmp' 'icmp_ln591_43' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2613 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_43, void, void"   --->   Operation 2613 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31)> <Delay = 0.00>
ST_28 : Operation 2614 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_43, void, void"   --->   Operation 2614 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43)> <Delay = 0.00>
ST_28 : Operation 2615 [1/1] (0.00ns)   --->   "%trunc_ln611_50 = trunc i54 %man_V_408"   --->   Operation 2615 'trunc' 'trunc_ln611_50' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_28 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_176, i32 4, i32 11"   --->   Operation 2616 'partselect' 'tmp_317' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_28 : Operation 2617 [1/1] (0.84ns)   --->   "%icmp_ln612_92 = icmp_eq  i8 %tmp_317, i8 0"   --->   Operation 2617 'icmp' 'icmp_ln612_92' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2618 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_92, void %.ap_fixed_base.exit7484.i_crit_edge, void"   --->   Operation 2618 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_28 : Operation 2619 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_32"   --->   Operation 2619 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & !icmp_ln612_92)> <Delay = 0.62>
ST_28 : Operation 2620 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2620 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & !icmp_ln612_92)> <Delay = 0.00>
ST_28 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln590_43cast = trunc i31 %sext_ln590_43"   --->   Operation 2621 'trunc' 'sext_ln590_43cast' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_92)> <Delay = 0.00>
ST_28 : Operation 2622 [1/1] (0.90ns)   --->   "%shl_ln613_43 = shl i16 %trunc_ln611_50, i16 %sext_ln590_43cast"   --->   Operation 2622 'shl' 'shl_ln613_43' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_92)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2623 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_43, i16 %HH_V_32"   --->   Operation 2623 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_92)> <Delay = 0.62>
ST_28 : Operation 2624 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2624 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_92)> <Delay = 0.00>
ST_28 : Operation 2625 [1/1] (0.97ns)   --->   "%icmp_ln594_43 = icmp_ult  i12 %sh_amt_176, i12 54"   --->   Operation 2625 'icmp' 'icmp_ln594_43' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2626 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_43, void, void"   --->   Operation 2626 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43)> <Delay = 0.00>
ST_28 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_41, i32 63"   --->   Operation 2627 'bitselect' 'tmp_319' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2628 [1/1] (0.17ns)   --->   "%select_ln597_92 = select i1 %tmp_319, i16 65535, i16 0"   --->   Operation 2628 'select' 'select_ln597_92' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2629 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_92, i16 %HH_V_32"   --->   Operation 2629 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.62>
ST_28 : Operation 2630 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2630 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln595_185 = trunc i12 %sh_amt_176"   --->   Operation 2631 'trunc' 'trunc_ln595_185' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln595_43 = zext i6 %trunc_ln595_185"   --->   Operation 2632 'zext' 'zext_ln595_43' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2633 [1/1] (1.50ns)   --->   "%ashr_ln595_43 = ashr i54 %man_V_408, i54 %zext_ln595_43"   --->   Operation 2633 'ashr' 'ashr_ln595_43' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2634 [1/1] (0.00ns)   --->   "%trunc_ln595_186 = trunc i54 %ashr_ln595_43"   --->   Operation 2634 'trunc' 'trunc_ln595_186' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2635 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_186, i16 %HH_V_32"   --->   Operation 2635 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.62>
ST_28 : Operation 2636 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2636 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_28 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln592_92 = trunc i54 %man_V_408"   --->   Operation 2637 'trunc' 'trunc_ln592_92' <Predicate = (trunc_ln153 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.00>
ST_28 : Operation 2638 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_92, i16 %HH_V_32"   --->   Operation 2638 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.62>
ST_28 : Operation 2639 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2639 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.00>
ST_28 : Operation 2640 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_32"   --->   Operation 2640 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_31)> <Delay = 0.62>
ST_28 : Operation 2641 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7484.i"   --->   Operation 2641 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_31)> <Delay = 0.00>
ST_28 : Operation 2642 [1/1] (0.00ns)   --->   "%ireg_42 = bitcast i64 %temp_c3_o1_7"   --->   Operation 2642 'bitcast' 'ireg_42' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln564_80 = trunc i64 %ireg_42"   --->   Operation 2643 'trunc' 'trunc_ln564_80' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2644 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_42, i32 63"   --->   Operation 2644 'bitselect' 'p_Result_103' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2645 [1/1] (0.00ns)   --->   "%exp_tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_42, i32 52, i32 62"   --->   Operation 2645 'partselect' 'exp_tmp_157' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln501_38 = zext i11 %exp_tmp_157"   --->   Operation 2646 'zext' 'zext_ln501_38' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln574_88 = trunc i64 %ireg_42"   --->   Operation 2647 'trunc' 'trunc_ln574_88' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2648 [1/1] (0.00ns)   --->   "%p_Result_104 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_88"   --->   Operation 2648 'bitconcatenate' 'p_Result_104' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln578_38 = zext i53 %p_Result_104"   --->   Operation 2649 'zext' 'zext_ln578_38' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2650 [1/1] (1.10ns)   --->   "%man_V_425 = sub i54 0, i54 %zext_ln578_38"   --->   Operation 2650 'sub' 'man_V_425' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2651 [1/1] (0.40ns)   --->   "%man_V_426 = select i1 %p_Result_103, i54 %man_V_425, i54 %zext_ln578_38"   --->   Operation 2651 'select' 'man_V_426' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2652 [1/1] (1.13ns)   --->   "%icmp_ln580_38 = icmp_eq  i63 %trunc_ln564_80, i63 0"   --->   Operation 2652 'icmp' 'icmp_ln580_38' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2653 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_38, void, void %ap_fixed_base.exit7484.i.ap_fixed_base.exit7455.i_crit_edge"   --->   Operation 2653 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2654 [1/1] (0.80ns)   --->   "%F2_182 = sub i12 1075, i12 %zext_ln501_38"   --->   Operation 2654 'sub' 'F2_182' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2655 [1/1] (0.97ns)   --->   "%icmp_ln590_50 = icmp_sgt  i12 %F2_182, i12 8"   --->   Operation 2655 'icmp' 'icmp_ln590_50' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2656 [1/1] (0.80ns)   --->   "%add_ln590_50 = add i12 %F2_182, i12 4088"   --->   Operation 2656 'add' 'add_ln590_50' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2657 [1/1] (0.80ns)   --->   "%sub_ln590_50 = sub i12 8, i12 %F2_182"   --->   Operation 2657 'sub' 'sub_ln590_50' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2658 [1/1] (0.37ns)   --->   "%sh_amt_182 = select i1 %icmp_ln590_50, i12 %add_ln590_50, i12 %sub_ln590_50"   --->   Operation 2658 'select' 'sh_amt_182' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln590_50 = sext i12 %sh_amt_182"   --->   Operation 2659 'sext' 'sext_ln590_50' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.00>
ST_28 : Operation 2660 [1/1] (0.97ns)   --->   "%icmp_ln591_50 = icmp_eq  i12 %F2_182, i12 8"   --->   Operation 2660 'icmp' 'icmp_ln591_50' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2661 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_50, void, void"   --->   Operation 2661 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38)> <Delay = 0.00>
ST_28 : Operation 2662 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_50, void, void"   --->   Operation 2662 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50)> <Delay = 0.00>
ST_28 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln611_56 = trunc i54 %man_V_426"   --->   Operation 2663 'trunc' 'trunc_ln611_56' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_28 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_182, i32 4, i32 11"   --->   Operation 2664 'partselect' 'tmp_335' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_28 : Operation 2665 [1/1] (0.84ns)   --->   "%icmp_ln612_98 = icmp_eq  i8 %tmp_335, i8 0"   --->   Operation 2665 'icmp' 'icmp_ln612_98' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2666 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_98, void %.ap_fixed_base.exit7455.i_crit_edge, void"   --->   Operation 2666 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_28 : Operation 2667 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp391_0_i"   --->   Operation 2667 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & !icmp_ln612_98)> <Delay = 0.62>
ST_28 : Operation 2668 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2668 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & !icmp_ln612_98)> <Delay = 0.00>
ST_28 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln590_50cast = trunc i31 %sext_ln590_50"   --->   Operation 2669 'trunc' 'sext_ln590_50cast' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_98)> <Delay = 0.00>
ST_28 : Operation 2670 [1/1] (0.90ns)   --->   "%shl_ln613_50 = shl i16 %trunc_ln611_56, i16 %sext_ln590_50cast"   --->   Operation 2670 'shl' 'shl_ln613_50' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_98)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2671 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_50, i16 %agg_tmp391_0_i"   --->   Operation 2671 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_98)> <Delay = 0.62>
ST_28 : Operation 2672 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2672 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_98)> <Delay = 0.00>
ST_28 : Operation 2673 [1/1] (0.97ns)   --->   "%icmp_ln594_50 = icmp_ult  i12 %sh_amt_182, i12 54"   --->   Operation 2673 'icmp' 'icmp_ln594_50' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2674 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_50, void, void"   --->   Operation 2674 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50)> <Delay = 0.00>
ST_28 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_42, i32 63"   --->   Operation 2675 'bitselect' 'tmp_337' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2676 [1/1] (0.17ns)   --->   "%select_ln597_98 = select i1 %tmp_337, i16 65535, i16 0"   --->   Operation 2676 'select' 'select_ln597_98' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2677 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_98, i16 %agg_tmp391_0_i"   --->   Operation 2677 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.62>
ST_28 : Operation 2678 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2678 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2679 [1/1] (0.00ns)   --->   "%trunc_ln595_197 = trunc i12 %sh_amt_182"   --->   Operation 2679 'trunc' 'trunc_ln595_197' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2680 [1/1] (0.00ns)   --->   "%zext_ln595_50 = zext i6 %trunc_ln595_197"   --->   Operation 2680 'zext' 'zext_ln595_50' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2681 [1/1] (1.50ns)   --->   "%ashr_ln595_50 = ashr i54 %man_V_426, i54 %zext_ln595_50"   --->   Operation 2681 'ashr' 'ashr_ln595_50' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln595_198 = trunc i54 %ashr_ln595_50"   --->   Operation 2682 'trunc' 'trunc_ln595_198' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2683 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_198, i16 %agg_tmp391_0_i"   --->   Operation 2683 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.62>
ST_28 : Operation 2684 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2684 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_28 : Operation 2685 [1/1] (0.00ns)   --->   "%trunc_ln592_98 = trunc i54 %man_V_426"   --->   Operation 2685 'trunc' 'trunc_ln592_98' <Predicate = (trunc_ln153 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.00>
ST_28 : Operation 2686 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_98, i16 %agg_tmp391_0_i"   --->   Operation 2686 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.62>
ST_28 : Operation 2687 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2687 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.00>
ST_28 : Operation 2688 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp391_0_i"   --->   Operation 2688 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_38)> <Delay = 0.62>
ST_28 : Operation 2689 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7455.i"   --->   Operation 2689 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_38)> <Delay = 0.00>
ST_28 : Operation 2690 [1/1] (0.00ns)   --->   "%ireg_43 = bitcast i64 %temp_c3_o2_7"   --->   Operation 2690 'bitcast' 'ireg_43' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln564_86 = trunc i64 %ireg_43"   --->   Operation 2691 'trunc' 'trunc_ln564_86' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2692 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_43, i32 63"   --->   Operation 2692 'bitselect' 'p_Result_105' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2693 [1/1] (0.00ns)   --->   "%exp_tmp_163 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_43, i32 52, i32 62"   --->   Operation 2693 'partselect' 'exp_tmp_163' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln501_41 = zext i11 %exp_tmp_163"   --->   Operation 2694 'zext' 'zext_ln501_41' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln574_94 = trunc i64 %ireg_43"   --->   Operation 2695 'trunc' 'trunc_ln574_94' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2696 [1/1] (0.00ns)   --->   "%p_Result_106 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_94"   --->   Operation 2696 'bitconcatenate' 'p_Result_106' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln578_41 = zext i53 %p_Result_106"   --->   Operation 2697 'zext' 'zext_ln578_41' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2698 [1/1] (1.10ns)   --->   "%man_V_443 = sub i54 0, i54 %zext_ln578_41"   --->   Operation 2698 'sub' 'man_V_443' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2699 [1/1] (0.40ns)   --->   "%man_V_444 = select i1 %p_Result_105, i54 %man_V_443, i54 %zext_ln578_41"   --->   Operation 2699 'select' 'man_V_444' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2700 [1/1] (1.13ns)   --->   "%icmp_ln580_41 = icmp_eq  i63 %trunc_ln564_86, i63 0"   --->   Operation 2700 'icmp' 'icmp_ln580_41' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2701 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_41, void, void %ap_fixed_base.exit7455.i.ap_fixed_base.exit7426.i_crit_edge"   --->   Operation 2701 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2702 [1/1] (0.80ns)   --->   "%F2_188 = sub i12 1075, i12 %zext_ln501_41"   --->   Operation 2702 'sub' 'F2_188' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2703 [1/1] (0.97ns)   --->   "%icmp_ln590_53 = icmp_sgt  i12 %F2_188, i12 8"   --->   Operation 2703 'icmp' 'icmp_ln590_53' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2704 [1/1] (0.80ns)   --->   "%add_ln590_53 = add i12 %F2_188, i12 4088"   --->   Operation 2704 'add' 'add_ln590_53' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2705 [1/1] (0.80ns)   --->   "%sub_ln590_53 = sub i12 8, i12 %F2_188"   --->   Operation 2705 'sub' 'sub_ln590_53' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2706 [1/1] (0.37ns)   --->   "%sh_amt_188 = select i1 %icmp_ln590_53, i12 %add_ln590_53, i12 %sub_ln590_53"   --->   Operation 2706 'select' 'sh_amt_188' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln590_53 = sext i12 %sh_amt_188"   --->   Operation 2707 'sext' 'sext_ln590_53' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.00>
ST_28 : Operation 2708 [1/1] (0.97ns)   --->   "%icmp_ln591_53 = icmp_eq  i12 %F2_188, i12 8"   --->   Operation 2708 'icmp' 'icmp_ln591_53' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2709 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_53, void, void"   --->   Operation 2709 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41)> <Delay = 0.00>
ST_28 : Operation 2710 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_53, void, void"   --->   Operation 2710 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53)> <Delay = 0.00>
ST_28 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln611_62 = trunc i54 %man_V_444"   --->   Operation 2711 'trunc' 'trunc_ln611_62' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_28 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_188, i32 4, i32 11"   --->   Operation 2712 'partselect' 'tmp_349' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_28 : Operation 2713 [1/1] (0.84ns)   --->   "%icmp_ln612_104 = icmp_eq  i8 %tmp_349, i8 0"   --->   Operation 2713 'icmp' 'icmp_ln612_104' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2714 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_104, void %.ap_fixed_base.exit7426.i_crit_edge, void"   --->   Operation 2714 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_28 : Operation 2715 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_34"   --->   Operation 2715 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & !icmp_ln612_104)> <Delay = 0.62>
ST_28 : Operation 2716 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2716 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & !icmp_ln612_104)> <Delay = 0.00>
ST_28 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln590_53cast = trunc i31 %sext_ln590_53"   --->   Operation 2717 'trunc' 'sext_ln590_53cast' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_104)> <Delay = 0.00>
ST_28 : Operation 2718 [1/1] (0.90ns)   --->   "%shl_ln613_53 = shl i16 %trunc_ln611_62, i16 %sext_ln590_53cast"   --->   Operation 2718 'shl' 'shl_ln613_53' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_104)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2719 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_53, i16 %HH_V_34"   --->   Operation 2719 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_104)> <Delay = 0.62>
ST_28 : Operation 2720 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2720 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_104)> <Delay = 0.00>
ST_28 : Operation 2721 [1/1] (0.97ns)   --->   "%icmp_ln594_53 = icmp_ult  i12 %sh_amt_188, i12 54"   --->   Operation 2721 'icmp' 'icmp_ln594_53' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2722 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_53, void, void"   --->   Operation 2722 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53)> <Delay = 0.00>
ST_28 : Operation 2723 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_43, i32 63"   --->   Operation 2723 'bitselect' 'tmp_351' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2724 [1/1] (0.17ns)   --->   "%select_ln597_104 = select i1 %tmp_351, i16 65535, i16 0"   --->   Operation 2724 'select' 'select_ln597_104' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2725 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_104, i16 %HH_V_34"   --->   Operation 2725 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.62>
ST_28 : Operation 2726 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2726 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2727 [1/1] (0.00ns)   --->   "%trunc_ln595_209 = trunc i12 %sh_amt_188"   --->   Operation 2727 'trunc' 'trunc_ln595_209' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln595_53 = zext i6 %trunc_ln595_209"   --->   Operation 2728 'zext' 'zext_ln595_53' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2729 [1/1] (1.50ns)   --->   "%ashr_ln595_53 = ashr i54 %man_V_444, i54 %zext_ln595_53"   --->   Operation 2729 'ashr' 'ashr_ln595_53' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2730 [1/1] (0.00ns)   --->   "%trunc_ln595_210 = trunc i54 %ashr_ln595_53"   --->   Operation 2730 'trunc' 'trunc_ln595_210' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2731 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_210, i16 %HH_V_34"   --->   Operation 2731 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.62>
ST_28 : Operation 2732 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2732 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_28 : Operation 2733 [1/1] (0.00ns)   --->   "%trunc_ln592_104 = trunc i54 %man_V_444"   --->   Operation 2733 'trunc' 'trunc_ln592_104' <Predicate = (trunc_ln153 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.00>
ST_28 : Operation 2734 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_104, i16 %HH_V_34"   --->   Operation 2734 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.62>
ST_28 : Operation 2735 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2735 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.00>
ST_28 : Operation 2736 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_34"   --->   Operation 2736 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_41)> <Delay = 0.62>
ST_28 : Operation 2737 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7426.i"   --->   Operation 2737 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_41)> <Delay = 0.00>
ST_28 : Operation 2738 [1/1] (0.00ns)   --->   "%ireg_44 = bitcast i64 %temp_c4_o1_5"   --->   Operation 2738 'bitcast' 'ireg_44' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln564_88 = trunc i64 %ireg_44"   --->   Operation 2739 'trunc' 'trunc_ln564_88' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2740 [1/1] (0.00ns)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_44, i32 63"   --->   Operation 2740 'bitselect' 'p_Result_107' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2741 [1/1] (0.00ns)   --->   "%exp_tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_44, i32 52, i32 62"   --->   Operation 2741 'partselect' 'exp_tmp_165' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln501_44 = zext i11 %exp_tmp_165"   --->   Operation 2742 'zext' 'zext_ln501_44' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2743 [1/1] (0.00ns)   --->   "%trunc_ln574_96 = trunc i64 %ireg_44"   --->   Operation 2743 'trunc' 'trunc_ln574_96' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2744 [1/1] (0.00ns)   --->   "%p_Result_108 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_96"   --->   Operation 2744 'bitconcatenate' 'p_Result_108' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln578_44 = zext i53 %p_Result_108"   --->   Operation 2745 'zext' 'zext_ln578_44' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2746 [1/1] (1.10ns)   --->   "%man_V_449 = sub i54 0, i54 %zext_ln578_44"   --->   Operation 2746 'sub' 'man_V_449' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2747 [1/1] (0.40ns)   --->   "%man_V_450 = select i1 %p_Result_107, i54 %man_V_449, i54 %zext_ln578_44"   --->   Operation 2747 'select' 'man_V_450' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2748 [1/1] (1.13ns)   --->   "%icmp_ln580_44 = icmp_eq  i63 %trunc_ln564_88, i63 0"   --->   Operation 2748 'icmp' 'icmp_ln580_44' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2749 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_44, void, void %ap_fixed_base.exit7426.i.ap_fixed_base.exit7397.i_crit_edge"   --->   Operation 2749 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2750 [1/1] (0.80ns)   --->   "%F2_190 = sub i12 1075, i12 %zext_ln501_44"   --->   Operation 2750 'sub' 'F2_190' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2751 [1/1] (0.97ns)   --->   "%icmp_ln590_56 = icmp_sgt  i12 %F2_190, i12 8"   --->   Operation 2751 'icmp' 'icmp_ln590_56' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2752 [1/1] (0.80ns)   --->   "%add_ln590_56 = add i12 %F2_190, i12 4088"   --->   Operation 2752 'add' 'add_ln590_56' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2753 [1/1] (0.80ns)   --->   "%sub_ln590_56 = sub i12 8, i12 %F2_190"   --->   Operation 2753 'sub' 'sub_ln590_56' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2754 [1/1] (0.37ns)   --->   "%sh_amt_190 = select i1 %icmp_ln590_56, i12 %add_ln590_56, i12 %sub_ln590_56"   --->   Operation 2754 'select' 'sh_amt_190' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln590_56 = sext i12 %sh_amt_190"   --->   Operation 2755 'sext' 'sext_ln590_56' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.00>
ST_28 : Operation 2756 [1/1] (0.97ns)   --->   "%icmp_ln591_56 = icmp_eq  i12 %F2_190, i12 8"   --->   Operation 2756 'icmp' 'icmp_ln591_56' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2757 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_56, void, void"   --->   Operation 2757 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44)> <Delay = 0.00>
ST_28 : Operation 2758 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_56, void, void"   --->   Operation 2758 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56)> <Delay = 0.00>
ST_28 : Operation 2759 [1/1] (0.00ns)   --->   "%trunc_ln611_64 = trunc i54 %man_V_450"   --->   Operation 2759 'trunc' 'trunc_ln611_64' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_28 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_190, i32 4, i32 11"   --->   Operation 2760 'partselect' 'tmp_355' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_28 : Operation 2761 [1/1] (0.84ns)   --->   "%icmp_ln612_106 = icmp_eq  i8 %tmp_355, i8 0"   --->   Operation 2761 'icmp' 'icmp_ln612_106' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2762 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_106, void %.ap_fixed_base.exit7397.i_crit_edge, void"   --->   Operation 2762 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_28 : Operation 2763 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp401_0_i"   --->   Operation 2763 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & !icmp_ln612_106)> <Delay = 0.62>
ST_28 : Operation 2764 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2764 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & !icmp_ln612_106)> <Delay = 0.00>
ST_28 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln590_56cast = trunc i31 %sext_ln590_56"   --->   Operation 2765 'trunc' 'sext_ln590_56cast' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_106)> <Delay = 0.00>
ST_28 : Operation 2766 [1/1] (0.90ns)   --->   "%shl_ln613_56 = shl i16 %trunc_ln611_64, i16 %sext_ln590_56cast"   --->   Operation 2766 'shl' 'shl_ln613_56' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_106)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2767 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_56, i16 %agg_tmp401_0_i"   --->   Operation 2767 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_106)> <Delay = 0.62>
ST_28 : Operation 2768 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2768 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_106)> <Delay = 0.00>
ST_28 : Operation 2769 [1/1] (0.97ns)   --->   "%icmp_ln594_56 = icmp_ult  i12 %sh_amt_190, i12 54"   --->   Operation 2769 'icmp' 'icmp_ln594_56' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2770 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_56, void, void"   --->   Operation 2770 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56)> <Delay = 0.00>
ST_28 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_44, i32 63"   --->   Operation 2771 'bitselect' 'tmp_357' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2772 [1/1] (0.17ns)   --->   "%select_ln597_106 = select i1 %tmp_357, i16 65535, i16 0"   --->   Operation 2772 'select' 'select_ln597_106' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2773 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_106, i16 %agg_tmp401_0_i"   --->   Operation 2773 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.62>
ST_28 : Operation 2774 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2774 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2775 [1/1] (0.00ns)   --->   "%trunc_ln595_213 = trunc i12 %sh_amt_190"   --->   Operation 2775 'trunc' 'trunc_ln595_213' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln595_56 = zext i6 %trunc_ln595_213"   --->   Operation 2776 'zext' 'zext_ln595_56' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2777 [1/1] (1.50ns)   --->   "%ashr_ln595_56 = ashr i54 %man_V_450, i54 %zext_ln595_56"   --->   Operation 2777 'ashr' 'ashr_ln595_56' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2778 [1/1] (0.00ns)   --->   "%trunc_ln595_214 = trunc i54 %ashr_ln595_56"   --->   Operation 2778 'trunc' 'trunc_ln595_214' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2779 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_214, i16 %agg_tmp401_0_i"   --->   Operation 2779 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.62>
ST_28 : Operation 2780 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2780 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_28 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln592_106 = trunc i54 %man_V_450"   --->   Operation 2781 'trunc' 'trunc_ln592_106' <Predicate = (trunc_ln153 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.00>
ST_28 : Operation 2782 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_106, i16 %agg_tmp401_0_i"   --->   Operation 2782 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.62>
ST_28 : Operation 2783 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2783 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.00>
ST_28 : Operation 2784 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp401_0_i"   --->   Operation 2784 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_44)> <Delay = 0.62>
ST_28 : Operation 2785 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7397.i"   --->   Operation 2785 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_44)> <Delay = 0.00>
ST_28 : Operation 2786 [1/1] (0.00ns)   --->   "%ireg_45 = bitcast i64 %temp_c4_o2_5"   --->   Operation 2786 'bitcast' 'ireg_45' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2787 [1/1] (0.00ns)   --->   "%trunc_ln564_90 = trunc i64 %ireg_45"   --->   Operation 2787 'trunc' 'trunc_ln564_90' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2788 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_45, i32 63"   --->   Operation 2788 'bitselect' 'p_Result_109' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2789 [1/1] (0.00ns)   --->   "%exp_tmp_167 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_45, i32 52, i32 62"   --->   Operation 2789 'partselect' 'exp_tmp_167' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln501_47 = zext i11 %exp_tmp_167"   --->   Operation 2790 'zext' 'zext_ln501_47' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2791 [1/1] (0.00ns)   --->   "%trunc_ln574_98 = trunc i64 %ireg_45"   --->   Operation 2791 'trunc' 'trunc_ln574_98' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2792 [1/1] (0.00ns)   --->   "%p_Result_110 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_98"   --->   Operation 2792 'bitconcatenate' 'p_Result_110' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln578_47 = zext i53 %p_Result_110"   --->   Operation 2793 'zext' 'zext_ln578_47' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2794 [1/1] (1.10ns)   --->   "%man_V_455 = sub i54 0, i54 %zext_ln578_47"   --->   Operation 2794 'sub' 'man_V_455' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2795 [1/1] (0.40ns)   --->   "%man_V_456 = select i1 %p_Result_109, i54 %man_V_455, i54 %zext_ln578_47"   --->   Operation 2795 'select' 'man_V_456' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2796 [1/1] (1.13ns)   --->   "%icmp_ln580_47 = icmp_eq  i63 %trunc_ln564_90, i63 0"   --->   Operation 2796 'icmp' 'icmp_ln580_47' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2797 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_47, void, void %ap_fixed_base.exit7397.i.ap_fixed_base.exit7368.i_crit_edge"   --->   Operation 2797 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2798 [1/1] (0.80ns)   --->   "%F2_192 = sub i12 1075, i12 %zext_ln501_47"   --->   Operation 2798 'sub' 'F2_192' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2799 [1/1] (0.97ns)   --->   "%icmp_ln590_59 = icmp_sgt  i12 %F2_192, i12 8"   --->   Operation 2799 'icmp' 'icmp_ln590_59' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2800 [1/1] (0.80ns)   --->   "%add_ln590_59 = add i12 %F2_192, i12 4088"   --->   Operation 2800 'add' 'add_ln590_59' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2801 [1/1] (0.80ns)   --->   "%sub_ln590_59 = sub i12 8, i12 %F2_192"   --->   Operation 2801 'sub' 'sub_ln590_59' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2802 [1/1] (0.37ns)   --->   "%sh_amt_192 = select i1 %icmp_ln590_59, i12 %add_ln590_59, i12 %sub_ln590_59"   --->   Operation 2802 'select' 'sh_amt_192' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln590_59 = sext i12 %sh_amt_192"   --->   Operation 2803 'sext' 'sext_ln590_59' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.00>
ST_28 : Operation 2804 [1/1] (0.97ns)   --->   "%icmp_ln591_59 = icmp_eq  i12 %F2_192, i12 8"   --->   Operation 2804 'icmp' 'icmp_ln591_59' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2805 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_59, void, void"   --->   Operation 2805 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47)> <Delay = 0.00>
ST_28 : Operation 2806 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_59, void, void"   --->   Operation 2806 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59)> <Delay = 0.00>
ST_28 : Operation 2807 [1/1] (0.00ns)   --->   "%trunc_ln611_66 = trunc i54 %man_V_456"   --->   Operation 2807 'trunc' 'trunc_ln611_66' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_28 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_192, i32 4, i32 11"   --->   Operation 2808 'partselect' 'tmp_361' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_28 : Operation 2809 [1/1] (0.84ns)   --->   "%icmp_ln612_108 = icmp_eq  i8 %tmp_361, i8 0"   --->   Operation 2809 'icmp' 'icmp_ln612_108' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2810 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_108, void %.ap_fixed_base.exit7368.i_crit_edge, void"   --->   Operation 2810 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_28 : Operation 2811 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_36"   --->   Operation 2811 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & !icmp_ln612_108)> <Delay = 0.62>
ST_28 : Operation 2812 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2812 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & !icmp_ln612_108)> <Delay = 0.00>
ST_28 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln590_59cast = trunc i31 %sext_ln590_59"   --->   Operation 2813 'trunc' 'sext_ln590_59cast' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_108)> <Delay = 0.00>
ST_28 : Operation 2814 [1/1] (0.90ns)   --->   "%shl_ln613_59 = shl i16 %trunc_ln611_66, i16 %sext_ln590_59cast"   --->   Operation 2814 'shl' 'shl_ln613_59' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_108)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2815 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_59, i16 %HH_V_36"   --->   Operation 2815 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_108)> <Delay = 0.62>
ST_28 : Operation 2816 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2816 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_108)> <Delay = 0.00>
ST_28 : Operation 2817 [1/1] (0.97ns)   --->   "%icmp_ln594_59 = icmp_ult  i12 %sh_amt_192, i12 54"   --->   Operation 2817 'icmp' 'icmp_ln594_59' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2818 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_59, void, void"   --->   Operation 2818 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59)> <Delay = 0.00>
ST_28 : Operation 2819 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_45, i32 63"   --->   Operation 2819 'bitselect' 'tmp_363' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2820 [1/1] (0.17ns)   --->   "%select_ln597_108 = select i1 %tmp_363, i16 65535, i16 0"   --->   Operation 2820 'select' 'select_ln597_108' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2821 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_108, i16 %HH_V_36"   --->   Operation 2821 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.62>
ST_28 : Operation 2822 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2822 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln595_217 = trunc i12 %sh_amt_192"   --->   Operation 2823 'trunc' 'trunc_ln595_217' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln595_59 = zext i6 %trunc_ln595_217"   --->   Operation 2824 'zext' 'zext_ln595_59' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2825 [1/1] (1.50ns)   --->   "%ashr_ln595_59 = ashr i54 %man_V_456, i54 %zext_ln595_59"   --->   Operation 2825 'ashr' 'ashr_ln595_59' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln595_218 = trunc i54 %ashr_ln595_59"   --->   Operation 2826 'trunc' 'trunc_ln595_218' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2827 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_218, i16 %HH_V_36"   --->   Operation 2827 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.62>
ST_28 : Operation 2828 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2828 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_28 : Operation 2829 [1/1] (0.00ns)   --->   "%trunc_ln592_108 = trunc i54 %man_V_456"   --->   Operation 2829 'trunc' 'trunc_ln592_108' <Predicate = (trunc_ln153 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.00>
ST_28 : Operation 2830 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_108, i16 %HH_V_36"   --->   Operation 2830 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.62>
ST_28 : Operation 2831 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2831 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.00>
ST_28 : Operation 2832 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_36"   --->   Operation 2832 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_47)> <Delay = 0.62>
ST_28 : Operation 2833 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7368.i"   --->   Operation 2833 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_47)> <Delay = 0.00>
ST_28 : Operation 2834 [1/1] (0.00ns)   --->   "%ireg_46 = bitcast i64 %temp_c5_o1"   --->   Operation 2834 'bitcast' 'ireg_46' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln564_92 = trunc i64 %ireg_46"   --->   Operation 2835 'trunc' 'trunc_ln564_92' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2836 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_46, i32 63"   --->   Operation 2836 'bitselect' 'p_Result_111' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2837 [1/1] (0.00ns)   --->   "%exp_tmp_169 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_46, i32 52, i32 62"   --->   Operation 2837 'partselect' 'exp_tmp_169' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln501_50 = zext i11 %exp_tmp_169"   --->   Operation 2838 'zext' 'zext_ln501_50' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2839 [1/1] (0.00ns)   --->   "%trunc_ln574_100 = trunc i64 %ireg_46"   --->   Operation 2839 'trunc' 'trunc_ln574_100' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2840 [1/1] (0.00ns)   --->   "%p_Result_112 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_100"   --->   Operation 2840 'bitconcatenate' 'p_Result_112' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2841 [1/1] (0.00ns)   --->   "%zext_ln578_50 = zext i53 %p_Result_112"   --->   Operation 2841 'zext' 'zext_ln578_50' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2842 [1/1] (1.10ns)   --->   "%man_V_461 = sub i54 0, i54 %zext_ln578_50"   --->   Operation 2842 'sub' 'man_V_461' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2843 [1/1] (0.40ns)   --->   "%man_V_462 = select i1 %p_Result_111, i54 %man_V_461, i54 %zext_ln578_50"   --->   Operation 2843 'select' 'man_V_462' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2844 [1/1] (1.13ns)   --->   "%icmp_ln580_50 = icmp_eq  i63 %trunc_ln564_92, i63 0"   --->   Operation 2844 'icmp' 'icmp_ln580_50' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2845 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_50, void, void %ap_fixed_base.exit7368.i.ap_fixed_base.exit7339.i_crit_edge"   --->   Operation 2845 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2846 [1/1] (0.80ns)   --->   "%F2_194 = sub i12 1075, i12 %zext_ln501_50"   --->   Operation 2846 'sub' 'F2_194' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2847 [1/1] (0.97ns)   --->   "%icmp_ln590_62 = icmp_sgt  i12 %F2_194, i12 8"   --->   Operation 2847 'icmp' 'icmp_ln590_62' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2848 [1/1] (0.80ns)   --->   "%add_ln590_62 = add i12 %F2_194, i12 4088"   --->   Operation 2848 'add' 'add_ln590_62' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2849 [1/1] (0.80ns)   --->   "%sub_ln590_62 = sub i12 8, i12 %F2_194"   --->   Operation 2849 'sub' 'sub_ln590_62' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2850 [1/1] (0.37ns)   --->   "%sh_amt_194 = select i1 %icmp_ln590_62, i12 %add_ln590_62, i12 %sub_ln590_62"   --->   Operation 2850 'select' 'sh_amt_194' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln590_62 = sext i12 %sh_amt_194"   --->   Operation 2851 'sext' 'sext_ln590_62' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.00>
ST_28 : Operation 2852 [1/1] (0.97ns)   --->   "%icmp_ln591_62 = icmp_eq  i12 %F2_194, i12 8"   --->   Operation 2852 'icmp' 'icmp_ln591_62' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2853 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_62, void, void"   --->   Operation 2853 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50)> <Delay = 0.00>
ST_28 : Operation 2854 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_62, void, void"   --->   Operation 2854 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62)> <Delay = 0.00>
ST_28 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln611_68 = trunc i54 %man_V_462"   --->   Operation 2855 'trunc' 'trunc_ln611_68' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_28 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_194, i32 4, i32 11"   --->   Operation 2856 'partselect' 'tmp_367' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_28 : Operation 2857 [1/1] (0.84ns)   --->   "%icmp_ln612_110 = icmp_eq  i8 %tmp_367, i8 0"   --->   Operation 2857 'icmp' 'icmp_ln612_110' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2858 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_110, void %.ap_fixed_base.exit7339.i_crit_edge, void"   --->   Operation 2858 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_28 : Operation 2859 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp411_0_i"   --->   Operation 2859 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & !icmp_ln612_110)> <Delay = 0.62>
ST_28 : Operation 2860 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2860 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & !icmp_ln612_110)> <Delay = 0.00>
ST_28 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln590_62cast = trunc i31 %sext_ln590_62"   --->   Operation 2861 'trunc' 'sext_ln590_62cast' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_110)> <Delay = 0.00>
ST_28 : Operation 2862 [1/1] (0.90ns)   --->   "%shl_ln613_62 = shl i16 %trunc_ln611_68, i16 %sext_ln590_62cast"   --->   Operation 2862 'shl' 'shl_ln613_62' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_110)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2863 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_62, i16 %agg_tmp411_0_i"   --->   Operation 2863 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_110)> <Delay = 0.62>
ST_28 : Operation 2864 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2864 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_110)> <Delay = 0.00>
ST_28 : Operation 2865 [1/1] (0.97ns)   --->   "%icmp_ln594_62 = icmp_ult  i12 %sh_amt_194, i12 54"   --->   Operation 2865 'icmp' 'icmp_ln594_62' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2866 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_62, void, void"   --->   Operation 2866 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62)> <Delay = 0.00>
ST_28 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_46, i32 63"   --->   Operation 2867 'bitselect' 'tmp_369' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2868 [1/1] (0.17ns)   --->   "%select_ln597_110 = select i1 %tmp_369, i16 65535, i16 0"   --->   Operation 2868 'select' 'select_ln597_110' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2869 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_110, i16 %agg_tmp411_0_i"   --->   Operation 2869 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.62>
ST_28 : Operation 2870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2870 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2871 [1/1] (0.00ns)   --->   "%trunc_ln595_221 = trunc i12 %sh_amt_194"   --->   Operation 2871 'trunc' 'trunc_ln595_221' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln595_62 = zext i6 %trunc_ln595_221"   --->   Operation 2872 'zext' 'zext_ln595_62' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2873 [1/1] (1.50ns)   --->   "%ashr_ln595_62 = ashr i54 %man_V_462, i54 %zext_ln595_62"   --->   Operation 2873 'ashr' 'ashr_ln595_62' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2874 [1/1] (0.00ns)   --->   "%trunc_ln595_222 = trunc i54 %ashr_ln595_62"   --->   Operation 2874 'trunc' 'trunc_ln595_222' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2875 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_222, i16 %agg_tmp411_0_i"   --->   Operation 2875 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.62>
ST_28 : Operation 2876 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2876 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_28 : Operation 2877 [1/1] (0.00ns)   --->   "%trunc_ln592_110 = trunc i54 %man_V_462"   --->   Operation 2877 'trunc' 'trunc_ln592_110' <Predicate = (trunc_ln153 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.00>
ST_28 : Operation 2878 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_110, i16 %agg_tmp411_0_i"   --->   Operation 2878 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.62>
ST_28 : Operation 2879 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2879 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.00>
ST_28 : Operation 2880 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp411_0_i"   --->   Operation 2880 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_50)> <Delay = 0.62>
ST_28 : Operation 2881 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7339.i"   --->   Operation 2881 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_50)> <Delay = 0.00>
ST_28 : Operation 2882 [1/1] (0.00ns)   --->   "%ireg_47 = bitcast i64 %temp_c5_o2"   --->   Operation 2882 'bitcast' 'ireg_47' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2883 [1/1] (0.00ns)   --->   "%trunc_ln564_94 = trunc i64 %ireg_47"   --->   Operation 2883 'trunc' 'trunc_ln564_94' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2884 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_47, i32 63"   --->   Operation 2884 'bitselect' 'p_Result_113' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2885 [1/1] (0.00ns)   --->   "%exp_tmp_171 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_47, i32 52, i32 62"   --->   Operation 2885 'partselect' 'exp_tmp_171' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln501_53 = zext i11 %exp_tmp_171"   --->   Operation 2886 'zext' 'zext_ln501_53' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln574_102 = trunc i64 %ireg_47"   --->   Operation 2887 'trunc' 'trunc_ln574_102' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2888 [1/1] (0.00ns)   --->   "%p_Result_114 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_102"   --->   Operation 2888 'bitconcatenate' 'p_Result_114' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln578_53 = zext i53 %p_Result_114"   --->   Operation 2889 'zext' 'zext_ln578_53' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2890 [1/1] (1.10ns)   --->   "%man_V_467 = sub i54 0, i54 %zext_ln578_53"   --->   Operation 2890 'sub' 'man_V_467' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2891 [1/1] (0.40ns)   --->   "%man_V_468 = select i1 %p_Result_113, i54 %man_V_467, i54 %zext_ln578_53"   --->   Operation 2891 'select' 'man_V_468' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2892 [1/1] (1.13ns)   --->   "%icmp_ln580_53 = icmp_eq  i63 %trunc_ln564_94, i63 0"   --->   Operation 2892 'icmp' 'icmp_ln580_53' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2893 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_53, void, void %ap_fixed_base.exit7339.i.ap_fixed_base.exit7310.i_crit_edge"   --->   Operation 2893 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2894 [1/1] (0.80ns)   --->   "%F2_196 = sub i12 1075, i12 %zext_ln501_53"   --->   Operation 2894 'sub' 'F2_196' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2895 [1/1] (0.97ns)   --->   "%icmp_ln590_65 = icmp_sgt  i12 %F2_196, i12 8"   --->   Operation 2895 'icmp' 'icmp_ln590_65' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2896 [1/1] (0.80ns)   --->   "%add_ln590_65 = add i12 %F2_196, i12 4088"   --->   Operation 2896 'add' 'add_ln590_65' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2897 [1/1] (0.80ns)   --->   "%sub_ln590_65 = sub i12 8, i12 %F2_196"   --->   Operation 2897 'sub' 'sub_ln590_65' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2898 [1/1] (0.37ns)   --->   "%sh_amt_196 = select i1 %icmp_ln590_65, i12 %add_ln590_65, i12 %sub_ln590_65"   --->   Operation 2898 'select' 'sh_amt_196' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln590_65 = sext i12 %sh_amt_196"   --->   Operation 2899 'sext' 'sext_ln590_65' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.00>
ST_28 : Operation 2900 [1/1] (0.97ns)   --->   "%icmp_ln591_65 = icmp_eq  i12 %F2_196, i12 8"   --->   Operation 2900 'icmp' 'icmp_ln591_65' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2901 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_65, void, void"   --->   Operation 2901 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53)> <Delay = 0.00>
ST_28 : Operation 2902 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_65, void, void"   --->   Operation 2902 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65)> <Delay = 0.00>
ST_28 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln611_70 = trunc i54 %man_V_468"   --->   Operation 2903 'trunc' 'trunc_ln611_70' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_28 : Operation 2904 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_196, i32 4, i32 11"   --->   Operation 2904 'partselect' 'tmp_373' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_28 : Operation 2905 [1/1] (0.84ns)   --->   "%icmp_ln612_112 = icmp_eq  i8 %tmp_373, i8 0"   --->   Operation 2905 'icmp' 'icmp_ln612_112' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2906 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_112, void %.ap_fixed_base.exit7310.i_crit_edge, void"   --->   Operation 2906 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_28 : Operation 2907 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_38"   --->   Operation 2907 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & !icmp_ln612_112)> <Delay = 0.62>
ST_28 : Operation 2908 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2908 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & !icmp_ln612_112)> <Delay = 0.00>
ST_28 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln590_65cast = trunc i31 %sext_ln590_65"   --->   Operation 2909 'trunc' 'sext_ln590_65cast' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_112)> <Delay = 0.00>
ST_28 : Operation 2910 [1/1] (0.90ns)   --->   "%shl_ln613_65 = shl i16 %trunc_ln611_70, i16 %sext_ln590_65cast"   --->   Operation 2910 'shl' 'shl_ln613_65' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_112)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2911 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_65, i16 %HH_V_38"   --->   Operation 2911 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_112)> <Delay = 0.62>
ST_28 : Operation 2912 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2912 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_112)> <Delay = 0.00>
ST_28 : Operation 2913 [1/1] (0.97ns)   --->   "%icmp_ln594_65 = icmp_ult  i12 %sh_amt_196, i12 54"   --->   Operation 2913 'icmp' 'icmp_ln594_65' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2914 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_65, void, void"   --->   Operation 2914 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65)> <Delay = 0.00>
ST_28 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_47, i32 63"   --->   Operation 2915 'bitselect' 'tmp_375' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2916 [1/1] (0.17ns)   --->   "%select_ln597_112 = select i1 %tmp_375, i16 65535, i16 0"   --->   Operation 2916 'select' 'select_ln597_112' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2917 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_112, i16 %HH_V_38"   --->   Operation 2917 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.62>
ST_28 : Operation 2918 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2918 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln595_225 = trunc i12 %sh_amt_196"   --->   Operation 2919 'trunc' 'trunc_ln595_225' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln595_65 = zext i6 %trunc_ln595_225"   --->   Operation 2920 'zext' 'zext_ln595_65' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2921 [1/1] (1.50ns)   --->   "%ashr_ln595_65 = ashr i54 %man_V_468, i54 %zext_ln595_65"   --->   Operation 2921 'ashr' 'ashr_ln595_65' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2922 [1/1] (0.00ns)   --->   "%trunc_ln595_226 = trunc i54 %ashr_ln595_65"   --->   Operation 2922 'trunc' 'trunc_ln595_226' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2923 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_226, i16 %HH_V_38"   --->   Operation 2923 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.62>
ST_28 : Operation 2924 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2924 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_28 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln592_112 = trunc i54 %man_V_468"   --->   Operation 2925 'trunc' 'trunc_ln592_112' <Predicate = (trunc_ln153 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.00>
ST_28 : Operation 2926 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_112, i16 %HH_V_38"   --->   Operation 2926 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.62>
ST_28 : Operation 2927 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2927 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.00>
ST_28 : Operation 2928 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_38"   --->   Operation 2928 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_53)> <Delay = 0.62>
ST_28 : Operation 2929 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7310.i"   --->   Operation 2929 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_53)> <Delay = 0.00>
ST_28 : Operation 2930 [1/1] (0.00ns)   --->   "%ireg_48 = bitcast i64 %temp_c6_o1"   --->   Operation 2930 'bitcast' 'ireg_48' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2931 [1/1] (0.00ns)   --->   "%trunc_ln564_96 = trunc i64 %ireg_48"   --->   Operation 2931 'trunc' 'trunc_ln564_96' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2932 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_48, i32 63"   --->   Operation 2932 'bitselect' 'p_Result_115' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2933 [1/1] (0.00ns)   --->   "%exp_tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_48, i32 52, i32 62"   --->   Operation 2933 'partselect' 'exp_tmp_173' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln501_56 = zext i11 %exp_tmp_173"   --->   Operation 2934 'zext' 'zext_ln501_56' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln574_104 = trunc i64 %ireg_48"   --->   Operation 2935 'trunc' 'trunc_ln574_104' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2936 [1/1] (0.00ns)   --->   "%p_Result_116 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_104"   --->   Operation 2936 'bitconcatenate' 'p_Result_116' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln578_56 = zext i53 %p_Result_116"   --->   Operation 2937 'zext' 'zext_ln578_56' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2938 [1/1] (1.10ns)   --->   "%man_V_473 = sub i54 0, i54 %zext_ln578_56"   --->   Operation 2938 'sub' 'man_V_473' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2939 [1/1] (0.40ns)   --->   "%man_V_474 = select i1 %p_Result_115, i54 %man_V_473, i54 %zext_ln578_56"   --->   Operation 2939 'select' 'man_V_474' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2940 [1/1] (1.13ns)   --->   "%icmp_ln580_56 = icmp_eq  i63 %trunc_ln564_96, i63 0"   --->   Operation 2940 'icmp' 'icmp_ln580_56' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2941 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_56, void, void %ap_fixed_base.exit7310.i.ap_fixed_base.exit7281.i_crit_edge"   --->   Operation 2941 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2942 [1/1] (0.80ns)   --->   "%F2_198 = sub i12 1075, i12 %zext_ln501_56"   --->   Operation 2942 'sub' 'F2_198' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2943 [1/1] (0.97ns)   --->   "%icmp_ln590_68 = icmp_sgt  i12 %F2_198, i12 8"   --->   Operation 2943 'icmp' 'icmp_ln590_68' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2944 [1/1] (0.80ns)   --->   "%add_ln590_68 = add i12 %F2_198, i12 4088"   --->   Operation 2944 'add' 'add_ln590_68' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2945 [1/1] (0.80ns)   --->   "%sub_ln590_68 = sub i12 8, i12 %F2_198"   --->   Operation 2945 'sub' 'sub_ln590_68' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2946 [1/1] (0.37ns)   --->   "%sh_amt_198 = select i1 %icmp_ln590_68, i12 %add_ln590_68, i12 %sub_ln590_68"   --->   Operation 2946 'select' 'sh_amt_198' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln590_68 = sext i12 %sh_amt_198"   --->   Operation 2947 'sext' 'sext_ln590_68' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.00>
ST_28 : Operation 2948 [1/1] (0.97ns)   --->   "%icmp_ln591_68 = icmp_eq  i12 %F2_198, i12 8"   --->   Operation 2948 'icmp' 'icmp_ln591_68' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2949 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_68, void, void"   --->   Operation 2949 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56)> <Delay = 0.00>
ST_28 : Operation 2950 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_68, void, void"   --->   Operation 2950 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68)> <Delay = 0.00>
ST_28 : Operation 2951 [1/1] (0.00ns)   --->   "%trunc_ln611_72 = trunc i54 %man_V_474"   --->   Operation 2951 'trunc' 'trunc_ln611_72' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_28 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_198, i32 4, i32 11"   --->   Operation 2952 'partselect' 'tmp_379' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_28 : Operation 2953 [1/1] (0.84ns)   --->   "%icmp_ln612_114 = icmp_eq  i8 %tmp_379, i8 0"   --->   Operation 2953 'icmp' 'icmp_ln612_114' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2954 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_114, void %.ap_fixed_base.exit7281.i_crit_edge, void"   --->   Operation 2954 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_28 : Operation 2955 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp421_0_i"   --->   Operation 2955 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & !icmp_ln612_114)> <Delay = 0.62>
ST_28 : Operation 2956 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2956 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & !icmp_ln612_114)> <Delay = 0.00>
ST_28 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln590_68cast = trunc i31 %sext_ln590_68"   --->   Operation 2957 'trunc' 'sext_ln590_68cast' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_114)> <Delay = 0.00>
ST_28 : Operation 2958 [1/1] (0.90ns)   --->   "%shl_ln613_68 = shl i16 %trunc_ln611_72, i16 %sext_ln590_68cast"   --->   Operation 2958 'shl' 'shl_ln613_68' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_114)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2959 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_68, i16 %agg_tmp421_0_i"   --->   Operation 2959 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_114)> <Delay = 0.62>
ST_28 : Operation 2960 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2960 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_114)> <Delay = 0.00>
ST_28 : Operation 2961 [1/1] (0.97ns)   --->   "%icmp_ln594_68 = icmp_ult  i12 %sh_amt_198, i12 54"   --->   Operation 2961 'icmp' 'icmp_ln594_68' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2962 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_68, void, void"   --->   Operation 2962 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68)> <Delay = 0.00>
ST_28 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_48, i32 63"   --->   Operation 2963 'bitselect' 'tmp_381' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2964 [1/1] (0.17ns)   --->   "%select_ln597_114 = select i1 %tmp_381, i16 65535, i16 0"   --->   Operation 2964 'select' 'select_ln597_114' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2965 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_114, i16 %agg_tmp421_0_i"   --->   Operation 2965 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.62>
ST_28 : Operation 2966 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2966 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2967 [1/1] (0.00ns)   --->   "%trunc_ln595_229 = trunc i12 %sh_amt_198"   --->   Operation 2967 'trunc' 'trunc_ln595_229' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln595_68 = zext i6 %trunc_ln595_229"   --->   Operation 2968 'zext' 'zext_ln595_68' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2969 [1/1] (1.50ns)   --->   "%ashr_ln595_68 = ashr i54 %man_V_474, i54 %zext_ln595_68"   --->   Operation 2969 'ashr' 'ashr_ln595_68' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2970 [1/1] (0.00ns)   --->   "%trunc_ln595_230 = trunc i54 %ashr_ln595_68"   --->   Operation 2970 'trunc' 'trunc_ln595_230' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2971 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_230, i16 %agg_tmp421_0_i"   --->   Operation 2971 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.62>
ST_28 : Operation 2972 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2972 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_28 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln592_114 = trunc i54 %man_V_474"   --->   Operation 2973 'trunc' 'trunc_ln592_114' <Predicate = (trunc_ln153 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.00>
ST_28 : Operation 2974 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_114, i16 %agg_tmp421_0_i"   --->   Operation 2974 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.62>
ST_28 : Operation 2975 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2975 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.00>
ST_28 : Operation 2976 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp421_0_i"   --->   Operation 2976 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_56)> <Delay = 0.62>
ST_28 : Operation 2977 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7281.i"   --->   Operation 2977 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_56)> <Delay = 0.00>
ST_28 : Operation 2978 [1/1] (0.00ns)   --->   "%ireg_49 = bitcast i64 %temp_c6_o2"   --->   Operation 2978 'bitcast' 'ireg_49' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln564_98 = trunc i64 %ireg_49"   --->   Operation 2979 'trunc' 'trunc_ln564_98' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2980 [1/1] (0.00ns)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_49, i32 63"   --->   Operation 2980 'bitselect' 'p_Result_117' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2981 [1/1] (0.00ns)   --->   "%exp_tmp_175 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_49, i32 52, i32 62"   --->   Operation 2981 'partselect' 'exp_tmp_175' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln501_59 = zext i11 %exp_tmp_175"   --->   Operation 2982 'zext' 'zext_ln501_59' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln574_106 = trunc i64 %ireg_49"   --->   Operation 2983 'trunc' 'trunc_ln574_106' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2984 [1/1] (0.00ns)   --->   "%p_Result_118 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_106"   --->   Operation 2984 'bitconcatenate' 'p_Result_118' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln578_59 = zext i53 %p_Result_118"   --->   Operation 2985 'zext' 'zext_ln578_59' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2986 [1/1] (1.10ns)   --->   "%man_V_479 = sub i54 0, i54 %zext_ln578_59"   --->   Operation 2986 'sub' 'man_V_479' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2987 [1/1] (0.40ns)   --->   "%man_V_480 = select i1 %p_Result_117, i54 %man_V_479, i54 %zext_ln578_59"   --->   Operation 2987 'select' 'man_V_480' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2988 [1/1] (1.13ns)   --->   "%icmp_ln580_59 = icmp_eq  i63 %trunc_ln564_98, i63 0"   --->   Operation 2988 'icmp' 'icmp_ln580_59' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2989 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_59, void, void %ap_fixed_base.exit7281.i.ap_fixed_base.exit7252.i_crit_edge"   --->   Operation 2989 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 2990 [1/1] (0.80ns)   --->   "%F2_200 = sub i12 1075, i12 %zext_ln501_59"   --->   Operation 2990 'sub' 'F2_200' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2991 [1/1] (0.97ns)   --->   "%icmp_ln590_71 = icmp_sgt  i12 %F2_200, i12 8"   --->   Operation 2991 'icmp' 'icmp_ln590_71' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2992 [1/1] (0.80ns)   --->   "%add_ln590_71 = add i12 %F2_200, i12 4088"   --->   Operation 2992 'add' 'add_ln590_71' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2993 [1/1] (0.80ns)   --->   "%sub_ln590_71 = sub i12 8, i12 %F2_200"   --->   Operation 2993 'sub' 'sub_ln590_71' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2994 [1/1] (0.37ns)   --->   "%sh_amt_200 = select i1 %icmp_ln590_71, i12 %add_ln590_71, i12 %sub_ln590_71"   --->   Operation 2994 'select' 'sh_amt_200' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln590_71 = sext i12 %sh_amt_200"   --->   Operation 2995 'sext' 'sext_ln590_71' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.00>
ST_28 : Operation 2996 [1/1] (0.97ns)   --->   "%icmp_ln591_71 = icmp_eq  i12 %F2_200, i12 8"   --->   Operation 2996 'icmp' 'icmp_ln591_71' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2997 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_71, void, void"   --->   Operation 2997 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59)> <Delay = 0.00>
ST_28 : Operation 2998 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_71, void, void"   --->   Operation 2998 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71)> <Delay = 0.00>
ST_28 : Operation 2999 [1/1] (0.00ns)   --->   "%trunc_ln611_74 = trunc i54 %man_V_480"   --->   Operation 2999 'trunc' 'trunc_ln611_74' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_28 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_200, i32 4, i32 11"   --->   Operation 3000 'partselect' 'tmp_385' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_28 : Operation 3001 [1/1] (0.84ns)   --->   "%icmp_ln612_116 = icmp_eq  i8 %tmp_385, i8 0"   --->   Operation 3001 'icmp' 'icmp_ln612_116' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3002 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_116, void %.ap_fixed_base.exit7252.i_crit_edge, void"   --->   Operation 3002 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_28 : Operation 3003 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_40"   --->   Operation 3003 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & !icmp_ln612_116)> <Delay = 0.62>
ST_28 : Operation 3004 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3004 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & !icmp_ln612_116)> <Delay = 0.00>
ST_28 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln590_71cast = trunc i31 %sext_ln590_71"   --->   Operation 3005 'trunc' 'sext_ln590_71cast' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_116)> <Delay = 0.00>
ST_28 : Operation 3006 [1/1] (0.90ns)   --->   "%shl_ln613_71 = shl i16 %trunc_ln611_74, i16 %sext_ln590_71cast"   --->   Operation 3006 'shl' 'shl_ln613_71' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_116)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3007 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_71, i16 %HH_V_40"   --->   Operation 3007 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_116)> <Delay = 0.62>
ST_28 : Operation 3008 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3008 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_116)> <Delay = 0.00>
ST_28 : Operation 3009 [1/1] (0.97ns)   --->   "%icmp_ln594_71 = icmp_ult  i12 %sh_amt_200, i12 54"   --->   Operation 3009 'icmp' 'icmp_ln594_71' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3010 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_71, void, void"   --->   Operation 3010 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71)> <Delay = 0.00>
ST_28 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_49, i32 63"   --->   Operation 3011 'bitselect' 'tmp_387' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3012 [1/1] (0.17ns)   --->   "%select_ln597_116 = select i1 %tmp_387, i16 65535, i16 0"   --->   Operation 3012 'select' 'select_ln597_116' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3013 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_116, i16 %HH_V_40"   --->   Operation 3013 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.62>
ST_28 : Operation 3014 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3014 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3015 [1/1] (0.00ns)   --->   "%trunc_ln595_233 = trunc i12 %sh_amt_200"   --->   Operation 3015 'trunc' 'trunc_ln595_233' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln595_71 = zext i6 %trunc_ln595_233"   --->   Operation 3016 'zext' 'zext_ln595_71' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3017 [1/1] (1.50ns)   --->   "%ashr_ln595_71 = ashr i54 %man_V_480, i54 %zext_ln595_71"   --->   Operation 3017 'ashr' 'ashr_ln595_71' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3018 [1/1] (0.00ns)   --->   "%trunc_ln595_234 = trunc i54 %ashr_ln595_71"   --->   Operation 3018 'trunc' 'trunc_ln595_234' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3019 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_234, i16 %HH_V_40"   --->   Operation 3019 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.62>
ST_28 : Operation 3020 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3020 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_28 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln592_116 = trunc i54 %man_V_480"   --->   Operation 3021 'trunc' 'trunc_ln592_116' <Predicate = (trunc_ln153 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.00>
ST_28 : Operation 3022 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_116, i16 %HH_V_40"   --->   Operation 3022 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.62>
ST_28 : Operation 3023 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3023 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.00>
ST_28 : Operation 3024 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_40"   --->   Operation 3024 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_59)> <Delay = 0.62>
ST_28 : Operation 3025 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7252.i"   --->   Operation 3025 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_59)> <Delay = 0.00>
ST_28 : Operation 3026 [1/1] (0.00ns)   --->   "%ireg_50 = bitcast i64 %temp_c7_o1"   --->   Operation 3026 'bitcast' 'ireg_50' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3027 [1/1] (0.00ns)   --->   "%trunc_ln564_100 = trunc i64 %ireg_50"   --->   Operation 3027 'trunc' 'trunc_ln564_100' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3028 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_50, i32 63"   --->   Operation 3028 'bitselect' 'p_Result_119' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3029 [1/1] (0.00ns)   --->   "%exp_tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_50, i32 52, i32 62"   --->   Operation 3029 'partselect' 'exp_tmp_177' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln501_62 = zext i11 %exp_tmp_177"   --->   Operation 3030 'zext' 'zext_ln501_62' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3031 [1/1] (0.00ns)   --->   "%trunc_ln574_108 = trunc i64 %ireg_50"   --->   Operation 3031 'trunc' 'trunc_ln574_108' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3032 [1/1] (0.00ns)   --->   "%p_Result_120 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_108"   --->   Operation 3032 'bitconcatenate' 'p_Result_120' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln578_62 = zext i53 %p_Result_120"   --->   Operation 3033 'zext' 'zext_ln578_62' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3034 [1/1] (1.10ns)   --->   "%man_V_485 = sub i54 0, i54 %zext_ln578_62"   --->   Operation 3034 'sub' 'man_V_485' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3035 [1/1] (0.40ns)   --->   "%man_V_486 = select i1 %p_Result_119, i54 %man_V_485, i54 %zext_ln578_62"   --->   Operation 3035 'select' 'man_V_486' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3036 [1/1] (1.13ns)   --->   "%icmp_ln580_62 = icmp_eq  i63 %trunc_ln564_100, i63 0"   --->   Operation 3036 'icmp' 'icmp_ln580_62' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3037 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_62, void, void %ap_fixed_base.exit7252.i.ap_fixed_base.exit7223.i_crit_edge"   --->   Operation 3037 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3038 [1/1] (0.80ns)   --->   "%F2_202 = sub i12 1075, i12 %zext_ln501_62"   --->   Operation 3038 'sub' 'F2_202' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3039 [1/1] (0.97ns)   --->   "%icmp_ln590_74 = icmp_sgt  i12 %F2_202, i12 8"   --->   Operation 3039 'icmp' 'icmp_ln590_74' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3040 [1/1] (0.80ns)   --->   "%add_ln590_74 = add i12 %F2_202, i12 4088"   --->   Operation 3040 'add' 'add_ln590_74' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3041 [1/1] (0.80ns)   --->   "%sub_ln590_74 = sub i12 8, i12 %F2_202"   --->   Operation 3041 'sub' 'sub_ln590_74' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3042 [1/1] (0.37ns)   --->   "%sh_amt_202 = select i1 %icmp_ln590_74, i12 %add_ln590_74, i12 %sub_ln590_74"   --->   Operation 3042 'select' 'sh_amt_202' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln590_74 = sext i12 %sh_amt_202"   --->   Operation 3043 'sext' 'sext_ln590_74' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.00>
ST_28 : Operation 3044 [1/1] (0.97ns)   --->   "%icmp_ln591_74 = icmp_eq  i12 %F2_202, i12 8"   --->   Operation 3044 'icmp' 'icmp_ln591_74' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3045 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_74, void, void"   --->   Operation 3045 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62)> <Delay = 0.00>
ST_28 : Operation 3046 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_74, void, void"   --->   Operation 3046 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74)> <Delay = 0.00>
ST_28 : Operation 3047 [1/1] (0.00ns)   --->   "%trunc_ln611_76 = trunc i54 %man_V_486"   --->   Operation 3047 'trunc' 'trunc_ln611_76' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_28 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_202, i32 4, i32 11"   --->   Operation 3048 'partselect' 'tmp_391' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_28 : Operation 3049 [1/1] (0.84ns)   --->   "%icmp_ln612_118 = icmp_eq  i8 %tmp_391, i8 0"   --->   Operation 3049 'icmp' 'icmp_ln612_118' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3050 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_118, void %.ap_fixed_base.exit7223.i_crit_edge, void"   --->   Operation 3050 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_28 : Operation 3051 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp431_0_i"   --->   Operation 3051 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & !icmp_ln612_118)> <Delay = 0.62>
ST_28 : Operation 3052 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3052 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & !icmp_ln612_118)> <Delay = 0.00>
ST_28 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln590_74cast = trunc i31 %sext_ln590_74"   --->   Operation 3053 'trunc' 'sext_ln590_74cast' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_118)> <Delay = 0.00>
ST_28 : Operation 3054 [1/1] (0.90ns)   --->   "%shl_ln613_74 = shl i16 %trunc_ln611_76, i16 %sext_ln590_74cast"   --->   Operation 3054 'shl' 'shl_ln613_74' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_118)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3055 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_74, i16 %agg_tmp431_0_i"   --->   Operation 3055 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_118)> <Delay = 0.62>
ST_28 : Operation 3056 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3056 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_118)> <Delay = 0.00>
ST_28 : Operation 3057 [1/1] (0.97ns)   --->   "%icmp_ln594_74 = icmp_ult  i12 %sh_amt_202, i12 54"   --->   Operation 3057 'icmp' 'icmp_ln594_74' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3058 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_74, void, void"   --->   Operation 3058 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74)> <Delay = 0.00>
ST_28 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_50, i32 63"   --->   Operation 3059 'bitselect' 'tmp_393' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3060 [1/1] (0.17ns)   --->   "%select_ln597_118 = select i1 %tmp_393, i16 65535, i16 0"   --->   Operation 3060 'select' 'select_ln597_118' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3061 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_118, i16 %agg_tmp431_0_i"   --->   Operation 3061 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.62>
ST_28 : Operation 3062 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3062 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3063 [1/1] (0.00ns)   --->   "%trunc_ln595_237 = trunc i12 %sh_amt_202"   --->   Operation 3063 'trunc' 'trunc_ln595_237' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln595_74 = zext i6 %trunc_ln595_237"   --->   Operation 3064 'zext' 'zext_ln595_74' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3065 [1/1] (1.50ns)   --->   "%ashr_ln595_74 = ashr i54 %man_V_486, i54 %zext_ln595_74"   --->   Operation 3065 'ashr' 'ashr_ln595_74' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3066 [1/1] (0.00ns)   --->   "%trunc_ln595_238 = trunc i54 %ashr_ln595_74"   --->   Operation 3066 'trunc' 'trunc_ln595_238' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3067 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_238, i16 %agg_tmp431_0_i"   --->   Operation 3067 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.62>
ST_28 : Operation 3068 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3068 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_28 : Operation 3069 [1/1] (0.00ns)   --->   "%trunc_ln592_118 = trunc i54 %man_V_486"   --->   Operation 3069 'trunc' 'trunc_ln592_118' <Predicate = (trunc_ln153 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.00>
ST_28 : Operation 3070 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_118, i16 %agg_tmp431_0_i"   --->   Operation 3070 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.62>
ST_28 : Operation 3071 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3071 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.00>
ST_28 : Operation 3072 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp431_0_i"   --->   Operation 3072 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_62)> <Delay = 0.62>
ST_28 : Operation 3073 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7223.i"   --->   Operation 3073 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_62)> <Delay = 0.00>
ST_28 : Operation 3074 [1/1] (0.00ns)   --->   "%ireg_51 = bitcast i64 %temp_c7_o2"   --->   Operation 3074 'bitcast' 'ireg_51' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3075 [1/1] (0.00ns)   --->   "%trunc_ln564_102 = trunc i64 %ireg_51"   --->   Operation 3075 'trunc' 'trunc_ln564_102' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3076 [1/1] (0.00ns)   --->   "%p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_51, i32 63"   --->   Operation 3076 'bitselect' 'p_Result_121' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3077 [1/1] (0.00ns)   --->   "%exp_tmp_179 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_51, i32 52, i32 62"   --->   Operation 3077 'partselect' 'exp_tmp_179' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln501_65 = zext i11 %exp_tmp_179"   --->   Operation 3078 'zext' 'zext_ln501_65' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3079 [1/1] (0.00ns)   --->   "%trunc_ln574_110 = trunc i64 %ireg_51"   --->   Operation 3079 'trunc' 'trunc_ln574_110' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3080 [1/1] (0.00ns)   --->   "%p_Result_122 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_110"   --->   Operation 3080 'bitconcatenate' 'p_Result_122' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln578_65 = zext i53 %p_Result_122"   --->   Operation 3081 'zext' 'zext_ln578_65' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3082 [1/1] (1.10ns)   --->   "%man_V_491 = sub i54 0, i54 %zext_ln578_65"   --->   Operation 3082 'sub' 'man_V_491' <Predicate = (trunc_ln153)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3083 [1/1] (0.40ns)   --->   "%man_V_492 = select i1 %p_Result_121, i54 %man_V_491, i54 %zext_ln578_65"   --->   Operation 3083 'select' 'man_V_492' <Predicate = (trunc_ln153)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3084 [1/1] (1.13ns)   --->   "%icmp_ln580_65 = icmp_eq  i63 %trunc_ln564_102, i63 0"   --->   Operation 3084 'icmp' 'icmp_ln580_65' <Predicate = (trunc_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3085 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_65, void, void %ap_fixed_base.exit7223.i.arrayidx271298.exit.i_crit_edge"   --->   Operation 3085 'br' 'br_ln191' <Predicate = (trunc_ln153)> <Delay = 0.00>
ST_28 : Operation 3086 [1/1] (0.80ns)   --->   "%F2_204 = sub i12 1075, i12 %zext_ln501_65"   --->   Operation 3086 'sub' 'F2_204' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3087 [1/1] (0.97ns)   --->   "%icmp_ln590_77 = icmp_sgt  i12 %F2_204, i12 8"   --->   Operation 3087 'icmp' 'icmp_ln590_77' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3088 [1/1] (0.80ns)   --->   "%add_ln590_77 = add i12 %F2_204, i12 4088"   --->   Operation 3088 'add' 'add_ln590_77' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3089 [1/1] (0.80ns)   --->   "%sub_ln590_77 = sub i12 8, i12 %F2_204"   --->   Operation 3089 'sub' 'sub_ln590_77' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3090 [1/1] (0.37ns)   --->   "%sh_amt_204 = select i1 %icmp_ln590_77, i12 %add_ln590_77, i12 %sub_ln590_77"   --->   Operation 3090 'select' 'sh_amt_204' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln590_77 = sext i12 %sh_amt_204"   --->   Operation 3091 'sext' 'sext_ln590_77' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.00>
ST_28 : Operation 3092 [1/1] (0.97ns)   --->   "%icmp_ln591_77 = icmp_eq  i12 %F2_204, i12 8"   --->   Operation 3092 'icmp' 'icmp_ln591_77' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3093 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_77, void, void"   --->   Operation 3093 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65)> <Delay = 0.00>
ST_28 : Operation 3094 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_77, void, void"   --->   Operation 3094 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77)> <Delay = 0.00>
ST_28 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln611_78 = trunc i54 %man_V_492"   --->   Operation 3095 'trunc' 'trunc_ln611_78' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_28 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_204, i32 4, i32 11"   --->   Operation 3096 'partselect' 'tmp_397' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_28 : Operation 3097 [1/1] (0.84ns)   --->   "%icmp_ln612_120 = icmp_eq  i8 %tmp_397, i8 0"   --->   Operation 3097 'icmp' 'icmp_ln612_120' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3098 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_120, void %.arrayidx271298.exit.i_crit_edge, void"   --->   Operation 3098 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_28 : Operation 3099 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_44"   --->   Operation 3099 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & !icmp_ln612_120)> <Delay = 0.42>
ST_28 : Operation 3100 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_42"   --->   Operation 3100 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & !icmp_ln612_120)> <Delay = 0.62>
ST_28 : Operation 3101 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 3101 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & !icmp_ln612_120)> <Delay = 0.42>
ST_28 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln590_77cast = trunc i31 %sext_ln590_77"   --->   Operation 3102 'trunc' 'sext_ln590_77cast' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_120)> <Delay = 0.00>
ST_28 : Operation 3103 [1/1] (0.90ns)   --->   "%shl_ln613_77 = shl i16 %trunc_ln611_78, i16 %sext_ln590_77cast"   --->   Operation 3103 'shl' 'shl_ln613_77' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_120)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3104 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_44"   --->   Operation 3104 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_120)> <Delay = 0.42>
ST_28 : Operation 3105 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_77, i16 %HH_V_42"   --->   Operation 3105 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_120)> <Delay = 0.62>
ST_28 : Operation 3106 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 3106 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_120)> <Delay = 0.42>
ST_28 : Operation 3107 [1/1] (0.97ns)   --->   "%icmp_ln594_77 = icmp_ult  i12 %sh_amt_204, i12 54"   --->   Operation 3107 'icmp' 'icmp_ln594_77' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3108 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_77, void, void"   --->   Operation 3108 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77)> <Delay = 0.00>
ST_28 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_51, i32 63"   --->   Operation 3109 'bitselect' 'tmp_399' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.00>
ST_28 : Operation 3110 [1/1] (0.17ns)   --->   "%select_ln597_120 = select i1 %tmp_399, i16 65535, i16 0"   --->   Operation 3110 'select' 'select_ln597_120' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3111 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_44"   --->   Operation 3111 'store' 'store_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.42>
ST_28 : Operation 3112 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_120, i16 %HH_V_42"   --->   Operation 3112 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.62>
ST_28 : Operation 3113 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx271298.exit.i"   --->   Operation 3113 'br' 'br_ln0' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.42>
ST_28 : Operation 3114 [1/1] (0.00ns)   --->   "%trunc_ln595_241 = trunc i12 %sh_amt_204"   --->   Operation 3114 'trunc' 'trunc_ln595_241' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_28 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln595_77 = zext i6 %trunc_ln595_241"   --->   Operation 3115 'zext' 'zext_ln595_77' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_28 : Operation 3116 [1/1] (1.50ns)   --->   "%ashr_ln595_77 = ashr i54 %man_V_492, i54 %zext_ln595_77"   --->   Operation 3116 'ashr' 'ashr_ln595_77' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3117 [1/1] (0.00ns)   --->   "%trunc_ln595_242 = trunc i54 %ashr_ln595_77"   --->   Operation 3117 'trunc' 'trunc_ln595_242' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_28 : Operation 3118 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_44"   --->   Operation 3118 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.42>
ST_28 : Operation 3119 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_242, i16 %HH_V_42"   --->   Operation 3119 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.62>
ST_28 : Operation 3120 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 3120 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.42>
ST_28 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln592_120 = trunc i54 %man_V_492"   --->   Operation 3121 'trunc' 'trunc_ln592_120' <Predicate = (trunc_ln153 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.00>
ST_28 : Operation 3122 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_44"   --->   Operation 3122 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.42>
ST_28 : Operation 3123 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_120, i16 %HH_V_42"   --->   Operation 3123 'store' 'store_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.62>
ST_28 : Operation 3124 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 3124 'br' 'br_ln191' <Predicate = (trunc_ln153 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.42>
ST_28 : Operation 3125 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_44"   --->   Operation 3125 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_65)> <Delay = 0.42>
ST_28 : Operation 3126 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_42"   --->   Operation 3126 'store' 'store_ln191' <Predicate = (trunc_ln153 & icmp_ln580_65)> <Delay = 0.62>
ST_28 : Operation 3127 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx271298.exit.i"   --->   Operation 3127 'br' 'br_ln191' <Predicate = (trunc_ln153 & icmp_ln580_65)> <Delay = 0.42>

State 29 <SV = 19> <Delay = 0.42>
ST_29 : Operation 3128 [1/1] (0.00ns)   --->   "%p_0_0_0351921172872287428782884289229022914292829442962298230043028_i = phi i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %agg_tmp370_0_i, void, i16 %agg_tmp370_0_i, void, i16 %agg_tmp370_0_i, void, i16 %agg_tmp370_0_i, void, i16 %storemerge5_i7889_i, void %ap_fixed_base.exit7571.i.arrayidx271298.exit.i_crit_edge, i16 %storemerge5_i7889_i, void %.arrayidx271298.exit.i_crit_edge1135, i16 %agg_tmp370_0_i, void %ap_fixed_base.exit7223.i.arrayidx271298.exit.i_crit_edge, i16 %agg_tmp370_0_i, void %.arrayidx271298.exit.i_crit_edge"   --->   Operation 3128 'phi' 'p_0_0_0351921172872287428782884289229022914292829442962298230043028_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3129 [1/1] (0.00ns)   --->   "%p_0_0_0351921192871287528772885289129032913292929432963298130053027_i = phi i16 %agg_tmp373_0_i, void, i16 %agg_tmp373_0_i, void, i16 %agg_tmp373_0_i, void, i16 %agg_tmp373_0_i, void, i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %storemerge5_i7889_i, void, i16 %agg_tmp373_0_i, void %ap_fixed_base.exit7571.i.arrayidx271298.exit.i_crit_edge, i16 %agg_tmp373_0_i, void %.arrayidx271298.exit.i_crit_edge1135, i16 %storemerge5_i7889_i, void %ap_fixed_base.exit7223.i.arrayidx271298.exit.i_crit_edge, i16 %storemerge5_i7889_i, void %.arrayidx271298.exit.i_crit_edge"   --->   Operation 3129 'phi' 'p_0_0_0351921192871287528772885289129032913292929432963298130053027_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3130 [1/1] (0.42ns)   --->   "%store_ln152 = store i2 %add_ln152, i2 %i_15" [src/QRD.cpp:152]   --->   Operation 3130 'store' 'store_ln152' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 3131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2483.i"   --->   Operation 3131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 5> <Delay = 17.9>
ST_30 : Operation 3132 [1/1] (0.00ns)   --->   "%agg_tmp378_0_i_load = load i16 %agg_tmp378_0_i" [src/QRD.cpp:170]   --->   Operation 3132 'load' 'agg_tmp378_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3133 [1/1] (0.00ns)   --->   "%agg_tmp381_0_i_load = load i16 %agg_tmp381_0_i" [src/QRD.cpp:170]   --->   Operation 3133 'load' 'agg_tmp381_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3134 [1/1] (0.00ns)   --->   "%agg_tmp388_0_i_load = load i16 %agg_tmp388_0_i" [src/QRD.cpp:171]   --->   Operation 3134 'load' 'agg_tmp388_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3135 [1/1] (0.00ns)   --->   "%agg_tmp391_0_i_load = load i16 %agg_tmp391_0_i" [src/QRD.cpp:171]   --->   Operation 3135 'load' 'agg_tmp391_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3136 [1/1] (0.00ns)   --->   "%agg_tmp398_0_i_load = load i16 %agg_tmp398_0_i" [src/QRD.cpp:172]   --->   Operation 3136 'load' 'agg_tmp398_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3137 [1/1] (0.00ns)   --->   "%agg_tmp401_0_i_load = load i16 %agg_tmp401_0_i" [src/QRD.cpp:172]   --->   Operation 3137 'load' 'agg_tmp401_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3138 [1/1] (0.00ns)   --->   "%agg_tmp408_0_i_load = load i16 %agg_tmp408_0_i" [src/QRD.cpp:173]   --->   Operation 3138 'load' 'agg_tmp408_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3139 [1/1] (0.00ns)   --->   "%agg_tmp411_0_i_load = load i16 %agg_tmp411_0_i" [src/QRD.cpp:173]   --->   Operation 3139 'load' 'agg_tmp411_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3140 [1/1] (0.00ns)   --->   "%agg_tmp418_0_i_load = load i16 %agg_tmp418_0_i" [src/QRD.cpp:174]   --->   Operation 3140 'load' 'agg_tmp418_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3141 [1/1] (0.00ns)   --->   "%agg_tmp421_0_i_load = load i16 %agg_tmp421_0_i" [src/QRD.cpp:174]   --->   Operation 3141 'load' 'agg_tmp421_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3142 [1/1] (0.00ns)   --->   "%agg_tmp428_0_i_load = load i16 %agg_tmp428_0_i" [src/QRD.cpp:175]   --->   Operation 3142 'load' 'agg_tmp428_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3143 [1/1] (0.00ns)   --->   "%agg_tmp431_0_i_load = load i16 %agg_tmp431_0_i" [src/QRD.cpp:175]   --->   Operation 3143 'load' 'agg_tmp431_0_i_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3144 [1/2] (9.11ns)   --->   "%call_ret2_i = call i128 @CORDIC_V, i16 %agg_tmp370_0_i, i16 %agg_tmp373_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:169]   --->   Operation 3144 'call' 'call_ret2_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3145 [1/1] (0.00ns)   --->   "%temp_c1_o1_10 = extractvalue i128 %call_ret2_i" [src/QRD.cpp:169]   --->   Operation 3145 'extractvalue' 'temp_c1_o1_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3146 [1/1] (0.00ns)   --->   "%temp_c1_o2_1 = extractvalue i128 %call_ret2_i" [src/QRD.cpp:169]   --->   Operation 3146 'extractvalue' 'temp_c1_o2_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3147 [1/1] (0.00ns)   --->   "%bitcast_ln170 = bitcast i64 %temp_c1_o2_1" [src/QRD.cpp:170]   --->   Operation 3147 'bitcast' 'bitcast_ln170' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3148 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i64 %bitcast_ln170" [src/QRD.cpp:170]   --->   Operation 3148 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3149 [1/1] (0.37ns)   --->   "%ireg_52 = xor i64 %bitcast_ln170, i64 9223372036854775808" [src/QRD.cpp:170]   --->   Operation 3149 'xor' 'ireg_52' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln170, i32 63"   --->   Operation 3150 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3151 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_52, i32 52, i32 62"   --->   Operation 3151 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 3152 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3153 [1/1] (0.00ns)   --->   "%trunc_ln574_2 = trunc i64 %ireg_52"   --->   Operation 3153 'trunc' 'trunc_ln574_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3154 [1/1] (0.00ns)   --->   "%p_Result_123 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2"   --->   Operation 3154 'bitconcatenate' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i53 %p_Result_123"   --->   Operation 3155 'zext' 'zext_ln578_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3156 [1/1] (1.10ns)   --->   "%man_V_9 = sub i54 0, i54 %zext_ln578_2"   --->   Operation 3156 'sub' 'man_V_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3157 [1/1] (0.40ns)   --->   "%man_V_10 = select i1 %tmp_47, i54 %zext_ln578_2, i54 %man_V_9"   --->   Operation 3157 'select' 'man_V_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3158 [1/1] (1.13ns)   --->   "%icmp_ln580_2 = icmp_eq  i63 %trunc_ln170, i63 0"   --->   Operation 3158 'icmp' 'icmp_ln580_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3159 [1/1] (0.80ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 3159 'sub' 'F2_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3160 [1/1] (0.97ns)   --->   "%icmp_ln590_2 = icmp_sgt  i12 %F2_2, i12 8"   --->   Operation 3160 'icmp' 'icmp_ln590_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3161 [1/1] (0.80ns)   --->   "%add_ln590_2 = add i12 %F2_2, i12 4088"   --->   Operation 3161 'add' 'add_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3162 [1/1] (0.80ns)   --->   "%sub_ln590_2 = sub i12 8, i12 %F2_2"   --->   Operation 3162 'sub' 'sub_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3163 [1/1] (0.37ns)   --->   "%sh_amt_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2"   --->   Operation 3163 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%sext_ln590_2 = sext i12 %sh_amt_2"   --->   Operation 3164 'sext' 'sext_ln590_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3165 [1/1] (0.97ns)   --->   "%icmp_ln591_2 = icmp_eq  i12 %F2_2, i12 8"   --->   Operation 3165 'icmp' 'icmp_ln591_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3166 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_10"   --->   Operation 3166 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3167 [1/1] (0.97ns)   --->   "%icmp_ln594_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 3167 'icmp' 'icmp_ln594_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_2, i32 4, i32 11"   --->   Operation 3168 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3169 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp_48, i8 0"   --->   Operation 3169 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595 = trunc i12 %sh_amt_2"   --->   Operation 3170 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595_2 = zext i6 %trunc_ln595"   --->   Operation 3171 'zext' 'zext_ln595_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595_2 = ashr i54 %man_V_10, i54 %zext_ln595_2"   --->   Operation 3172 'ashr' 'ashr_ln595_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595_4 = trunc i54 %ashr_ln595_2"   --->   Operation 3173 'trunc' 'trunc_ln595_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_52, i32 63"   --->   Operation 3174 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_49, i16 65535, i16 0"   --->   Operation 3175 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%sext_ln590_2cast = trunc i31 %sext_ln590_2"   --->   Operation 3176 'trunc' 'sext_ln590_2cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%shl_ln613_2 = shl i16 %trunc_ln592, i16 %sext_ln590_2cast"   --->   Operation 3177 'shl' 'shl_ln613_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln580 = xor i1 %icmp_ln580_2, i1 1"   --->   Operation 3178 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln591 = and i1 %icmp_ln591_2, i1 %xor_ln580"   --->   Operation 3179 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 3180 'select' 'select_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3181 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2"   --->   Operation 3181 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 3182 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3183 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590_2, i1 %xor_ln591"   --->   Operation 3183 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln594 = xor i1 %icmp_ln594_2, i1 1"   --->   Operation 3184 'xor' 'xor_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %and_ln590, i1 %xor_ln594"   --->   Operation 3185 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3186 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594, i16 %select_ln597, i16 %select_ln591"   --->   Operation 3186 'select' 'select_ln594' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_2 = and i1 %and_ln590, i1 %icmp_ln594_2"   --->   Operation 3187 'and' 'and_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3188 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_2, i16 %trunc_ln595_4, i16 %select_ln594"   --->   Operation 3188 'select' 'select_ln594_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590_2"   --->   Operation 3189 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 3190 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3191 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 3191 'and' 'and_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%select_ln612 = select i1 %and_ln612, i16 %shl_ln613_2, i16 %select_ln594_1"   --->   Operation 3192 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3193 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580_2, i16 0, i16 %select_ln612"   --->   Operation 3193 'select' 'select_ln580' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3194 [2/2] (2.59ns)   --->   "%call_ret5_i = call i128 @CORDIC_R, i16 %agg_tmp378_0_i_load, i16 %agg_tmp381_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:170]   --->   Operation 3194 'call' 'call_ret5_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3195 [2/2] (2.59ns)   --->   "%call_ret8_i = call i128 @CORDIC_R, i16 %agg_tmp388_0_i_load, i16 %agg_tmp391_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:171]   --->   Operation 3195 'call' 'call_ret8_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3196 [2/2] (2.59ns)   --->   "%call_ret11_i = call i128 @CORDIC_R, i16 %agg_tmp398_0_i_load, i16 %agg_tmp401_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:172]   --->   Operation 3196 'call' 'call_ret11_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3197 [2/2] (2.59ns)   --->   "%call_ret13_i = call i128 @CORDIC_R, i16 %agg_tmp408_0_i_load, i16 %agg_tmp411_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:173]   --->   Operation 3197 'call' 'call_ret13_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3198 [2/2] (2.59ns)   --->   "%call_ret15_i = call i128 @CORDIC_R, i16 %agg_tmp418_0_i_load, i16 %agg_tmp421_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:174]   --->   Operation 3198 'call' 'call_ret15_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3199 [2/2] (2.59ns)   --->   "%call_ret17_i = call i128 @CORDIC_R, i16 %agg_tmp428_0_i_load, i16 %agg_tmp431_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:175]   --->   Operation 3199 'call' 'call_ret17_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3200 [1/1] (0.00ns)   --->   "%ireg_53 = bitcast i64 %temp_c1_o1_10"   --->   Operation 3200 'bitcast' 'ireg_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3201 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg_53"   --->   Operation 3201 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3202 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_53, i32 63"   --->   Operation 3202 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3203 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_53, i32 52, i32 62"   --->   Operation 3203 'partselect' 'exp_tmp_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3204 [1/1] (0.00ns)   --->   "%zext_ln501_17 = zext i11 %exp_tmp_10"   --->   Operation 3204 'zext' 'zext_ln501_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3205 [1/1] (0.00ns)   --->   "%trunc_ln574_3 = trunc i64 %ireg_53"   --->   Operation 3205 'trunc' 'trunc_ln574_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3206 [1/1] (0.00ns)   --->   "%p_Result_125 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3"   --->   Operation 3206 'bitconcatenate' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln578_17 = zext i53 %p_Result_125"   --->   Operation 3207 'zext' 'zext_ln578_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3208 [1/1] (1.10ns)   --->   "%man_V_12 = sub i54 0, i54 %zext_ln578_17"   --->   Operation 3208 'sub' 'man_V_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3209 [1/1] (0.40ns)   --->   "%man_V_13 = select i1 %p_Result_124, i54 %man_V_12, i54 %zext_ln578_17"   --->   Operation 3209 'select' 'man_V_13' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3210 [1/1] (1.13ns)   --->   "%icmp_ln580_17 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 3210 'icmp' 'icmp_ln580_17' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3211 [1/1] (0.80ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln501_17"   --->   Operation 3211 'sub' 'F2_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3212 [1/1] (0.97ns)   --->   "%icmp_ln590_5 = icmp_sgt  i12 %F2_3, i12 8"   --->   Operation 3212 'icmp' 'icmp_ln590_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3213 [1/1] (0.80ns)   --->   "%add_ln590_5 = add i12 %F2_3, i12 4088"   --->   Operation 3213 'add' 'add_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3214 [1/1] (0.80ns)   --->   "%sub_ln590_5 = sub i12 8, i12 %F2_3"   --->   Operation 3214 'sub' 'sub_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3215 [1/1] (0.37ns)   --->   "%sh_amt_3 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5"   --->   Operation 3215 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%sext_ln590_5 = sext i12 %sh_amt_3"   --->   Operation 3216 'sext' 'sext_ln590_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3217 [1/1] (0.97ns)   --->   "%icmp_ln591_5 = icmp_eq  i12 %F2_3, i12 8"   --->   Operation 3217 'icmp' 'icmp_ln591_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3218 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i54 %man_V_13"   --->   Operation 3218 'trunc' 'trunc_ln592_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3219 [1/1] (0.97ns)   --->   "%icmp_ln594_5 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 3219 'icmp' 'icmp_ln594_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3220 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_3, i32 4, i32 11"   --->   Operation 3220 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3221 [1/1] (0.84ns)   --->   "%icmp_ln612_2 = icmp_eq  i8 %tmp_51, i8 0"   --->   Operation 3221 'icmp' 'icmp_ln612_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%trunc_ln595_5 = trunc i12 %sh_amt_3"   --->   Operation 3222 'trunc' 'trunc_ln595_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%zext_ln595_5 = zext i6 %trunc_ln595_5"   --->   Operation 3223 'zext' 'zext_ln595_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%ashr_ln595_5 = ashr i54 %man_V_13, i54 %zext_ln595_5"   --->   Operation 3224 'ashr' 'ashr_ln595_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%trunc_ln595_6 = trunc i54 %ashr_ln595_5"   --->   Operation 3225 'trunc' 'trunc_ln595_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_53, i32 63"   --->   Operation 3226 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%select_ln597_2 = select i1 %tmp_52, i16 65535, i16 0"   --->   Operation 3227 'select' 'select_ln597_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%sext_ln590_5cast = trunc i31 %sext_ln590_5"   --->   Operation 3228 'trunc' 'sext_ln590_5cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%shl_ln613_5 = shl i16 %trunc_ln592_2, i16 %sext_ln590_5cast"   --->   Operation 3229 'shl' 'shl_ln613_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_12)   --->   "%xor_ln580_2 = xor i1 %icmp_ln580_17, i1 1"   --->   Operation 3230 'xor' 'xor_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_12)   --->   "%and_ln591_2 = and i1 %icmp_ln591_5, i1 %xor_ln580_2"   --->   Operation 3231 'and' 'and_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3232 [1/1] (0.28ns)   --->   "%or_ln591_2 = or i1 %icmp_ln580_17, i1 %icmp_ln591_5"   --->   Operation 3232 'or' 'or_ln591_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_2)   --->   "%xor_ln591_2 = xor i1 %or_ln591_2, i1 1"   --->   Operation 3233 'xor' 'xor_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3234 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_2 = and i1 %icmp_ln590_5, i1 %xor_ln591_2"   --->   Operation 3234 'and' 'and_ln590_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%and_ln594_3 = and i1 %and_ln590_2, i1 %icmp_ln594_5"   --->   Operation 3235 'and' 'and_ln594_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590_2 = or i1 %or_ln591_2, i1 %icmp_ln590_5"   --->   Operation 3236 'or' 'or_ln590_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590_2 = xor i1 %or_ln590_2, i1 1"   --->   Operation 3237 'xor' 'xor_ln590_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612_2 = and i1 %icmp_ln612_2, i1 %xor_ln590_2"   --->   Operation 3238 'and' 'and_ln612_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%select_ln580_10 = select i1 %icmp_ln580_17, i16 0, i16 %shl_ln613_5"   --->   Operation 3239 'select' 'select_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3240 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580_17, i1 %and_ln612_2"   --->   Operation 3240 'or' 'or_ln580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3241 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_11 = select i1 %and_ln594_3, i16 %trunc_ln595_6, i16 %select_ln597_2"   --->   Operation 3241 'select' 'select_ln580_11' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3242 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_12 = select i1 %and_ln591_2, i16 %trunc_ln592_2, i16 0"   --->   Operation 3242 'select' 'select_ln580_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3243 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_13 = select i1 %or_ln580, i16 %select_ln580_10, i16 %select_ln580_11"   --->   Operation 3243 'select' 'select_ln580_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node HH_V_52)   --->   "%or_ln580_4 = or i1 %or_ln580, i1 %and_ln590_2"   --->   Operation 3244 'or' 'or_ln580_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3245 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_52 = select i1 %or_ln580_4, i16 %select_ln580_13, i16 %select_ln580_12"   --->   Operation 3245 'select' 'HH_V_52' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 6> <Delay = 15.9>
ST_31 : Operation 3246 [1/2] (9.11ns)   --->   "%call_ret5_i = call i128 @CORDIC_R, i16 %agg_tmp378_0_i_load, i16 %agg_tmp381_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:170]   --->   Operation 3246 'call' 'call_ret5_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3247 [1/1] (0.00ns)   --->   "%temp_c2_o1_9 = extractvalue i128 %call_ret5_i" [src/QRD.cpp:170]   --->   Operation 3247 'extractvalue' 'temp_c2_o1_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3248 [1/1] (0.00ns)   --->   "%temp_c2_o2_9 = extractvalue i128 %call_ret5_i" [src/QRD.cpp:170]   --->   Operation 3248 'extractvalue' 'temp_c2_o2_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3249 [1/2] (9.11ns)   --->   "%call_ret8_i = call i128 @CORDIC_R, i16 %agg_tmp388_0_i_load, i16 %agg_tmp391_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:171]   --->   Operation 3249 'call' 'call_ret8_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3250 [1/1] (0.00ns)   --->   "%temp_c3_o1_8 = extractvalue i128 %call_ret8_i" [src/QRD.cpp:171]   --->   Operation 3250 'extractvalue' 'temp_c3_o1_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3251 [1/1] (0.00ns)   --->   "%temp_c3_o2_8 = extractvalue i128 %call_ret8_i" [src/QRD.cpp:171]   --->   Operation 3251 'extractvalue' 'temp_c3_o2_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3252 [1/2] (9.11ns)   --->   "%call_ret11_i = call i128 @CORDIC_R, i16 %agg_tmp398_0_i_load, i16 %agg_tmp401_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:172]   --->   Operation 3252 'call' 'call_ret11_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3253 [1/1] (0.00ns)   --->   "%temp_c4_o1_6 = extractvalue i128 %call_ret11_i" [src/QRD.cpp:172]   --->   Operation 3253 'extractvalue' 'temp_c4_o1_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3254 [1/1] (0.00ns)   --->   "%temp_c4_o2_6 = extractvalue i128 %call_ret11_i" [src/QRD.cpp:172]   --->   Operation 3254 'extractvalue' 'temp_c4_o2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3255 [1/2] (9.11ns)   --->   "%call_ret13_i = call i128 @CORDIC_R, i16 %agg_tmp408_0_i_load, i16 %agg_tmp411_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:173]   --->   Operation 3255 'call' 'call_ret13_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3256 [1/1] (0.00ns)   --->   "%temp_c5_o1_4 = extractvalue i128 %call_ret13_i" [src/QRD.cpp:173]   --->   Operation 3256 'extractvalue' 'temp_c5_o1_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3257 [1/1] (0.00ns)   --->   "%temp_c5_o2_4 = extractvalue i128 %call_ret13_i" [src/QRD.cpp:173]   --->   Operation 3257 'extractvalue' 'temp_c5_o2_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3258 [1/2] (9.11ns)   --->   "%call_ret15_i = call i128 @CORDIC_R, i16 %agg_tmp418_0_i_load, i16 %agg_tmp421_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:174]   --->   Operation 3258 'call' 'call_ret15_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3259 [1/1] (0.00ns)   --->   "%temp_c6_o1_2 = extractvalue i128 %call_ret15_i" [src/QRD.cpp:174]   --->   Operation 3259 'extractvalue' 'temp_c6_o1_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3260 [1/1] (0.00ns)   --->   "%temp_c6_o2_2 = extractvalue i128 %call_ret15_i" [src/QRD.cpp:174]   --->   Operation 3260 'extractvalue' 'temp_c6_o2_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3261 [1/2] (9.11ns)   --->   "%call_ret17_i = call i128 @CORDIC_R, i16 %agg_tmp428_0_i_load, i16 %agg_tmp431_0_i_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:175]   --->   Operation 3261 'call' 'call_ret17_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3262 [1/1] (0.00ns)   --->   "%temp_c7_o1_2 = extractvalue i128 %call_ret17_i" [src/QRD.cpp:175]   --->   Operation 3262 'extractvalue' 'temp_c7_o1_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3263 [1/1] (0.00ns)   --->   "%temp_c7_o2_2 = extractvalue i128 %call_ret17_i" [src/QRD.cpp:175]   --->   Operation 3263 'extractvalue' 'temp_c7_o2_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3264 [1/1] (0.00ns)   --->   "%ireg_54 = bitcast i64 %temp_c2_o1_9"   --->   Operation 3264 'bitcast' 'ireg_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln564_2 = trunc i64 %ireg_54"   --->   Operation 3265 'trunc' 'trunc_ln564_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3266 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_54, i32 63"   --->   Operation 3266 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3267 [1/1] (0.00ns)   --->   "%exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_54, i32 52, i32 62"   --->   Operation 3267 'partselect' 'exp_tmp_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln501_23 = zext i11 %exp_tmp_11"   --->   Operation 3268 'zext' 'zext_ln501_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3269 [1/1] (0.00ns)   --->   "%trunc_ln574_4 = trunc i64 %ireg_54"   --->   Operation 3269 'trunc' 'trunc_ln574_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3270 [1/1] (0.00ns)   --->   "%p_Result_127 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4"   --->   Operation 3270 'bitconcatenate' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln578_23 = zext i53 %p_Result_127"   --->   Operation 3271 'zext' 'zext_ln578_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3272 [1/1] (1.10ns)   --->   "%man_V_15 = sub i54 0, i54 %zext_ln578_23"   --->   Operation 3272 'sub' 'man_V_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3273 [1/1] (0.40ns)   --->   "%man_V_16 = select i1 %p_Result_126, i54 %man_V_15, i54 %zext_ln578_23"   --->   Operation 3273 'select' 'man_V_16' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3274 [1/1] (1.13ns)   --->   "%icmp_ln580_23 = icmp_eq  i63 %trunc_ln564_2, i63 0"   --->   Operation 3274 'icmp' 'icmp_ln580_23' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3275 [1/1] (0.80ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln501_23"   --->   Operation 3275 'sub' 'F2_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3276 [1/1] (0.97ns)   --->   "%icmp_ln590_8 = icmp_sgt  i12 %F2_4, i12 8"   --->   Operation 3276 'icmp' 'icmp_ln590_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3277 [1/1] (0.80ns)   --->   "%add_ln590_8 = add i12 %F2_4, i12 4088"   --->   Operation 3277 'add' 'add_ln590_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3278 [1/1] (0.80ns)   --->   "%sub_ln590_8 = sub i12 8, i12 %F2_4"   --->   Operation 3278 'sub' 'sub_ln590_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3279 [1/1] (0.37ns)   --->   "%sh_amt_4 = select i1 %icmp_ln590_8, i12 %add_ln590_8, i12 %sub_ln590_8"   --->   Operation 3279 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%sext_ln590_8 = sext i12 %sh_amt_4"   --->   Operation 3280 'sext' 'sext_ln590_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3281 [1/1] (0.97ns)   --->   "%icmp_ln591_8 = icmp_eq  i12 %F2_4, i12 8"   --->   Operation 3281 'icmp' 'icmp_ln591_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3282 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i54 %man_V_16"   --->   Operation 3282 'trunc' 'trunc_ln592_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3283 [1/1] (0.97ns)   --->   "%icmp_ln594_8 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 3283 'icmp' 'icmp_ln594_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_4, i32 4, i32 11"   --->   Operation 3284 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3285 [1/1] (0.84ns)   --->   "%icmp_ln612_3 = icmp_eq  i8 %tmp_54, i8 0"   --->   Operation 3285 'icmp' 'icmp_ln612_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%trunc_ln595_7 = trunc i12 %sh_amt_4"   --->   Operation 3286 'trunc' 'trunc_ln595_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%zext_ln595_8 = zext i6 %trunc_ln595_7"   --->   Operation 3287 'zext' 'zext_ln595_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%ashr_ln595_8 = ashr i54 %man_V_16, i54 %zext_ln595_8"   --->   Operation 3288 'ashr' 'ashr_ln595_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%trunc_ln595_8 = trunc i54 %ashr_ln595_8"   --->   Operation 3289 'trunc' 'trunc_ln595_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_54, i32 63"   --->   Operation 3290 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%select_ln597_3 = select i1 %tmp_55, i16 65535, i16 0"   --->   Operation 3291 'select' 'select_ln597_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%sext_ln590_8cast = trunc i31 %sext_ln590_8"   --->   Operation 3292 'trunc' 'sext_ln590_8cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%shl_ln613_8 = shl i16 %trunc_ln592_3, i16 %sext_ln590_8cast"   --->   Operation 3293 'shl' 'shl_ln613_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_17)   --->   "%xor_ln580_3 = xor i1 %icmp_ln580_23, i1 1"   --->   Operation 3294 'xor' 'xor_ln580_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_17)   --->   "%and_ln591_3 = and i1 %icmp_ln591_8, i1 %xor_ln580_3"   --->   Operation 3295 'and' 'and_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3296 [1/1] (0.28ns)   --->   "%or_ln591_3 = or i1 %icmp_ln580_23, i1 %icmp_ln591_8"   --->   Operation 3296 'or' 'or_ln591_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_3)   --->   "%xor_ln591_3 = xor i1 %or_ln591_3, i1 1"   --->   Operation 3297 'xor' 'xor_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3298 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_3 = and i1 %icmp_ln590_8, i1 %xor_ln591_3"   --->   Operation 3298 'and' 'and_ln590_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%and_ln594_4 = and i1 %and_ln590_3, i1 %icmp_ln594_8"   --->   Operation 3299 'and' 'and_ln594_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%or_ln590_3 = or i1 %or_ln591_3, i1 %icmp_ln590_8"   --->   Operation 3300 'or' 'or_ln590_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%xor_ln590_3 = xor i1 %or_ln590_3, i1 1"   --->   Operation 3301 'xor' 'xor_ln590_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%and_ln612_3 = and i1 %icmp_ln612_3, i1 %xor_ln590_3"   --->   Operation 3302 'and' 'and_ln612_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%select_ln580_15 = select i1 %icmp_ln580_23, i16 0, i16 %shl_ln613_8"   --->   Operation 3303 'select' 'select_ln580_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3304 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_5 = or i1 %icmp_ln580_23, i1 %and_ln612_3"   --->   Operation 3304 'or' 'or_ln580_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3305 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_16 = select i1 %and_ln594_4, i16 %trunc_ln595_8, i16 %select_ln597_3"   --->   Operation 3305 'select' 'select_ln580_16' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3306 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_17 = select i1 %and_ln591_3, i16 %trunc_ln592_3, i16 0"   --->   Operation 3306 'select' 'select_ln580_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3307 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_18 = select i1 %or_ln580_5, i16 %select_ln580_15, i16 %select_ln580_16"   --->   Operation 3307 'select' 'select_ln580_18' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node HH_V_53)   --->   "%or_ln580_6 = or i1 %or_ln580_5, i1 %and_ln590_3"   --->   Operation 3308 'or' 'or_ln580_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3309 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_53 = select i1 %or_ln580_6, i16 %select_ln580_18, i16 %select_ln580_17"   --->   Operation 3309 'select' 'HH_V_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3310 [1/1] (0.00ns)   --->   "%ireg_55 = bitcast i64 %temp_c2_o2_9"   --->   Operation 3310 'bitcast' 'ireg_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln564_3 = trunc i64 %ireg_55"   --->   Operation 3311 'trunc' 'trunc_ln564_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3312 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_55, i32 63"   --->   Operation 3312 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3313 [1/1] (0.00ns)   --->   "%exp_tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_55, i32 52, i32 62"   --->   Operation 3313 'partselect' 'exp_tmp_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3314 [1/1] (0.00ns)   --->   "%zext_ln501_25 = zext i11 %exp_tmp_12"   --->   Operation 3314 'zext' 'zext_ln501_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3315 [1/1] (0.00ns)   --->   "%trunc_ln574_5 = trunc i64 %ireg_55"   --->   Operation 3315 'trunc' 'trunc_ln574_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3316 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5"   --->   Operation 3316 'bitconcatenate' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3317 [1/1] (0.00ns)   --->   "%zext_ln578_25 = zext i53 %p_Result_129"   --->   Operation 3317 'zext' 'zext_ln578_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3318 [1/1] (1.10ns)   --->   "%man_V_18 = sub i54 0, i54 %zext_ln578_25"   --->   Operation 3318 'sub' 'man_V_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3319 [1/1] (0.40ns)   --->   "%man_V_19 = select i1 %p_Result_128, i54 %man_V_18, i54 %zext_ln578_25"   --->   Operation 3319 'select' 'man_V_19' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3320 [1/1] (1.13ns)   --->   "%icmp_ln580_25 = icmp_eq  i63 %trunc_ln564_3, i63 0"   --->   Operation 3320 'icmp' 'icmp_ln580_25' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3321 [1/1] (0.80ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln501_25"   --->   Operation 3321 'sub' 'F2_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3322 [1/1] (0.97ns)   --->   "%icmp_ln590_11 = icmp_sgt  i12 %F2_5, i12 8"   --->   Operation 3322 'icmp' 'icmp_ln590_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3323 [1/1] (0.80ns)   --->   "%add_ln590_11 = add i12 %F2_5, i12 4088"   --->   Operation 3323 'add' 'add_ln590_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3324 [1/1] (0.80ns)   --->   "%sub_ln590_11 = sub i12 8, i12 %F2_5"   --->   Operation 3324 'sub' 'sub_ln590_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3325 [1/1] (0.37ns)   --->   "%sh_amt_5 = select i1 %icmp_ln590_11, i12 %add_ln590_11, i12 %sub_ln590_11"   --->   Operation 3325 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%sext_ln590_11 = sext i12 %sh_amt_5"   --->   Operation 3326 'sext' 'sext_ln590_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3327 [1/1] (0.97ns)   --->   "%icmp_ln591_11 = icmp_eq  i12 %F2_5, i12 8"   --->   Operation 3327 'icmp' 'icmp_ln591_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3328 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i54 %man_V_19"   --->   Operation 3328 'trunc' 'trunc_ln592_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3329 [1/1] (0.97ns)   --->   "%icmp_ln594_11 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 3329 'icmp' 'icmp_ln594_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3330 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_5, i32 4, i32 11"   --->   Operation 3330 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3331 [1/1] (0.84ns)   --->   "%icmp_ln612_4 = icmp_eq  i8 %tmp_57, i8 0"   --->   Operation 3331 'icmp' 'icmp_ln612_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%trunc_ln595_9 = trunc i12 %sh_amt_5"   --->   Operation 3332 'trunc' 'trunc_ln595_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%zext_ln595_11 = zext i6 %trunc_ln595_9"   --->   Operation 3333 'zext' 'zext_ln595_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%ashr_ln595_11 = ashr i54 %man_V_19, i54 %zext_ln595_11"   --->   Operation 3334 'ashr' 'ashr_ln595_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%trunc_ln595_10 = trunc i54 %ashr_ln595_11"   --->   Operation 3335 'trunc' 'trunc_ln595_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_55, i32 63"   --->   Operation 3336 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%select_ln597_4 = select i1 %tmp_58, i16 65535, i16 0"   --->   Operation 3337 'select' 'select_ln597_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%sext_ln590_11cast = trunc i31 %sext_ln590_11"   --->   Operation 3338 'trunc' 'sext_ln590_11cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%shl_ln613_11 = shl i16 %trunc_ln592_4, i16 %sext_ln590_11cast"   --->   Operation 3339 'shl' 'shl_ln613_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_22)   --->   "%xor_ln580_4 = xor i1 %icmp_ln580_25, i1 1"   --->   Operation 3340 'xor' 'xor_ln580_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_22)   --->   "%and_ln591_4 = and i1 %icmp_ln591_11, i1 %xor_ln580_4"   --->   Operation 3341 'and' 'and_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3342 [1/1] (0.28ns)   --->   "%or_ln591_4 = or i1 %icmp_ln580_25, i1 %icmp_ln591_11"   --->   Operation 3342 'or' 'or_ln591_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_4)   --->   "%xor_ln591_4 = xor i1 %or_ln591_4, i1 1"   --->   Operation 3343 'xor' 'xor_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3344 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_4 = and i1 %icmp_ln590_11, i1 %xor_ln591_4"   --->   Operation 3344 'and' 'and_ln590_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%and_ln594_5 = and i1 %and_ln590_4, i1 %icmp_ln594_11"   --->   Operation 3345 'and' 'and_ln594_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%or_ln590_4 = or i1 %or_ln591_4, i1 %icmp_ln590_11"   --->   Operation 3346 'or' 'or_ln590_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%xor_ln590_4 = xor i1 %or_ln590_4, i1 1"   --->   Operation 3347 'xor' 'xor_ln590_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%and_ln612_4 = and i1 %icmp_ln612_4, i1 %xor_ln590_4"   --->   Operation 3348 'and' 'and_ln612_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%select_ln580_20 = select i1 %icmp_ln580_25, i16 0, i16 %shl_ln613_11"   --->   Operation 3349 'select' 'select_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3350 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_7 = or i1 %icmp_ln580_25, i1 %and_ln612_4"   --->   Operation 3350 'or' 'or_ln580_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3351 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_21 = select i1 %and_ln594_5, i16 %trunc_ln595_10, i16 %select_ln597_4"   --->   Operation 3351 'select' 'select_ln580_21' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3352 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_22 = select i1 %and_ln591_4, i16 %trunc_ln592_4, i16 0"   --->   Operation 3352 'select' 'select_ln580_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3353 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_23 = select i1 %or_ln580_7, i16 %select_ln580_20, i16 %select_ln580_21"   --->   Operation 3353 'select' 'select_ln580_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node HH_V_54)   --->   "%or_ln580_8 = or i1 %or_ln580_7, i1 %and_ln590_4"   --->   Operation 3354 'or' 'or_ln580_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3355 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_54 = select i1 %or_ln580_8, i16 %select_ln580_23, i16 %select_ln580_22"   --->   Operation 3355 'select' 'HH_V_54' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3356 [1/1] (0.00ns)   --->   "%ireg_56 = bitcast i64 %temp_c3_o1_8"   --->   Operation 3356 'bitcast' 'ireg_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3357 [1/1] (0.00ns)   --->   "%trunc_ln564_4 = trunc i64 %ireg_56"   --->   Operation 3357 'trunc' 'trunc_ln564_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3358 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_56, i32 63"   --->   Operation 3358 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3359 [1/1] (0.00ns)   --->   "%exp_tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_56, i32 52, i32 62"   --->   Operation 3359 'partselect' 'exp_tmp_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln501_30 = zext i11 %exp_tmp_13"   --->   Operation 3360 'zext' 'zext_ln501_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln574_6 = trunc i64 %ireg_56"   --->   Operation 3361 'trunc' 'trunc_ln574_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3362 [1/1] (0.00ns)   --->   "%p_Result_131 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6"   --->   Operation 3362 'bitconcatenate' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln578_30 = zext i53 %p_Result_131"   --->   Operation 3363 'zext' 'zext_ln578_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3364 [1/1] (1.10ns)   --->   "%man_V_21 = sub i54 0, i54 %zext_ln578_30"   --->   Operation 3364 'sub' 'man_V_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3365 [1/1] (0.40ns)   --->   "%man_V_22 = select i1 %p_Result_130, i54 %man_V_21, i54 %zext_ln578_30"   --->   Operation 3365 'select' 'man_V_22' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3366 [1/1] (1.13ns)   --->   "%icmp_ln580_30 = icmp_eq  i63 %trunc_ln564_4, i63 0"   --->   Operation 3366 'icmp' 'icmp_ln580_30' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3367 [1/1] (0.80ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln501_30"   --->   Operation 3367 'sub' 'F2_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3368 [1/1] (0.97ns)   --->   "%icmp_ln590_17 = icmp_sgt  i12 %F2_6, i12 8"   --->   Operation 3368 'icmp' 'icmp_ln590_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3369 [1/1] (0.80ns)   --->   "%add_ln590_17 = add i12 %F2_6, i12 4088"   --->   Operation 3369 'add' 'add_ln590_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3370 [1/1] (0.80ns)   --->   "%sub_ln590_17 = sub i12 8, i12 %F2_6"   --->   Operation 3370 'sub' 'sub_ln590_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3371 [1/1] (0.37ns)   --->   "%sh_amt_6 = select i1 %icmp_ln590_17, i12 %add_ln590_17, i12 %sub_ln590_17"   --->   Operation 3371 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%sext_ln590_17 = sext i12 %sh_amt_6"   --->   Operation 3372 'sext' 'sext_ln590_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3373 [1/1] (0.97ns)   --->   "%icmp_ln591_17 = icmp_eq  i12 %F2_6, i12 8"   --->   Operation 3373 'icmp' 'icmp_ln591_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3374 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i54 %man_V_22"   --->   Operation 3374 'trunc' 'trunc_ln592_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3375 [1/1] (0.97ns)   --->   "%icmp_ln594_17 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 3375 'icmp' 'icmp_ln594_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3376 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_6, i32 4, i32 11"   --->   Operation 3376 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3377 [1/1] (0.84ns)   --->   "%icmp_ln612_5 = icmp_eq  i8 %tmp_60, i8 0"   --->   Operation 3377 'icmp' 'icmp_ln612_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%trunc_ln595_11 = trunc i12 %sh_amt_6"   --->   Operation 3378 'trunc' 'trunc_ln595_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%zext_ln595_17 = zext i6 %trunc_ln595_11"   --->   Operation 3379 'zext' 'zext_ln595_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%ashr_ln595_17 = ashr i54 %man_V_22, i54 %zext_ln595_17"   --->   Operation 3380 'ashr' 'ashr_ln595_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%trunc_ln595_12 = trunc i54 %ashr_ln595_17"   --->   Operation 3381 'trunc' 'trunc_ln595_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_56, i32 63"   --->   Operation 3382 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%select_ln597_5 = select i1 %tmp_61, i16 65535, i16 0"   --->   Operation 3383 'select' 'select_ln597_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%sext_ln590_17cast = trunc i31 %sext_ln590_17"   --->   Operation 3384 'trunc' 'sext_ln590_17cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%shl_ln613_17 = shl i16 %trunc_ln592_5, i16 %sext_ln590_17cast"   --->   Operation 3385 'shl' 'shl_ln613_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_27)   --->   "%xor_ln580_5 = xor i1 %icmp_ln580_30, i1 1"   --->   Operation 3386 'xor' 'xor_ln580_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_27)   --->   "%and_ln591_5 = and i1 %icmp_ln591_17, i1 %xor_ln580_5"   --->   Operation 3387 'and' 'and_ln591_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3388 [1/1] (0.28ns)   --->   "%or_ln591_5 = or i1 %icmp_ln580_30, i1 %icmp_ln591_17"   --->   Operation 3388 'or' 'or_ln591_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_5)   --->   "%xor_ln591_5 = xor i1 %or_ln591_5, i1 1"   --->   Operation 3389 'xor' 'xor_ln591_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3390 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_5 = and i1 %icmp_ln590_17, i1 %xor_ln591_5"   --->   Operation 3390 'and' 'and_ln590_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%and_ln594_6 = and i1 %and_ln590_5, i1 %icmp_ln594_17"   --->   Operation 3391 'and' 'and_ln594_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%or_ln590_5 = or i1 %or_ln591_5, i1 %icmp_ln590_17"   --->   Operation 3392 'or' 'or_ln590_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%xor_ln590_5 = xor i1 %or_ln590_5, i1 1"   --->   Operation 3393 'xor' 'xor_ln590_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%and_ln612_5 = and i1 %icmp_ln612_5, i1 %xor_ln590_5"   --->   Operation 3394 'and' 'and_ln612_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%select_ln580_25 = select i1 %icmp_ln580_30, i16 0, i16 %shl_ln613_17"   --->   Operation 3395 'select' 'select_ln580_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3396 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_9 = or i1 %icmp_ln580_30, i1 %and_ln612_5"   --->   Operation 3396 'or' 'or_ln580_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3397 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_26 = select i1 %and_ln594_6, i16 %trunc_ln595_12, i16 %select_ln597_5"   --->   Operation 3397 'select' 'select_ln580_26' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3398 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_27 = select i1 %and_ln591_5, i16 %trunc_ln592_5, i16 0"   --->   Operation 3398 'select' 'select_ln580_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3399 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_28 = select i1 %or_ln580_9, i16 %select_ln580_25, i16 %select_ln580_26"   --->   Operation 3399 'select' 'select_ln580_28' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node HH_V_55)   --->   "%or_ln580_10 = or i1 %or_ln580_9, i1 %and_ln590_5"   --->   Operation 3400 'or' 'or_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3401 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_55 = select i1 %or_ln580_10, i16 %select_ln580_28, i16 %select_ln580_27"   --->   Operation 3401 'select' 'HH_V_55' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3402 [1/1] (0.00ns)   --->   "%ireg_57 = bitcast i64 %temp_c3_o2_8"   --->   Operation 3402 'bitcast' 'ireg_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3403 [1/1] (0.00ns)   --->   "%trunc_ln564_5 = trunc i64 %ireg_57"   --->   Operation 3403 'trunc' 'trunc_ln564_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3404 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_57, i32 63"   --->   Operation 3404 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3405 [1/1] (0.00ns)   --->   "%exp_tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_57, i32 52, i32 62"   --->   Operation 3405 'partselect' 'exp_tmp_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln501_37 = zext i11 %exp_tmp_14"   --->   Operation 3406 'zext' 'zext_ln501_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3407 [1/1] (0.00ns)   --->   "%trunc_ln574_7 = trunc i64 %ireg_57"   --->   Operation 3407 'trunc' 'trunc_ln574_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3408 [1/1] (0.00ns)   --->   "%p_Result_133 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7"   --->   Operation 3408 'bitconcatenate' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln578_37 = zext i53 %p_Result_133"   --->   Operation 3409 'zext' 'zext_ln578_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3410 [1/1] (1.10ns)   --->   "%man_V_24 = sub i54 0, i54 %zext_ln578_37"   --->   Operation 3410 'sub' 'man_V_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3411 [1/1] (0.40ns)   --->   "%man_V_25 = select i1 %p_Result_132, i54 %man_V_24, i54 %zext_ln578_37"   --->   Operation 3411 'select' 'man_V_25' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3412 [1/1] (1.13ns)   --->   "%icmp_ln580_37 = icmp_eq  i63 %trunc_ln564_5, i63 0"   --->   Operation 3412 'icmp' 'icmp_ln580_37' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3413 [1/1] (0.80ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln501_37"   --->   Operation 3413 'sub' 'F2_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3414 [1/1] (0.97ns)   --->   "%icmp_ln590_23 = icmp_sgt  i12 %F2_7, i12 8"   --->   Operation 3414 'icmp' 'icmp_ln590_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3415 [1/1] (0.80ns)   --->   "%add_ln590_23 = add i12 %F2_7, i12 4088"   --->   Operation 3415 'add' 'add_ln590_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3416 [1/1] (0.80ns)   --->   "%sub_ln590_23 = sub i12 8, i12 %F2_7"   --->   Operation 3416 'sub' 'sub_ln590_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3417 [1/1] (0.37ns)   --->   "%sh_amt_7 = select i1 %icmp_ln590_23, i12 %add_ln590_23, i12 %sub_ln590_23"   --->   Operation 3417 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%sext_ln590_23 = sext i12 %sh_amt_7"   --->   Operation 3418 'sext' 'sext_ln590_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3419 [1/1] (0.97ns)   --->   "%icmp_ln591_23 = icmp_eq  i12 %F2_7, i12 8"   --->   Operation 3419 'icmp' 'icmp_ln591_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3420 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i54 %man_V_25"   --->   Operation 3420 'trunc' 'trunc_ln592_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3421 [1/1] (0.97ns)   --->   "%icmp_ln594_23 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 3421 'icmp' 'icmp_ln594_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3422 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_7, i32 4, i32 11"   --->   Operation 3422 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3423 [1/1] (0.84ns)   --->   "%icmp_ln612_6 = icmp_eq  i8 %tmp_63, i8 0"   --->   Operation 3423 'icmp' 'icmp_ln612_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%trunc_ln595_13 = trunc i12 %sh_amt_7"   --->   Operation 3424 'trunc' 'trunc_ln595_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%zext_ln595_23 = zext i6 %trunc_ln595_13"   --->   Operation 3425 'zext' 'zext_ln595_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%ashr_ln595_23 = ashr i54 %man_V_25, i54 %zext_ln595_23"   --->   Operation 3426 'ashr' 'ashr_ln595_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%trunc_ln595_14 = trunc i54 %ashr_ln595_23"   --->   Operation 3427 'trunc' 'trunc_ln595_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_57, i32 63"   --->   Operation 3428 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%select_ln597_6 = select i1 %tmp_64, i16 65535, i16 0"   --->   Operation 3429 'select' 'select_ln597_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%sext_ln590_23cast = trunc i31 %sext_ln590_23"   --->   Operation 3430 'trunc' 'sext_ln590_23cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%shl_ln613_23 = shl i16 %trunc_ln592_6, i16 %sext_ln590_23cast"   --->   Operation 3431 'shl' 'shl_ln613_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_32)   --->   "%xor_ln580_6 = xor i1 %icmp_ln580_37, i1 1"   --->   Operation 3432 'xor' 'xor_ln580_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_32)   --->   "%and_ln591_6 = and i1 %icmp_ln591_23, i1 %xor_ln580_6"   --->   Operation 3433 'and' 'and_ln591_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3434 [1/1] (0.28ns)   --->   "%or_ln591_6 = or i1 %icmp_ln580_37, i1 %icmp_ln591_23"   --->   Operation 3434 'or' 'or_ln591_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_6)   --->   "%xor_ln591_6 = xor i1 %or_ln591_6, i1 1"   --->   Operation 3435 'xor' 'xor_ln591_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3436 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_6 = and i1 %icmp_ln590_23, i1 %xor_ln591_6"   --->   Operation 3436 'and' 'and_ln590_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%and_ln594_7 = and i1 %and_ln590_6, i1 %icmp_ln594_23"   --->   Operation 3437 'and' 'and_ln594_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%or_ln590_6 = or i1 %or_ln591_6, i1 %icmp_ln590_23"   --->   Operation 3438 'or' 'or_ln590_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%xor_ln590_6 = xor i1 %or_ln590_6, i1 1"   --->   Operation 3439 'xor' 'xor_ln590_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%and_ln612_6 = and i1 %icmp_ln612_6, i1 %xor_ln590_6"   --->   Operation 3440 'and' 'and_ln612_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%select_ln580_30 = select i1 %icmp_ln580_37, i16 0, i16 %shl_ln613_23"   --->   Operation 3441 'select' 'select_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3442 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_11 = or i1 %icmp_ln580_37, i1 %and_ln612_6"   --->   Operation 3442 'or' 'or_ln580_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3443 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_31 = select i1 %and_ln594_7, i16 %trunc_ln595_14, i16 %select_ln597_6"   --->   Operation 3443 'select' 'select_ln580_31' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3444 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_32 = select i1 %and_ln591_6, i16 %trunc_ln592_6, i16 0"   --->   Operation 3444 'select' 'select_ln580_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3445 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_33 = select i1 %or_ln580_11, i16 %select_ln580_30, i16 %select_ln580_31"   --->   Operation 3445 'select' 'select_ln580_33' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node HH_V_56)   --->   "%or_ln580_12 = or i1 %or_ln580_11, i1 %and_ln590_6"   --->   Operation 3446 'or' 'or_ln580_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3447 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_56 = select i1 %or_ln580_12, i16 %select_ln580_33, i16 %select_ln580_32"   --->   Operation 3447 'select' 'HH_V_56' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3448 [1/1] (0.00ns)   --->   "%ireg_58 = bitcast i64 %temp_c4_o1_6"   --->   Operation 3448 'bitcast' 'ireg_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3449 [1/1] (0.00ns)   --->   "%trunc_ln564_6 = trunc i64 %ireg_58"   --->   Operation 3449 'trunc' 'trunc_ln564_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3450 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_58, i32 63"   --->   Operation 3450 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3451 [1/1] (0.00ns)   --->   "%exp_tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_58, i32 52, i32 62"   --->   Operation 3451 'partselect' 'exp_tmp_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln501_40 = zext i11 %exp_tmp_15"   --->   Operation 3452 'zext' 'zext_ln501_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3453 [1/1] (0.00ns)   --->   "%trunc_ln574_8 = trunc i64 %ireg_58"   --->   Operation 3453 'trunc' 'trunc_ln574_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3454 [1/1] (0.00ns)   --->   "%p_Result_135 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_8"   --->   Operation 3454 'bitconcatenate' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln578_40 = zext i53 %p_Result_135"   --->   Operation 3455 'zext' 'zext_ln578_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3456 [1/1] (1.10ns)   --->   "%man_V_27 = sub i54 0, i54 %zext_ln578_40"   --->   Operation 3456 'sub' 'man_V_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3457 [1/1] (0.40ns)   --->   "%man_V_28 = select i1 %p_Result_134, i54 %man_V_27, i54 %zext_ln578_40"   --->   Operation 3457 'select' 'man_V_28' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3458 [1/1] (1.13ns)   --->   "%icmp_ln580_40 = icmp_eq  i63 %trunc_ln564_6, i63 0"   --->   Operation 3458 'icmp' 'icmp_ln580_40' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3459 [1/1] (0.80ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln501_40"   --->   Operation 3459 'sub' 'F2_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3460 [1/1] (0.97ns)   --->   "%icmp_ln590_29 = icmp_sgt  i12 %F2_8, i12 8"   --->   Operation 3460 'icmp' 'icmp_ln590_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3461 [1/1] (0.80ns)   --->   "%add_ln590_29 = add i12 %F2_8, i12 4088"   --->   Operation 3461 'add' 'add_ln590_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3462 [1/1] (0.80ns)   --->   "%sub_ln590_29 = sub i12 8, i12 %F2_8"   --->   Operation 3462 'sub' 'sub_ln590_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3463 [1/1] (0.37ns)   --->   "%sh_amt_8 = select i1 %icmp_ln590_29, i12 %add_ln590_29, i12 %sub_ln590_29"   --->   Operation 3463 'select' 'sh_amt_8' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%sext_ln590_29 = sext i12 %sh_amt_8"   --->   Operation 3464 'sext' 'sext_ln590_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3465 [1/1] (0.97ns)   --->   "%icmp_ln591_29 = icmp_eq  i12 %F2_8, i12 8"   --->   Operation 3465 'icmp' 'icmp_ln591_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3466 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i54 %man_V_28"   --->   Operation 3466 'trunc' 'trunc_ln592_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3467 [1/1] (0.97ns)   --->   "%icmp_ln594_29 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 3467 'icmp' 'icmp_ln594_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3468 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_8, i32 4, i32 11"   --->   Operation 3468 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3469 [1/1] (0.84ns)   --->   "%icmp_ln612_7 = icmp_eq  i8 %tmp_66, i8 0"   --->   Operation 3469 'icmp' 'icmp_ln612_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%trunc_ln595_15 = trunc i12 %sh_amt_8"   --->   Operation 3470 'trunc' 'trunc_ln595_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%zext_ln595_29 = zext i6 %trunc_ln595_15"   --->   Operation 3471 'zext' 'zext_ln595_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%ashr_ln595_29 = ashr i54 %man_V_28, i54 %zext_ln595_29"   --->   Operation 3472 'ashr' 'ashr_ln595_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%trunc_ln595_16 = trunc i54 %ashr_ln595_29"   --->   Operation 3473 'trunc' 'trunc_ln595_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_58, i32 63"   --->   Operation 3474 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%select_ln597_7 = select i1 %tmp_67, i16 65535, i16 0"   --->   Operation 3475 'select' 'select_ln597_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%sext_ln590_29cast = trunc i31 %sext_ln590_29"   --->   Operation 3476 'trunc' 'sext_ln590_29cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%shl_ln613_29 = shl i16 %trunc_ln592_7, i16 %sext_ln590_29cast"   --->   Operation 3477 'shl' 'shl_ln613_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_37)   --->   "%xor_ln580_7 = xor i1 %icmp_ln580_40, i1 1"   --->   Operation 3478 'xor' 'xor_ln580_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_37)   --->   "%and_ln591_7 = and i1 %icmp_ln591_29, i1 %xor_ln580_7"   --->   Operation 3479 'and' 'and_ln591_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3480 [1/1] (0.28ns)   --->   "%or_ln591_7 = or i1 %icmp_ln580_40, i1 %icmp_ln591_29"   --->   Operation 3480 'or' 'or_ln591_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_7)   --->   "%xor_ln591_7 = xor i1 %or_ln591_7, i1 1"   --->   Operation 3481 'xor' 'xor_ln591_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3482 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_7 = and i1 %icmp_ln590_29, i1 %xor_ln591_7"   --->   Operation 3482 'and' 'and_ln590_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%and_ln594_8 = and i1 %and_ln590_7, i1 %icmp_ln594_29"   --->   Operation 3483 'and' 'and_ln594_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%or_ln590_7 = or i1 %or_ln591_7, i1 %icmp_ln590_29"   --->   Operation 3484 'or' 'or_ln590_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%xor_ln590_7 = xor i1 %or_ln590_7, i1 1"   --->   Operation 3485 'xor' 'xor_ln590_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%and_ln612_7 = and i1 %icmp_ln612_7, i1 %xor_ln590_7"   --->   Operation 3486 'and' 'and_ln612_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%select_ln580_35 = select i1 %icmp_ln580_40, i16 0, i16 %shl_ln613_29"   --->   Operation 3487 'select' 'select_ln580_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3488 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_13 = or i1 %icmp_ln580_40, i1 %and_ln612_7"   --->   Operation 3488 'or' 'or_ln580_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3489 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_36 = select i1 %and_ln594_8, i16 %trunc_ln595_16, i16 %select_ln597_7"   --->   Operation 3489 'select' 'select_ln580_36' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3490 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_37 = select i1 %and_ln591_7, i16 %trunc_ln592_7, i16 0"   --->   Operation 3490 'select' 'select_ln580_37' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3491 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_38 = select i1 %or_ln580_13, i16 %select_ln580_35, i16 %select_ln580_36"   --->   Operation 3491 'select' 'select_ln580_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node HH_V_57)   --->   "%or_ln580_14 = or i1 %or_ln580_13, i1 %and_ln590_7"   --->   Operation 3492 'or' 'or_ln580_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3493 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_57 = select i1 %or_ln580_14, i16 %select_ln580_38, i16 %select_ln580_37"   --->   Operation 3493 'select' 'HH_V_57' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3494 [1/1] (0.00ns)   --->   "%ireg_59 = bitcast i64 %temp_c4_o2_6"   --->   Operation 3494 'bitcast' 'ireg_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3495 [1/1] (0.00ns)   --->   "%trunc_ln564_7 = trunc i64 %ireg_59"   --->   Operation 3495 'trunc' 'trunc_ln564_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3496 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_59, i32 63"   --->   Operation 3496 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3497 [1/1] (0.00ns)   --->   "%exp_tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_59, i32 52, i32 62"   --->   Operation 3497 'partselect' 'exp_tmp_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln501_43 = zext i11 %exp_tmp_16"   --->   Operation 3498 'zext' 'zext_ln501_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3499 [1/1] (0.00ns)   --->   "%trunc_ln574_9 = trunc i64 %ireg_59"   --->   Operation 3499 'trunc' 'trunc_ln574_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3500 [1/1] (0.00ns)   --->   "%p_Result_137 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_9"   --->   Operation 3500 'bitconcatenate' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln578_43 = zext i53 %p_Result_137"   --->   Operation 3501 'zext' 'zext_ln578_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3502 [1/1] (1.10ns)   --->   "%man_V_30 = sub i54 0, i54 %zext_ln578_43"   --->   Operation 3502 'sub' 'man_V_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3503 [1/1] (0.40ns)   --->   "%man_V_31 = select i1 %p_Result_136, i54 %man_V_30, i54 %zext_ln578_43"   --->   Operation 3503 'select' 'man_V_31' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3504 [1/1] (1.13ns)   --->   "%icmp_ln580_43 = icmp_eq  i63 %trunc_ln564_7, i63 0"   --->   Operation 3504 'icmp' 'icmp_ln580_43' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3505 [1/1] (0.80ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln501_43"   --->   Operation 3505 'sub' 'F2_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3506 [1/1] (0.97ns)   --->   "%icmp_ln590_35 = icmp_sgt  i12 %F2_9, i12 8"   --->   Operation 3506 'icmp' 'icmp_ln590_35' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3507 [1/1] (0.80ns)   --->   "%add_ln590_35 = add i12 %F2_9, i12 4088"   --->   Operation 3507 'add' 'add_ln590_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3508 [1/1] (0.80ns)   --->   "%sub_ln590_35 = sub i12 8, i12 %F2_9"   --->   Operation 3508 'sub' 'sub_ln590_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3509 [1/1] (0.37ns)   --->   "%sh_amt_9 = select i1 %icmp_ln590_35, i12 %add_ln590_35, i12 %sub_ln590_35"   --->   Operation 3509 'select' 'sh_amt_9' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%sext_ln590_35 = sext i12 %sh_amt_9"   --->   Operation 3510 'sext' 'sext_ln590_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3511 [1/1] (0.97ns)   --->   "%icmp_ln591_35 = icmp_eq  i12 %F2_9, i12 8"   --->   Operation 3511 'icmp' 'icmp_ln591_35' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3512 [1/1] (0.00ns)   --->   "%trunc_ln592_8 = trunc i54 %man_V_31"   --->   Operation 3512 'trunc' 'trunc_ln592_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3513 [1/1] (0.97ns)   --->   "%icmp_ln594_35 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 3513 'icmp' 'icmp_ln594_35' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_9, i32 4, i32 11"   --->   Operation 3514 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3515 [1/1] (0.84ns)   --->   "%icmp_ln612_8 = icmp_eq  i8 %tmp_69, i8 0"   --->   Operation 3515 'icmp' 'icmp_ln612_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%trunc_ln595_17 = trunc i12 %sh_amt_9"   --->   Operation 3516 'trunc' 'trunc_ln595_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%zext_ln595_35 = zext i6 %trunc_ln595_17"   --->   Operation 3517 'zext' 'zext_ln595_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%ashr_ln595_35 = ashr i54 %man_V_31, i54 %zext_ln595_35"   --->   Operation 3518 'ashr' 'ashr_ln595_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%trunc_ln595_18 = trunc i54 %ashr_ln595_35"   --->   Operation 3519 'trunc' 'trunc_ln595_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_59, i32 63"   --->   Operation 3520 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%select_ln597_8 = select i1 %tmp_70, i16 65535, i16 0"   --->   Operation 3521 'select' 'select_ln597_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%sext_ln590_35cast = trunc i31 %sext_ln590_35"   --->   Operation 3522 'trunc' 'sext_ln590_35cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%shl_ln613_35 = shl i16 %trunc_ln592_8, i16 %sext_ln590_35cast"   --->   Operation 3523 'shl' 'shl_ln613_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_42)   --->   "%xor_ln580_8 = xor i1 %icmp_ln580_43, i1 1"   --->   Operation 3524 'xor' 'xor_ln580_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_42)   --->   "%and_ln591_8 = and i1 %icmp_ln591_35, i1 %xor_ln580_8"   --->   Operation 3525 'and' 'and_ln591_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3526 [1/1] (0.28ns)   --->   "%or_ln591_8 = or i1 %icmp_ln580_43, i1 %icmp_ln591_35"   --->   Operation 3526 'or' 'or_ln591_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_8)   --->   "%xor_ln591_8 = xor i1 %or_ln591_8, i1 1"   --->   Operation 3527 'xor' 'xor_ln591_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3528 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_8 = and i1 %icmp_ln590_35, i1 %xor_ln591_8"   --->   Operation 3528 'and' 'and_ln590_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%and_ln594_9 = and i1 %and_ln590_8, i1 %icmp_ln594_35"   --->   Operation 3529 'and' 'and_ln594_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%or_ln590_8 = or i1 %or_ln591_8, i1 %icmp_ln590_35"   --->   Operation 3530 'or' 'or_ln590_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%xor_ln590_8 = xor i1 %or_ln590_8, i1 1"   --->   Operation 3531 'xor' 'xor_ln590_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%and_ln612_8 = and i1 %icmp_ln612_8, i1 %xor_ln590_8"   --->   Operation 3532 'and' 'and_ln612_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%select_ln580_40 = select i1 %icmp_ln580_43, i16 0, i16 %shl_ln613_35"   --->   Operation 3533 'select' 'select_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3534 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_15 = or i1 %icmp_ln580_43, i1 %and_ln612_8"   --->   Operation 3534 'or' 'or_ln580_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3535 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_41 = select i1 %and_ln594_9, i16 %trunc_ln595_18, i16 %select_ln597_8"   --->   Operation 3535 'select' 'select_ln580_41' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3536 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_42 = select i1 %and_ln591_8, i16 %trunc_ln592_8, i16 0"   --->   Operation 3536 'select' 'select_ln580_42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3537 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_43 = select i1 %or_ln580_15, i16 %select_ln580_40, i16 %select_ln580_41"   --->   Operation 3537 'select' 'select_ln580_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node HH_V_58)   --->   "%or_ln580_16 = or i1 %or_ln580_15, i1 %and_ln590_8"   --->   Operation 3538 'or' 'or_ln580_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3539 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_58 = select i1 %or_ln580_16, i16 %select_ln580_43, i16 %select_ln580_42"   --->   Operation 3539 'select' 'HH_V_58' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3540 [1/1] (0.00ns)   --->   "%ireg_60 = bitcast i64 %temp_c5_o1_4"   --->   Operation 3540 'bitcast' 'ireg_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3541 [1/1] (0.00ns)   --->   "%trunc_ln564_8 = trunc i64 %ireg_60"   --->   Operation 3541 'trunc' 'trunc_ln564_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3542 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_60, i32 63"   --->   Operation 3542 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3543 [1/1] (0.00ns)   --->   "%exp_tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_60, i32 52, i32 62"   --->   Operation 3543 'partselect' 'exp_tmp_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln501_46 = zext i11 %exp_tmp_17"   --->   Operation 3544 'zext' 'zext_ln501_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3545 [1/1] (0.00ns)   --->   "%trunc_ln574_10 = trunc i64 %ireg_60"   --->   Operation 3545 'trunc' 'trunc_ln574_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3546 [1/1] (0.00ns)   --->   "%p_Result_139 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_10"   --->   Operation 3546 'bitconcatenate' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln578_46 = zext i53 %p_Result_139"   --->   Operation 3547 'zext' 'zext_ln578_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3548 [1/1] (1.10ns)   --->   "%man_V_33 = sub i54 0, i54 %zext_ln578_46"   --->   Operation 3548 'sub' 'man_V_33' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3549 [1/1] (0.40ns)   --->   "%man_V_34 = select i1 %p_Result_138, i54 %man_V_33, i54 %zext_ln578_46"   --->   Operation 3549 'select' 'man_V_34' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3550 [1/1] (1.13ns)   --->   "%icmp_ln580_46 = icmp_eq  i63 %trunc_ln564_8, i63 0"   --->   Operation 3550 'icmp' 'icmp_ln580_46' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3551 [1/1] (0.80ns)   --->   "%F2_10 = sub i12 1075, i12 %zext_ln501_46"   --->   Operation 3551 'sub' 'F2_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3552 [1/1] (0.97ns)   --->   "%icmp_ln590_42 = icmp_sgt  i12 %F2_10, i12 8"   --->   Operation 3552 'icmp' 'icmp_ln590_42' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3553 [1/1] (0.80ns)   --->   "%add_ln590_42 = add i12 %F2_10, i12 4088"   --->   Operation 3553 'add' 'add_ln590_42' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3554 [1/1] (0.80ns)   --->   "%sub_ln590_42 = sub i12 8, i12 %F2_10"   --->   Operation 3554 'sub' 'sub_ln590_42' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3555 [1/1] (0.37ns)   --->   "%sh_amt_10 = select i1 %icmp_ln590_42, i12 %add_ln590_42, i12 %sub_ln590_42"   --->   Operation 3555 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%sext_ln590_42 = sext i12 %sh_amt_10"   --->   Operation 3556 'sext' 'sext_ln590_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3557 [1/1] (0.97ns)   --->   "%icmp_ln591_42 = icmp_eq  i12 %F2_10, i12 8"   --->   Operation 3557 'icmp' 'icmp_ln591_42' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3558 [1/1] (0.00ns)   --->   "%trunc_ln592_9 = trunc i54 %man_V_34"   --->   Operation 3558 'trunc' 'trunc_ln592_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3559 [1/1] (0.97ns)   --->   "%icmp_ln594_42 = icmp_ult  i12 %sh_amt_10, i12 54"   --->   Operation 3559 'icmp' 'icmp_ln594_42' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3560 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_10, i32 4, i32 11"   --->   Operation 3560 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3561 [1/1] (0.84ns)   --->   "%icmp_ln612_9 = icmp_eq  i8 %tmp_72, i8 0"   --->   Operation 3561 'icmp' 'icmp_ln612_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%trunc_ln595_19 = trunc i12 %sh_amt_10"   --->   Operation 3562 'trunc' 'trunc_ln595_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%zext_ln595_42 = zext i6 %trunc_ln595_19"   --->   Operation 3563 'zext' 'zext_ln595_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%ashr_ln595_42 = ashr i54 %man_V_34, i54 %zext_ln595_42"   --->   Operation 3564 'ashr' 'ashr_ln595_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%trunc_ln595_20 = trunc i54 %ashr_ln595_42"   --->   Operation 3565 'trunc' 'trunc_ln595_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_60, i32 63"   --->   Operation 3566 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%select_ln597_9 = select i1 %tmp_73, i16 65535, i16 0"   --->   Operation 3567 'select' 'select_ln597_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%sext_ln590_42cast = trunc i31 %sext_ln590_42"   --->   Operation 3568 'trunc' 'sext_ln590_42cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%shl_ln613_42 = shl i16 %trunc_ln592_9, i16 %sext_ln590_42cast"   --->   Operation 3569 'shl' 'shl_ln613_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_47)   --->   "%xor_ln580_9 = xor i1 %icmp_ln580_46, i1 1"   --->   Operation 3570 'xor' 'xor_ln580_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_47)   --->   "%and_ln591_9 = and i1 %icmp_ln591_42, i1 %xor_ln580_9"   --->   Operation 3571 'and' 'and_ln591_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3572 [1/1] (0.28ns)   --->   "%or_ln591_9 = or i1 %icmp_ln580_46, i1 %icmp_ln591_42"   --->   Operation 3572 'or' 'or_ln591_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_9)   --->   "%xor_ln591_9 = xor i1 %or_ln591_9, i1 1"   --->   Operation 3573 'xor' 'xor_ln591_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3574 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_9 = and i1 %icmp_ln590_42, i1 %xor_ln591_9"   --->   Operation 3574 'and' 'and_ln590_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%and_ln594_10 = and i1 %and_ln590_9, i1 %icmp_ln594_42"   --->   Operation 3575 'and' 'and_ln594_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%or_ln590_9 = or i1 %or_ln591_9, i1 %icmp_ln590_42"   --->   Operation 3576 'or' 'or_ln590_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%xor_ln590_9 = xor i1 %or_ln590_9, i1 1"   --->   Operation 3577 'xor' 'xor_ln590_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%and_ln612_9 = and i1 %icmp_ln612_9, i1 %xor_ln590_9"   --->   Operation 3578 'and' 'and_ln612_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%select_ln580_45 = select i1 %icmp_ln580_46, i16 0, i16 %shl_ln613_42"   --->   Operation 3579 'select' 'select_ln580_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3580 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_17 = or i1 %icmp_ln580_46, i1 %and_ln612_9"   --->   Operation 3580 'or' 'or_ln580_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3581 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_46 = select i1 %and_ln594_10, i16 %trunc_ln595_20, i16 %select_ln597_9"   --->   Operation 3581 'select' 'select_ln580_46' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3582 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_47 = select i1 %and_ln591_9, i16 %trunc_ln592_9, i16 0"   --->   Operation 3582 'select' 'select_ln580_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3583 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_48 = select i1 %or_ln580_17, i16 %select_ln580_45, i16 %select_ln580_46"   --->   Operation 3583 'select' 'select_ln580_48' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node HH_V_59)   --->   "%or_ln580_18 = or i1 %or_ln580_17, i1 %and_ln590_9"   --->   Operation 3584 'or' 'or_ln580_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3585 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_59 = select i1 %or_ln580_18, i16 %select_ln580_48, i16 %select_ln580_47"   --->   Operation 3585 'select' 'HH_V_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3586 [1/1] (0.00ns)   --->   "%ireg_61 = bitcast i64 %temp_c5_o2_4"   --->   Operation 3586 'bitcast' 'ireg_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3587 [1/1] (0.00ns)   --->   "%trunc_ln564_9 = trunc i64 %ireg_61"   --->   Operation 3587 'trunc' 'trunc_ln564_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3588 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_61, i32 63"   --->   Operation 3588 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3589 [1/1] (0.00ns)   --->   "%exp_tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_61, i32 52, i32 62"   --->   Operation 3589 'partselect' 'exp_tmp_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3590 [1/1] (0.00ns)   --->   "%zext_ln501_49 = zext i11 %exp_tmp_18"   --->   Operation 3590 'zext' 'zext_ln501_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln574_11 = trunc i64 %ireg_61"   --->   Operation 3591 'trunc' 'trunc_ln574_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3592 [1/1] (0.00ns)   --->   "%p_Result_141 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_11"   --->   Operation 3592 'bitconcatenate' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln578_49 = zext i53 %p_Result_141"   --->   Operation 3593 'zext' 'zext_ln578_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3594 [1/1] (1.10ns)   --->   "%man_V_36 = sub i54 0, i54 %zext_ln578_49"   --->   Operation 3594 'sub' 'man_V_36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3595 [1/1] (0.40ns)   --->   "%man_V_37 = select i1 %p_Result_140, i54 %man_V_36, i54 %zext_ln578_49"   --->   Operation 3595 'select' 'man_V_37' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3596 [1/1] (1.13ns)   --->   "%icmp_ln580_49 = icmp_eq  i63 %trunc_ln564_9, i63 0"   --->   Operation 3596 'icmp' 'icmp_ln580_49' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3597 [1/1] (0.80ns)   --->   "%F2_11 = sub i12 1075, i12 %zext_ln501_49"   --->   Operation 3597 'sub' 'F2_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3598 [1/1] (0.97ns)   --->   "%icmp_ln590_49 = icmp_sgt  i12 %F2_11, i12 8"   --->   Operation 3598 'icmp' 'icmp_ln590_49' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3599 [1/1] (0.80ns)   --->   "%add_ln590_49 = add i12 %F2_11, i12 4088"   --->   Operation 3599 'add' 'add_ln590_49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3600 [1/1] (0.80ns)   --->   "%sub_ln590_49 = sub i12 8, i12 %F2_11"   --->   Operation 3600 'sub' 'sub_ln590_49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3601 [1/1] (0.37ns)   --->   "%sh_amt_11 = select i1 %icmp_ln590_49, i12 %add_ln590_49, i12 %sub_ln590_49"   --->   Operation 3601 'select' 'sh_amt_11' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%sext_ln590_49 = sext i12 %sh_amt_11"   --->   Operation 3602 'sext' 'sext_ln590_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3603 [1/1] (0.97ns)   --->   "%icmp_ln591_49 = icmp_eq  i12 %F2_11, i12 8"   --->   Operation 3603 'icmp' 'icmp_ln591_49' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3604 [1/1] (0.00ns)   --->   "%trunc_ln592_10 = trunc i54 %man_V_37"   --->   Operation 3604 'trunc' 'trunc_ln592_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3605 [1/1] (0.97ns)   --->   "%icmp_ln594_49 = icmp_ult  i12 %sh_amt_11, i12 54"   --->   Operation 3605 'icmp' 'icmp_ln594_49' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_11, i32 4, i32 11"   --->   Operation 3606 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3607 [1/1] (0.84ns)   --->   "%icmp_ln612_10 = icmp_eq  i8 %tmp_75, i8 0"   --->   Operation 3607 'icmp' 'icmp_ln612_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%trunc_ln595_21 = trunc i12 %sh_amt_11"   --->   Operation 3608 'trunc' 'trunc_ln595_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%zext_ln595_49 = zext i6 %trunc_ln595_21"   --->   Operation 3609 'zext' 'zext_ln595_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%ashr_ln595_49 = ashr i54 %man_V_37, i54 %zext_ln595_49"   --->   Operation 3610 'ashr' 'ashr_ln595_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%trunc_ln595_22 = trunc i54 %ashr_ln595_49"   --->   Operation 3611 'trunc' 'trunc_ln595_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_61, i32 63"   --->   Operation 3612 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%select_ln597_10 = select i1 %tmp_76, i16 65535, i16 0"   --->   Operation 3613 'select' 'select_ln597_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%sext_ln590_49cast = trunc i31 %sext_ln590_49"   --->   Operation 3614 'trunc' 'sext_ln590_49cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%shl_ln613_49 = shl i16 %trunc_ln592_10, i16 %sext_ln590_49cast"   --->   Operation 3615 'shl' 'shl_ln613_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%xor_ln580_10 = xor i1 %icmp_ln580_49, i1 1"   --->   Operation 3616 'xor' 'xor_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%and_ln591_10 = and i1 %icmp_ln591_49, i1 %xor_ln580_10"   --->   Operation 3617 'and' 'and_ln591_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3618 [1/1] (0.28ns)   --->   "%or_ln591_10 = or i1 %icmp_ln580_49, i1 %icmp_ln591_49"   --->   Operation 3618 'or' 'or_ln591_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_10)   --->   "%xor_ln591_10 = xor i1 %or_ln591_10, i1 1"   --->   Operation 3619 'xor' 'xor_ln591_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3620 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_10 = and i1 %icmp_ln590_49, i1 %xor_ln591_10"   --->   Operation 3620 'and' 'and_ln590_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_51)   --->   "%and_ln594_11 = and i1 %and_ln590_10, i1 %icmp_ln594_49"   --->   Operation 3621 'and' 'and_ln594_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%or_ln590_10 = or i1 %or_ln591_10, i1 %icmp_ln590_49"   --->   Operation 3622 'or' 'or_ln590_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%xor_ln590_10 = xor i1 %or_ln590_10, i1 1"   --->   Operation 3623 'xor' 'xor_ln590_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%and_ln612_10 = and i1 %icmp_ln612_10, i1 %xor_ln590_10"   --->   Operation 3624 'and' 'and_ln612_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%select_ln580_50 = select i1 %icmp_ln580_49, i16 0, i16 %shl_ln613_49"   --->   Operation 3625 'select' 'select_ln580_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3626 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_19 = or i1 %icmp_ln580_49, i1 %and_ln612_10"   --->   Operation 3626 'or' 'or_ln580_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3627 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_51 = select i1 %and_ln594_11, i16 %trunc_ln595_22, i16 %select_ln597_10"   --->   Operation 3627 'select' 'select_ln580_51' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3628 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_52 = select i1 %and_ln591_10, i16 %trunc_ln592_10, i16 0"   --->   Operation 3628 'select' 'select_ln580_52' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3629 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_53 = select i1 %or_ln580_19, i16 %select_ln580_50, i16 %select_ln580_51"   --->   Operation 3629 'select' 'select_ln580_53' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node HH_V_60)   --->   "%or_ln580_20 = or i1 %or_ln580_19, i1 %and_ln590_10"   --->   Operation 3630 'or' 'or_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3631 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_60 = select i1 %or_ln580_20, i16 %select_ln580_53, i16 %select_ln580_52"   --->   Operation 3631 'select' 'HH_V_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3632 [1/1] (0.00ns)   --->   "%ireg_62 = bitcast i64 %temp_c6_o1_2"   --->   Operation 3632 'bitcast' 'ireg_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3633 [1/1] (0.00ns)   --->   "%trunc_ln564_10 = trunc i64 %ireg_62"   --->   Operation 3633 'trunc' 'trunc_ln564_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3634 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_62, i32 63"   --->   Operation 3634 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3635 [1/1] (0.00ns)   --->   "%exp_tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_62, i32 52, i32 62"   --->   Operation 3635 'partselect' 'exp_tmp_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3636 [1/1] (0.00ns)   --->   "%zext_ln501_52 = zext i11 %exp_tmp_19"   --->   Operation 3636 'zext' 'zext_ln501_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3637 [1/1] (0.00ns)   --->   "%trunc_ln574_12 = trunc i64 %ireg_62"   --->   Operation 3637 'trunc' 'trunc_ln574_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3638 [1/1] (0.00ns)   --->   "%p_Result_143 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_12"   --->   Operation 3638 'bitconcatenate' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln578_52 = zext i53 %p_Result_143"   --->   Operation 3639 'zext' 'zext_ln578_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3640 [1/1] (1.10ns)   --->   "%man_V_39 = sub i54 0, i54 %zext_ln578_52"   --->   Operation 3640 'sub' 'man_V_39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3641 [1/1] (0.40ns)   --->   "%man_V_40 = select i1 %p_Result_142, i54 %man_V_39, i54 %zext_ln578_52"   --->   Operation 3641 'select' 'man_V_40' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3642 [1/1] (1.13ns)   --->   "%icmp_ln580_52 = icmp_eq  i63 %trunc_ln564_10, i63 0"   --->   Operation 3642 'icmp' 'icmp_ln580_52' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3643 [1/1] (0.80ns)   --->   "%F2_12 = sub i12 1075, i12 %zext_ln501_52"   --->   Operation 3643 'sub' 'F2_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3644 [1/1] (0.97ns)   --->   "%icmp_ln590_52 = icmp_sgt  i12 %F2_12, i12 8"   --->   Operation 3644 'icmp' 'icmp_ln590_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3645 [1/1] (0.80ns)   --->   "%add_ln590_52 = add i12 %F2_12, i12 4088"   --->   Operation 3645 'add' 'add_ln590_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3646 [1/1] (0.80ns)   --->   "%sub_ln590_52 = sub i12 8, i12 %F2_12"   --->   Operation 3646 'sub' 'sub_ln590_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3647 [1/1] (0.37ns)   --->   "%sh_amt_12 = select i1 %icmp_ln590_52, i12 %add_ln590_52, i12 %sub_ln590_52"   --->   Operation 3647 'select' 'sh_amt_12' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%sext_ln590_52 = sext i12 %sh_amt_12"   --->   Operation 3648 'sext' 'sext_ln590_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3649 [1/1] (0.97ns)   --->   "%icmp_ln591_52 = icmp_eq  i12 %F2_12, i12 8"   --->   Operation 3649 'icmp' 'icmp_ln591_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3650 [1/1] (0.00ns)   --->   "%trunc_ln592_11 = trunc i54 %man_V_40"   --->   Operation 3650 'trunc' 'trunc_ln592_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3651 [1/1] (0.97ns)   --->   "%icmp_ln594_52 = icmp_ult  i12 %sh_amt_12, i12 54"   --->   Operation 3651 'icmp' 'icmp_ln594_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_12, i32 4, i32 11"   --->   Operation 3652 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3653 [1/1] (0.84ns)   --->   "%icmp_ln612_11 = icmp_eq  i8 %tmp_78, i8 0"   --->   Operation 3653 'icmp' 'icmp_ln612_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%trunc_ln595_23 = trunc i12 %sh_amt_12"   --->   Operation 3654 'trunc' 'trunc_ln595_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%zext_ln595_52 = zext i6 %trunc_ln595_23"   --->   Operation 3655 'zext' 'zext_ln595_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%ashr_ln595_52 = ashr i54 %man_V_40, i54 %zext_ln595_52"   --->   Operation 3656 'ashr' 'ashr_ln595_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%trunc_ln595_24 = trunc i54 %ashr_ln595_52"   --->   Operation 3657 'trunc' 'trunc_ln595_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_62, i32 63"   --->   Operation 3658 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%select_ln597_11 = select i1 %tmp_79, i16 65535, i16 0"   --->   Operation 3659 'select' 'select_ln597_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%sext_ln590_52cast = trunc i31 %sext_ln590_52"   --->   Operation 3660 'trunc' 'sext_ln590_52cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%shl_ln613_52 = shl i16 %trunc_ln592_11, i16 %sext_ln590_52cast"   --->   Operation 3661 'shl' 'shl_ln613_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%xor_ln580_11 = xor i1 %icmp_ln580_52, i1 1"   --->   Operation 3662 'xor' 'xor_ln580_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%and_ln591_11 = and i1 %icmp_ln591_52, i1 %xor_ln580_11"   --->   Operation 3663 'and' 'and_ln591_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3664 [1/1] (0.28ns)   --->   "%or_ln591_11 = or i1 %icmp_ln580_52, i1 %icmp_ln591_52"   --->   Operation 3664 'or' 'or_ln591_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_11)   --->   "%xor_ln591_11 = xor i1 %or_ln591_11, i1 1"   --->   Operation 3665 'xor' 'xor_ln591_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3666 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_11 = and i1 %icmp_ln590_52, i1 %xor_ln591_11"   --->   Operation 3666 'and' 'and_ln590_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_56)   --->   "%and_ln594_12 = and i1 %and_ln590_11, i1 %icmp_ln594_52"   --->   Operation 3667 'and' 'and_ln594_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%or_ln590_11 = or i1 %or_ln591_11, i1 %icmp_ln590_52"   --->   Operation 3668 'or' 'or_ln590_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%xor_ln590_11 = xor i1 %or_ln590_11, i1 1"   --->   Operation 3669 'xor' 'xor_ln590_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%and_ln612_11 = and i1 %icmp_ln612_11, i1 %xor_ln590_11"   --->   Operation 3670 'and' 'and_ln612_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%select_ln580_55 = select i1 %icmp_ln580_52, i16 0, i16 %shl_ln613_52"   --->   Operation 3671 'select' 'select_ln580_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3672 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_21 = or i1 %icmp_ln580_52, i1 %and_ln612_11"   --->   Operation 3672 'or' 'or_ln580_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3673 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_56 = select i1 %and_ln594_12, i16 %trunc_ln595_24, i16 %select_ln597_11"   --->   Operation 3673 'select' 'select_ln580_56' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3674 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_57 = select i1 %and_ln591_11, i16 %trunc_ln592_11, i16 0"   --->   Operation 3674 'select' 'select_ln580_57' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3675 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_58 = select i1 %or_ln580_21, i16 %select_ln580_55, i16 %select_ln580_56"   --->   Operation 3675 'select' 'select_ln580_58' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node HH_V_61)   --->   "%or_ln580_22 = or i1 %or_ln580_21, i1 %and_ln590_11"   --->   Operation 3676 'or' 'or_ln580_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3677 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_61 = select i1 %or_ln580_22, i16 %select_ln580_58, i16 %select_ln580_57"   --->   Operation 3677 'select' 'HH_V_61' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3678 [1/1] (0.00ns)   --->   "%ireg_63 = bitcast i64 %temp_c6_o2_2"   --->   Operation 3678 'bitcast' 'ireg_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3679 [1/1] (0.00ns)   --->   "%trunc_ln564_11 = trunc i64 %ireg_63"   --->   Operation 3679 'trunc' 'trunc_ln564_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3680 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_63, i32 63"   --->   Operation 3680 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3681 [1/1] (0.00ns)   --->   "%exp_tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_63, i32 52, i32 62"   --->   Operation 3681 'partselect' 'exp_tmp_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3682 [1/1] (0.00ns)   --->   "%zext_ln501_55 = zext i11 %exp_tmp_20"   --->   Operation 3682 'zext' 'zext_ln501_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3683 [1/1] (0.00ns)   --->   "%trunc_ln574_13 = trunc i64 %ireg_63"   --->   Operation 3683 'trunc' 'trunc_ln574_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3684 [1/1] (0.00ns)   --->   "%p_Result_145 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_13"   --->   Operation 3684 'bitconcatenate' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3685 [1/1] (0.00ns)   --->   "%zext_ln578_55 = zext i53 %p_Result_145"   --->   Operation 3685 'zext' 'zext_ln578_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3686 [1/1] (1.10ns)   --->   "%man_V_42 = sub i54 0, i54 %zext_ln578_55"   --->   Operation 3686 'sub' 'man_V_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3687 [1/1] (0.40ns)   --->   "%man_V_43 = select i1 %p_Result_144, i54 %man_V_42, i54 %zext_ln578_55"   --->   Operation 3687 'select' 'man_V_43' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3688 [1/1] (1.13ns)   --->   "%icmp_ln580_55 = icmp_eq  i63 %trunc_ln564_11, i63 0"   --->   Operation 3688 'icmp' 'icmp_ln580_55' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3689 [1/1] (0.80ns)   --->   "%F2_13 = sub i12 1075, i12 %zext_ln501_55"   --->   Operation 3689 'sub' 'F2_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3690 [1/1] (0.97ns)   --->   "%icmp_ln590_55 = icmp_sgt  i12 %F2_13, i12 8"   --->   Operation 3690 'icmp' 'icmp_ln590_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3691 [1/1] (0.80ns)   --->   "%add_ln590_55 = add i12 %F2_13, i12 4088"   --->   Operation 3691 'add' 'add_ln590_55' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3692 [1/1] (0.80ns)   --->   "%sub_ln590_55 = sub i12 8, i12 %F2_13"   --->   Operation 3692 'sub' 'sub_ln590_55' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3693 [1/1] (0.37ns)   --->   "%sh_amt_13 = select i1 %icmp_ln590_55, i12 %add_ln590_55, i12 %sub_ln590_55"   --->   Operation 3693 'select' 'sh_amt_13' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%sext_ln590_55 = sext i12 %sh_amt_13"   --->   Operation 3694 'sext' 'sext_ln590_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3695 [1/1] (0.97ns)   --->   "%icmp_ln591_55 = icmp_eq  i12 %F2_13, i12 8"   --->   Operation 3695 'icmp' 'icmp_ln591_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln592_12 = trunc i54 %man_V_43"   --->   Operation 3696 'trunc' 'trunc_ln592_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3697 [1/1] (0.97ns)   --->   "%icmp_ln594_55 = icmp_ult  i12 %sh_amt_13, i12 54"   --->   Operation 3697 'icmp' 'icmp_ln594_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3698 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_13, i32 4, i32 11"   --->   Operation 3698 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3699 [1/1] (0.84ns)   --->   "%icmp_ln612_12 = icmp_eq  i8 %tmp_81, i8 0"   --->   Operation 3699 'icmp' 'icmp_ln612_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%trunc_ln595_25 = trunc i12 %sh_amt_13"   --->   Operation 3700 'trunc' 'trunc_ln595_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%zext_ln595_55 = zext i6 %trunc_ln595_25"   --->   Operation 3701 'zext' 'zext_ln595_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%ashr_ln595_55 = ashr i54 %man_V_43, i54 %zext_ln595_55"   --->   Operation 3702 'ashr' 'ashr_ln595_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%trunc_ln595_26 = trunc i54 %ashr_ln595_55"   --->   Operation 3703 'trunc' 'trunc_ln595_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_63, i32 63"   --->   Operation 3704 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%select_ln597_12 = select i1 %tmp_82, i16 65535, i16 0"   --->   Operation 3705 'select' 'select_ln597_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%sext_ln590_55cast = trunc i31 %sext_ln590_55"   --->   Operation 3706 'trunc' 'sext_ln590_55cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%shl_ln613_55 = shl i16 %trunc_ln592_12, i16 %sext_ln590_55cast"   --->   Operation 3707 'shl' 'shl_ln613_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%xor_ln580_12 = xor i1 %icmp_ln580_55, i1 1"   --->   Operation 3708 'xor' 'xor_ln580_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%and_ln591_12 = and i1 %icmp_ln591_55, i1 %xor_ln580_12"   --->   Operation 3709 'and' 'and_ln591_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3710 [1/1] (0.28ns)   --->   "%or_ln591_12 = or i1 %icmp_ln580_55, i1 %icmp_ln591_55"   --->   Operation 3710 'or' 'or_ln591_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_12)   --->   "%xor_ln591_12 = xor i1 %or_ln591_12, i1 1"   --->   Operation 3711 'xor' 'xor_ln591_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3712 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_12 = and i1 %icmp_ln590_55, i1 %xor_ln591_12"   --->   Operation 3712 'and' 'and_ln590_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_61)   --->   "%and_ln594_13 = and i1 %and_ln590_12, i1 %icmp_ln594_55"   --->   Operation 3713 'and' 'and_ln594_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%or_ln590_12 = or i1 %or_ln591_12, i1 %icmp_ln590_55"   --->   Operation 3714 'or' 'or_ln590_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%xor_ln590_12 = xor i1 %or_ln590_12, i1 1"   --->   Operation 3715 'xor' 'xor_ln590_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%and_ln612_12 = and i1 %icmp_ln612_12, i1 %xor_ln590_12"   --->   Operation 3716 'and' 'and_ln612_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%select_ln580_60 = select i1 %icmp_ln580_55, i16 0, i16 %shl_ln613_55"   --->   Operation 3717 'select' 'select_ln580_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3718 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_23 = or i1 %icmp_ln580_55, i1 %and_ln612_12"   --->   Operation 3718 'or' 'or_ln580_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3719 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_61 = select i1 %and_ln594_13, i16 %trunc_ln595_26, i16 %select_ln597_12"   --->   Operation 3719 'select' 'select_ln580_61' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3720 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_62 = select i1 %and_ln591_12, i16 %trunc_ln592_12, i16 0"   --->   Operation 3720 'select' 'select_ln580_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3721 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_63 = select i1 %or_ln580_23, i16 %select_ln580_60, i16 %select_ln580_61"   --->   Operation 3721 'select' 'select_ln580_63' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node HH_V_62)   --->   "%or_ln580_24 = or i1 %or_ln580_23, i1 %and_ln590_12"   --->   Operation 3722 'or' 'or_ln580_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3723 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_62 = select i1 %or_ln580_24, i16 %select_ln580_63, i16 %select_ln580_62"   --->   Operation 3723 'select' 'HH_V_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3724 [1/1] (0.00ns)   --->   "%ireg_64 = bitcast i64 %temp_c7_o1_2"   --->   Operation 3724 'bitcast' 'ireg_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3725 [1/1] (0.00ns)   --->   "%trunc_ln564_12 = trunc i64 %ireg_64"   --->   Operation 3725 'trunc' 'trunc_ln564_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3726 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_64, i32 63"   --->   Operation 3726 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3727 [1/1] (0.00ns)   --->   "%exp_tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_64, i32 52, i32 62"   --->   Operation 3727 'partselect' 'exp_tmp_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3728 [1/1] (0.00ns)   --->   "%zext_ln501_58 = zext i11 %exp_tmp_21"   --->   Operation 3728 'zext' 'zext_ln501_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3729 [1/1] (0.00ns)   --->   "%trunc_ln574_14 = trunc i64 %ireg_64"   --->   Operation 3729 'trunc' 'trunc_ln574_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3730 [1/1] (0.00ns)   --->   "%p_Result_147 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_14"   --->   Operation 3730 'bitconcatenate' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3731 [1/1] (0.00ns)   --->   "%zext_ln578_58 = zext i53 %p_Result_147"   --->   Operation 3731 'zext' 'zext_ln578_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3732 [1/1] (1.10ns)   --->   "%man_V_45 = sub i54 0, i54 %zext_ln578_58"   --->   Operation 3732 'sub' 'man_V_45' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3733 [1/1] (0.40ns)   --->   "%man_V_46 = select i1 %p_Result_146, i54 %man_V_45, i54 %zext_ln578_58"   --->   Operation 3733 'select' 'man_V_46' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3734 [1/1] (1.13ns)   --->   "%icmp_ln580_58 = icmp_eq  i63 %trunc_ln564_12, i63 0"   --->   Operation 3734 'icmp' 'icmp_ln580_58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3735 [1/1] (0.80ns)   --->   "%F2_14 = sub i12 1075, i12 %zext_ln501_58"   --->   Operation 3735 'sub' 'F2_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3736 [1/1] (0.97ns)   --->   "%icmp_ln590_58 = icmp_sgt  i12 %F2_14, i12 8"   --->   Operation 3736 'icmp' 'icmp_ln590_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3737 [1/1] (0.80ns)   --->   "%add_ln590_58 = add i12 %F2_14, i12 4088"   --->   Operation 3737 'add' 'add_ln590_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3738 [1/1] (0.80ns)   --->   "%sub_ln590_58 = sub i12 8, i12 %F2_14"   --->   Operation 3738 'sub' 'sub_ln590_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3739 [1/1] (0.37ns)   --->   "%sh_amt_14 = select i1 %icmp_ln590_58, i12 %add_ln590_58, i12 %sub_ln590_58"   --->   Operation 3739 'select' 'sh_amt_14' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%sext_ln590_58 = sext i12 %sh_amt_14"   --->   Operation 3740 'sext' 'sext_ln590_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3741 [1/1] (0.97ns)   --->   "%icmp_ln591_58 = icmp_eq  i12 %F2_14, i12 8"   --->   Operation 3741 'icmp' 'icmp_ln591_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3742 [1/1] (0.00ns)   --->   "%trunc_ln592_13 = trunc i54 %man_V_46"   --->   Operation 3742 'trunc' 'trunc_ln592_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3743 [1/1] (0.97ns)   --->   "%icmp_ln594_58 = icmp_ult  i12 %sh_amt_14, i12 54"   --->   Operation 3743 'icmp' 'icmp_ln594_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3744 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_14, i32 4, i32 11"   --->   Operation 3744 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3745 [1/1] (0.84ns)   --->   "%icmp_ln612_13 = icmp_eq  i8 %tmp_84, i8 0"   --->   Operation 3745 'icmp' 'icmp_ln612_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%trunc_ln595_27 = trunc i12 %sh_amt_14"   --->   Operation 3746 'trunc' 'trunc_ln595_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%zext_ln595_58 = zext i6 %trunc_ln595_27"   --->   Operation 3747 'zext' 'zext_ln595_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%ashr_ln595_58 = ashr i54 %man_V_46, i54 %zext_ln595_58"   --->   Operation 3748 'ashr' 'ashr_ln595_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%trunc_ln595_28 = trunc i54 %ashr_ln595_58"   --->   Operation 3749 'trunc' 'trunc_ln595_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_64, i32 63"   --->   Operation 3750 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%select_ln597_13 = select i1 %tmp_85, i16 65535, i16 0"   --->   Operation 3751 'select' 'select_ln597_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%sext_ln590_58cast = trunc i31 %sext_ln590_58"   --->   Operation 3752 'trunc' 'sext_ln590_58cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%shl_ln613_58 = shl i16 %trunc_ln592_13, i16 %sext_ln590_58cast"   --->   Operation 3753 'shl' 'shl_ln613_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_67)   --->   "%xor_ln580_13 = xor i1 %icmp_ln580_58, i1 1"   --->   Operation 3754 'xor' 'xor_ln580_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_67)   --->   "%and_ln591_13 = and i1 %icmp_ln591_58, i1 %xor_ln580_13"   --->   Operation 3755 'and' 'and_ln591_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3756 [1/1] (0.28ns)   --->   "%or_ln591_13 = or i1 %icmp_ln580_58, i1 %icmp_ln591_58"   --->   Operation 3756 'or' 'or_ln591_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_13)   --->   "%xor_ln591_13 = xor i1 %or_ln591_13, i1 1"   --->   Operation 3757 'xor' 'xor_ln591_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3758 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_13 = and i1 %icmp_ln590_58, i1 %xor_ln591_13"   --->   Operation 3758 'and' 'and_ln590_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%and_ln594_14 = and i1 %and_ln590_13, i1 %icmp_ln594_58"   --->   Operation 3759 'and' 'and_ln594_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%or_ln590_13 = or i1 %or_ln591_13, i1 %icmp_ln590_58"   --->   Operation 3760 'or' 'or_ln590_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%xor_ln590_13 = xor i1 %or_ln590_13, i1 1"   --->   Operation 3761 'xor' 'xor_ln590_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%and_ln612_13 = and i1 %icmp_ln612_13, i1 %xor_ln590_13"   --->   Operation 3762 'and' 'and_ln612_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%select_ln580_65 = select i1 %icmp_ln580_58, i16 0, i16 %shl_ln613_58"   --->   Operation 3763 'select' 'select_ln580_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3764 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_25 = or i1 %icmp_ln580_58, i1 %and_ln612_13"   --->   Operation 3764 'or' 'or_ln580_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3765 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_66 = select i1 %and_ln594_14, i16 %trunc_ln595_28, i16 %select_ln597_13"   --->   Operation 3765 'select' 'select_ln580_66' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3766 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_67 = select i1 %and_ln591_13, i16 %trunc_ln592_13, i16 0"   --->   Operation 3766 'select' 'select_ln580_67' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3767 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_68 = select i1 %or_ln580_25, i16 %select_ln580_65, i16 %select_ln580_66"   --->   Operation 3767 'select' 'select_ln580_68' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node HH_V_63)   --->   "%or_ln580_26 = or i1 %or_ln580_25, i1 %and_ln590_13"   --->   Operation 3768 'or' 'or_ln580_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3769 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_63 = select i1 %or_ln580_26, i16 %select_ln580_68, i16 %select_ln580_67"   --->   Operation 3769 'select' 'HH_V_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3770 [1/1] (0.00ns)   --->   "%ireg_65 = bitcast i64 %temp_c7_o2_2"   --->   Operation 3770 'bitcast' 'ireg_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3771 [1/1] (0.00ns)   --->   "%trunc_ln564_13 = trunc i64 %ireg_65"   --->   Operation 3771 'trunc' 'trunc_ln564_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3772 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_65, i32 63"   --->   Operation 3772 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3773 [1/1] (0.00ns)   --->   "%exp_tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_65, i32 52, i32 62"   --->   Operation 3773 'partselect' 'exp_tmp_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln501_61 = zext i11 %exp_tmp_22"   --->   Operation 3774 'zext' 'zext_ln501_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3775 [1/1] (0.00ns)   --->   "%trunc_ln574_15 = trunc i64 %ireg_65"   --->   Operation 3775 'trunc' 'trunc_ln574_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3776 [1/1] (0.00ns)   --->   "%p_Result_149 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_15"   --->   Operation 3776 'bitconcatenate' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3777 [1/1] (0.00ns)   --->   "%zext_ln578_61 = zext i53 %p_Result_149"   --->   Operation 3777 'zext' 'zext_ln578_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3778 [1/1] (1.10ns)   --->   "%man_V_48 = sub i54 0, i54 %zext_ln578_61"   --->   Operation 3778 'sub' 'man_V_48' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3779 [1/1] (0.40ns)   --->   "%man_V_49 = select i1 %p_Result_148, i54 %man_V_48, i54 %zext_ln578_61"   --->   Operation 3779 'select' 'man_V_49' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3780 [1/1] (1.13ns)   --->   "%icmp_ln580_61 = icmp_eq  i63 %trunc_ln564_13, i63 0"   --->   Operation 3780 'icmp' 'icmp_ln580_61' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3781 [1/1] (0.80ns)   --->   "%F2_15 = sub i12 1075, i12 %zext_ln501_61"   --->   Operation 3781 'sub' 'F2_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3782 [1/1] (0.97ns)   --->   "%icmp_ln590_61 = icmp_sgt  i12 %F2_15, i12 8"   --->   Operation 3782 'icmp' 'icmp_ln590_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3783 [1/1] (0.80ns)   --->   "%add_ln590_61 = add i12 %F2_15, i12 4088"   --->   Operation 3783 'add' 'add_ln590_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3784 [1/1] (0.80ns)   --->   "%sub_ln590_61 = sub i12 8, i12 %F2_15"   --->   Operation 3784 'sub' 'sub_ln590_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3785 [1/1] (0.37ns)   --->   "%sh_amt_15 = select i1 %icmp_ln590_61, i12 %add_ln590_61, i12 %sub_ln590_61"   --->   Operation 3785 'select' 'sh_amt_15' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%sext_ln590_61 = sext i12 %sh_amt_15"   --->   Operation 3786 'sext' 'sext_ln590_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3787 [1/1] (0.97ns)   --->   "%icmp_ln591_61 = icmp_eq  i12 %F2_15, i12 8"   --->   Operation 3787 'icmp' 'icmp_ln591_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3788 [1/1] (0.00ns)   --->   "%trunc_ln592_14 = trunc i54 %man_V_49"   --->   Operation 3788 'trunc' 'trunc_ln592_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3789 [1/1] (0.97ns)   --->   "%icmp_ln594_61 = icmp_ult  i12 %sh_amt_15, i12 54"   --->   Operation 3789 'icmp' 'icmp_ln594_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3790 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_15, i32 4, i32 11"   --->   Operation 3790 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3791 [1/1] (0.84ns)   --->   "%icmp_ln612_14 = icmp_eq  i8 %tmp_87, i8 0"   --->   Operation 3791 'icmp' 'icmp_ln612_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_2)   --->   "%trunc_ln595_29 = trunc i12 %sh_amt_15"   --->   Operation 3792 'trunc' 'trunc_ln595_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_2)   --->   "%zext_ln595_61 = zext i6 %trunc_ln595_29"   --->   Operation 3793 'zext' 'zext_ln595_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_2)   --->   "%ashr_ln595_61 = ashr i54 %man_V_49, i54 %zext_ln595_61"   --->   Operation 3794 'ashr' 'ashr_ln595_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_2)   --->   "%trunc_ln595_30 = trunc i54 %ashr_ln595_61"   --->   Operation 3795 'trunc' 'trunc_ln595_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_65, i32 63"   --->   Operation 3796 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%select_ln597_14 = select i1 %tmp_88, i16 65535, i16 0"   --->   Operation 3797 'select' 'select_ln597_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%sext_ln590_61cast = trunc i31 %sext_ln590_61"   --->   Operation 3798 'trunc' 'sext_ln590_61cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%shl_ln613_61 = shl i16 %trunc_ln592_14, i16 %sext_ln590_61cast"   --->   Operation 3799 'shl' 'shl_ln613_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%xor_ln580_14 = xor i1 %icmp_ln580_61, i1 1"   --->   Operation 3800 'xor' 'xor_ln580_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%and_ln591_14 = and i1 %icmp_ln591_61, i1 %xor_ln580_14"   --->   Operation 3801 'and' 'and_ln591_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3802 [1/1] (0.28ns)   --->   "%or_ln591_14 = or i1 %icmp_ln580_61, i1 %icmp_ln591_61"   --->   Operation 3802 'or' 'or_ln591_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_14)   --->   "%xor_ln591_14 = xor i1 %or_ln591_14, i1 1"   --->   Operation 3803 'xor' 'xor_ln591_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3804 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_14 = and i1 %icmp_ln590_61, i1 %xor_ln591_14"   --->   Operation 3804 'and' 'and_ln590_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3805 [1/1] (0.28ns)   --->   "%and_ln594_15 = and i1 %and_ln590_14, i1 %icmp_ln594_61"   --->   Operation 3805 'and' 'and_ln594_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node or_ln612)   --->   "%xor_ln594_1 = xor i1 %icmp_ln594_61, i1 1"   --->   Operation 3806 'xor' 'xor_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node or_ln612)   --->   "%and_ln594_16 = and i1 %and_ln590_14, i1 %xor_ln594_1"   --->   Operation 3807 'and' 'and_ln594_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_14)   --->   "%or_ln590_14 = or i1 %or_ln591_14, i1 %icmp_ln590_61"   --->   Operation 3808 'or' 'or_ln590_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_14)   --->   "%xor_ln590_14 = xor i1 %or_ln590_14, i1 1"   --->   Operation 3809 'xor' 'xor_ln590_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3810 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_14 = and i1 %icmp_ln612_14, i1 %xor_ln590_14"   --->   Operation 3810 'and' 'and_ln612_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%select_ln612_1 = select i1 %and_ln612_14, i16 %shl_ln613_61, i16 %select_ln597_14"   --->   Operation 3811 'select' 'select_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3812 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612 = or i1 %and_ln612_14, i1 %and_ln594_16"   --->   Operation 3812 'or' 'or_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3813 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln612_2 = select i1 %and_ln594_15, i16 %trunc_ln595_30, i16 %trunc_ln592_14"   --->   Operation 3813 'select' 'select_ln612_2' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%or_ln612_1 = or i1 %and_ln594_15, i1 %and_ln591_14"   --->   Operation 3814 'or' 'or_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3815 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln612_3 = select i1 %or_ln612, i16 %select_ln612_1, i16 %select_ln612_2"   --->   Operation 3815 'select' 'select_ln612_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3816 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_2 = or i1 %or_ln612, i1 %or_ln612_1"   --->   Operation 3816 'or' 'or_ln612_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3817 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln612_4 = select i1 %or_ln612_2, i16 %select_ln612_3, i16 0"   --->   Operation 3817 'select' 'select_ln612_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3818 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_42_load, i16 %agg_tmp692_0_i" [src/QRD.cpp:187]   --->   Operation 3818 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3819 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %select_ln612_4, i16 %agg_tmp605_0_i" [src/QRD.cpp:187]   --->   Operation 3819 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3820 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_36_load, i16 %agg_tmp672_0_i" [src/QRD.cpp:187]   --->   Operation 3820 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3821 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_58, i16 %HH_V_51" [src/QRD.cpp:187]   --->   Operation 3821 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3822 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_35_load, i16 %agg_tmp582_0_i" [src/QRD.cpp:187]   --->   Operation 3822 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3823 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_62, i16 %HH_V_50" [src/QRD.cpp:187]   --->   Operation 3823 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3824 [1/1] (0.62ns)   --->   "%store_ln187 = store i16 %HH_V_56, i16 %HH_V_49" [src/QRD.cpp:187]   --->   Operation 3824 'store' 'store_ln187' <Predicate = true> <Delay = 0.62>
ST_31 : Operation 3825 [1/1] (0.42ns)   --->   "%store_ln187 = store i16 %HH_V_60, i16 %HH_V_45" [src/QRD.cpp:187]   --->   Operation 3825 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_31 : Operation 3826 [1/1] (0.42ns)   --->   "%br_ln187 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2543.i" [src/QRD.cpp:187]   --->   Operation 3826 'br' 'br_ln187' <Predicate = true> <Delay = 0.42>

State 32 <SV = 7> <Delay = 4.28>
ST_32 : Operation 3827 [1/1] (0.00ns)   --->   "%agg_tmp654_0_i = phi i16 %HH_V_91_i, void %arrayidx526278.exit.i, i16 %HH_V_32_load, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2519.i_ifconv"   --->   Operation 3827 'phi' 'agg_tmp654_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3828 [1/1] (0.00ns)   --->   "%agg_tmp567_0_i = phi i16 %p_0_0_03435207830423050306230833107_i, void %arrayidx526278.exit.i, i16 %HH_V_54, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2519.i_ifconv"   --->   Operation 3828 'phi' 'agg_tmp567_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3829 [1/1] (0.00ns)   --->   "%agg_tmp564_0_i = phi i16 %HH_V_90_i, void %arrayidx526278.exit.i, i16 %HH_V_31_load, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2519.i_ifconv"   --->   Operation 3829 'phi' 'agg_tmp564_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3830 [1/1] (0.00ns)   --->   "%i_19 = load i4 %i_16" [src/QRD.cpp:191]   --->   Operation 3830 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3831 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_19, i32 3" [src/QRD.cpp:187]   --->   Operation 3831 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3832 [1/1] (0.00ns)   --->   "%empty_407 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 3832 'speclooptripcount' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3833 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_90, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2543.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2567.i_ifconv" [src/QRD.cpp:187]   --->   Operation 3833 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3834 [1/1] (0.00ns)   --->   "%p_load1157 = load i16 %empty_405" [src/QRD.cpp:188]   --->   Operation 3834 'load' 'p_load1157' <Predicate = (!tmp_90)> <Delay = 0.00>
ST_32 : Operation 3835 [1/1] (0.00ns)   --->   "%HH_V_45_load = load i16 %HH_V_45" [src/QRD.cpp:188]   --->   Operation 3835 'load' 'HH_V_45_load' <Predicate = (!tmp_90)> <Delay = 0.00>
ST_32 : Operation 3836 [1/1] (0.00ns)   --->   "%p_load1153 = load i16 %empty_406" [src/QRD.cpp:188]   --->   Operation 3836 'load' 'p_load1153' <Predicate = (!tmp_90)> <Delay = 0.00>
ST_32 : Operation 3837 [1/1] (0.67ns)   --->   "%agg_tmp494_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp564_0_i, i16 0, i16 %agg_tmp567_0_i, i16 0, i16 %agg_tmp654_0_i, i4 %i_19" [src/QRD.cpp:188]   --->   Operation 3837 'mux' 'agg_tmp494_i' <Predicate = (!tmp_90)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3838 [1/1] (0.67ns)   --->   "%agg_tmp498_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %p_load1157, i16 0, i16 %HH_V_45_load, i16 0, i16 %p_load1153, i4 %i_19" [src/QRD.cpp:188]   --->   Operation 3838 'mux' 'agg_tmp498_i' <Predicate = (!tmp_90)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3839 [2/2] (3.61ns)   --->   "%call_ret19_i = call i128 @CORDIC_V, i16 %agg_tmp494_i, i16 %agg_tmp498_i, i8 %cordic_phase_V30" [src/QRD.cpp:188]   --->   Operation 3839 'call' 'call_ret19_i' <Predicate = (!tmp_90)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 3840 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 3840 'alloca' 'i_17' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3841 [1/1] (0.00ns)   --->   "%HH_V_64 = alloca i32 1"   --->   Operation 3841 'alloca' 'HH_V_64' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3842 [1/1] (0.00ns)   --->   "%HH_V_65 = alloca i32 1"   --->   Operation 3842 'alloca' 'HH_V_65' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3843 [1/1] (0.00ns)   --->   "%HH_V_66 = alloca i32 1"   --->   Operation 3843 'alloca' 'HH_V_66' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3844 [1/1] (0.00ns)   --->   "%HH_V_67 = alloca i32 1"   --->   Operation 3844 'alloca' 'HH_V_67' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3845 [1/1] (0.00ns)   --->   "%HH_V_68 = alloca i32 1"   --->   Operation 3845 'alloca' 'HH_V_68' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3846 [1/1] (0.00ns)   --->   "%agg_tmp806_0_i = alloca i32 1"   --->   Operation 3846 'alloca' 'agg_tmp806_0_i' <Predicate = (tmp_90)> <Delay = 0.00>
ST_32 : Operation 3847 [2/2] (3.61ns)   --->   "%call_ret20_i = call i128 @CORDIC_V, i16 %agg_tmp564_0_i, i16 %agg_tmp567_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:196]   --->   Operation 3847 'call' 'call_ret20_i' <Predicate = (tmp_90)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 3848 [1/1] (0.42ns)   --->   "%store_ln221 = store i4 4, i4 %i_17" [src/QRD.cpp:221]   --->   Operation 3848 'store' 'store_ln221' <Predicate = (tmp_90)> <Delay = 0.42>

State 33 <SV = 8> <Delay = 13.1>
ST_33 : Operation 3849 [1/1] (0.00ns)   --->   "%agg_tmp572_0_i_load_1 = load i16 %agg_tmp572_0_i" [src/QRD.cpp:189]   --->   Operation 3849 'load' 'agg_tmp572_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3850 [1/1] (0.00ns)   --->   "%HH_V_49_load_1 = load i16 %HH_V_49" [src/QRD.cpp:189]   --->   Operation 3850 'load' 'HH_V_49_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3851 [1/1] (0.00ns)   --->   "%agg_tmp662_0_i_load_1 = load i16 %agg_tmp662_0_i" [src/QRD.cpp:189]   --->   Operation 3851 'load' 'agg_tmp662_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3852 [1/1] (0.00ns)   --->   "%agg_tmp592_0_i_load_1 = load i16 %agg_tmp592_0_i" [src/QRD.cpp:189]   --->   Operation 3852 'load' 'agg_tmp592_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3853 [1/1] (0.00ns)   --->   "%HH_V_50_load_1 = load i16 %HH_V_50" [src/QRD.cpp:189]   --->   Operation 3853 'load' 'HH_V_50_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3854 [1/1] (0.00ns)   --->   "%agg_tmp682_0_i_load_1 = load i16 %agg_tmp682_0_i" [src/QRD.cpp:189]   --->   Operation 3854 'load' 'agg_tmp682_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3855 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [src/QRD.cpp:118]   --->   Operation 3855 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3856 [1/2] (9.11ns)   --->   "%call_ret19_i = call i128 @CORDIC_V, i16 %agg_tmp494_i, i16 %agg_tmp498_i, i8 %cordic_phase_V30" [src/QRD.cpp:188]   --->   Operation 3856 'call' 'call_ret19_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 3857 [1/1] (0.00ns)   --->   "%temp_c1_o1_11 = extractvalue i128 %call_ret19_i" [src/QRD.cpp:188]   --->   Operation 3857 'extractvalue' 'temp_c1_o1_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3858 [1/1] (0.00ns)   --->   "%temp_c1_o2_3 = extractvalue i128 %call_ret19_i" [src/QRD.cpp:188]   --->   Operation 3858 'extractvalue' 'temp_c1_o2_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3859 [1/1] (0.67ns)   --->   "%agg_tmp505_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp572_0_i_load_1, i16 0, i16 %HH_V_49_load_1, i16 0, i16 %agg_tmp662_0_i_load_1, i4 %i_19" [src/QRD.cpp:189]   --->   Operation 3859 'mux' 'agg_tmp505_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3860 [1/1] (0.67ns)   --->   "%agg_tmp509_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp592_0_i_load_1, i16 0, i16 %HH_V_50_load_1, i16 0, i16 %agg_tmp682_0_i_load_1, i4 %i_19" [src/QRD.cpp:189]   --->   Operation 3860 'mux' 'agg_tmp509_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3861 [1/1] (0.00ns)   --->   "%bitcast_ln189 = bitcast i64 %temp_c1_o2_3" [src/QRD.cpp:189]   --->   Operation 3861 'bitcast' 'bitcast_ln189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3862 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %bitcast_ln189" [src/QRD.cpp:189]   --->   Operation 3862 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3863 [1/1] (0.37ns)   --->   "%ireg_66 = xor i64 %bitcast_ln189, i64 9223372036854775808" [src/QRD.cpp:189]   --->   Operation 3863 'xor' 'ireg_66' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln189, i32 63"   --->   Operation 3864 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3865 [1/1] (0.00ns)   --->   "%exp_tmp_112 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_66, i32 52, i32 62"   --->   Operation 3865 'partselect' 'exp_tmp_112' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln501_64 = zext i11 %exp_tmp_112"   --->   Operation 3866 'zext' 'zext_ln501_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3867 [1/1] (0.00ns)   --->   "%trunc_ln574_37 = trunc i64 %ireg_66"   --->   Operation 3867 'trunc' 'trunc_ln574_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3868 [1/1] (0.00ns)   --->   "%p_Result_150 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_37"   --->   Operation 3868 'bitconcatenate' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln578_64 = zext i53 %p_Result_150"   --->   Operation 3869 'zext' 'zext_ln578_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3870 [1/1] (1.10ns)   --->   "%man_V_116 = sub i54 0, i54 %zext_ln578_64"   --->   Operation 3870 'sub' 'man_V_116' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3871 [1/1] (0.40ns)   --->   "%man_V_119 = select i1 %tmp_152, i54 %zext_ln578_64, i54 %man_V_116"   --->   Operation 3871 'select' 'man_V_119' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3872 [1/1] (1.13ns)   --->   "%icmp_ln580_64 = icmp_eq  i63 %trunc_ln189, i63 0"   --->   Operation 3872 'icmp' 'icmp_ln580_64' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3873 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_64, void, void %ap_fixed_base.exit6614.i"   --->   Operation 3873 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_33 : Operation 3874 [1/1] (0.80ns)   --->   "%F2_38 = sub i12 1075, i12 %zext_ln501_64"   --->   Operation 3874 'sub' 'F2_38' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3875 [1/1] (0.97ns)   --->   "%icmp_ln590_79 = icmp_sgt  i12 %F2_38, i12 8"   --->   Operation 3875 'icmp' 'icmp_ln590_79' <Predicate = (!icmp_ln580_64)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3876 [1/1] (0.80ns)   --->   "%add_ln590_79 = add i12 %F2_38, i12 4088"   --->   Operation 3876 'add' 'add_ln590_79' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3877 [1/1] (0.80ns)   --->   "%sub_ln590_79 = sub i12 8, i12 %F2_38"   --->   Operation 3877 'sub' 'sub_ln590_79' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3878 [1/1] (0.37ns)   --->   "%sh_amt_38 = select i1 %icmp_ln590_79, i12 %add_ln590_79, i12 %sub_ln590_79"   --->   Operation 3878 'select' 'sh_amt_38' <Predicate = (!icmp_ln580_64)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln590_79 = sext i12 %sh_amt_38"   --->   Operation 3879 'sext' 'sext_ln590_79' <Predicate = (!icmp_ln580_64)> <Delay = 0.00>
ST_33 : Operation 3880 [1/1] (0.97ns)   --->   "%icmp_ln591_79 = icmp_eq  i12 %F2_38, i12 8"   --->   Operation 3880 'icmp' 'icmp_ln591_79' <Predicate = (!icmp_ln580_64)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3881 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_79, void, void"   --->   Operation 3881 'br' 'br_ln191' <Predicate = (!icmp_ln580_64)> <Delay = 0.00>
ST_33 : Operation 3882 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_79, void, void"   --->   Operation 3882 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79)> <Delay = 0.00>
ST_33 : Operation 3883 [1/1] (0.00ns)   --->   "%trunc_ln611_2 = trunc i54 %man_V_119"   --->   Operation 3883 'trunc' 'trunc_ln611_2' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79)> <Delay = 0.00>
ST_33 : Operation 3884 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_38, i32 4, i32 11"   --->   Operation 3884 'partselect' 'tmp_179' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79)> <Delay = 0.00>
ST_33 : Operation 3885 [1/1] (0.84ns)   --->   "%icmp_ln612_44 = icmp_eq  i8 %tmp_179, i8 0"   --->   Operation 3885 'icmp' 'icmp_ln612_44' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3886 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_44, void %ap_fixed_base.exit6614.i, void"   --->   Operation 3886 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79)> <Delay = 0.57>
ST_33 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln590_79cast = trunc i31 %sext_ln590_79"   --->   Operation 3887 'trunc' 'sext_ln590_79cast' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79 & icmp_ln612_44)> <Delay = 0.00>
ST_33 : Operation 3888 [1/1] (0.90ns)   --->   "%shl_ln613_79 = shl i16 %trunc_ln611_2, i16 %sext_ln590_79cast"   --->   Operation 3888 'shl' 'shl_ln613_79' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79 & icmp_ln612_44)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3889 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6614.i"   --->   Operation 3889 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & !icmp_ln590_79 & icmp_ln612_44)> <Delay = 0.57>
ST_33 : Operation 3890 [1/1] (0.97ns)   --->   "%icmp_ln594_79 = icmp_ult  i12 %sh_amt_38, i12 54"   --->   Operation 3890 'icmp' 'icmp_ln594_79' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3891 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_79, void, void"   --->   Operation 3891 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79)> <Delay = 0.00>
ST_33 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_66, i32 63"   --->   Operation 3892 'bitselect' 'tmp_181' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & !icmp_ln594_79)> <Delay = 0.00>
ST_33 : Operation 3893 [1/1] (0.17ns)   --->   "%select_ln597_44 = select i1 %tmp_181, i16 65535, i16 0"   --->   Operation 3893 'select' 'select_ln597_44' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & !icmp_ln594_79)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3894 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6614.i"   --->   Operation 3894 'br' 'br_ln0' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & !icmp_ln594_79)> <Delay = 0.57>
ST_33 : Operation 3895 [1/1] (0.00ns)   --->   "%trunc_ln595_89 = trunc i12 %sh_amt_38"   --->   Operation 3895 'trunc' 'trunc_ln595_89' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & icmp_ln594_79)> <Delay = 0.00>
ST_33 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln595_79 = zext i6 %trunc_ln595_89"   --->   Operation 3896 'zext' 'zext_ln595_79' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & icmp_ln594_79)> <Delay = 0.00>
ST_33 : Operation 3897 [1/1] (1.50ns)   --->   "%ashr_ln595_79 = ashr i54 %man_V_119, i54 %zext_ln595_79"   --->   Operation 3897 'ashr' 'ashr_ln595_79' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & icmp_ln594_79)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3898 [1/1] (0.00ns)   --->   "%trunc_ln595_90 = trunc i54 %ashr_ln595_79"   --->   Operation 3898 'trunc' 'trunc_ln595_90' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & icmp_ln594_79)> <Delay = 0.00>
ST_33 : Operation 3899 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6614.i"   --->   Operation 3899 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_79 & icmp_ln590_79 & icmp_ln594_79)> <Delay = 0.57>
ST_33 : Operation 3900 [1/1] (0.00ns)   --->   "%trunc_ln592_44 = trunc i54 %man_V_119"   --->   Operation 3900 'trunc' 'trunc_ln592_44' <Predicate = (!icmp_ln580_64 & icmp_ln591_79)> <Delay = 0.00>
ST_33 : Operation 3901 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6614.i"   --->   Operation 3901 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & icmp_ln591_79)> <Delay = 0.57>

State 34 <SV = 9> <Delay = 2.59>
ST_34 : Operation 3902 [1/1] (0.00ns)   --->   "%this_V_15_0_i = phi i16 %trunc_ln592_44, void, i16 %select_ln597_44, void, i16 %trunc_ln595_90, void, i16 %shl_ln613_79, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2543.split.i, i16 0, void"   --->   Operation 3902 'phi' 'this_V_15_0_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3903 [2/2] (2.59ns)   --->   "%call_ret21_i = call i128 @CORDIC_R, i16 %agg_tmp505_i, i16 %agg_tmp509_i, i16 %this_V_15_0_i, i8 %cordic_phase_V" [src/QRD.cpp:189]   --->   Operation 3903 'call' 'call_ret21_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 10> <Delay = 9.11>
ST_35 : Operation 3904 [1/1] (0.00ns)   --->   "%agg_tmp582_0_i_load_1 = load i16 %agg_tmp582_0_i" [src/QRD.cpp:190]   --->   Operation 3904 'load' 'agg_tmp582_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3905 [1/1] (0.00ns)   --->   "%HH_V_51_load_1 = load i16 %HH_V_51" [src/QRD.cpp:190]   --->   Operation 3905 'load' 'HH_V_51_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3906 [1/1] (0.00ns)   --->   "%agg_tmp672_0_i_load_1 = load i16 %agg_tmp672_0_i" [src/QRD.cpp:190]   --->   Operation 3906 'load' 'agg_tmp672_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3907 [1/1] (0.00ns)   --->   "%agg_tmp602_0_i_load_1 = load i16 %agg_tmp602_0_i" [src/QRD.cpp:190]   --->   Operation 3907 'load' 'agg_tmp602_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3908 [1/1] (0.00ns)   --->   "%agg_tmp605_0_i_load_1 = load i16 %agg_tmp605_0_i" [src/QRD.cpp:190]   --->   Operation 3908 'load' 'agg_tmp605_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3909 [1/1] (0.00ns)   --->   "%agg_tmp692_0_i_load_1 = load i16 %agg_tmp692_0_i" [src/QRD.cpp:190]   --->   Operation 3909 'load' 'agg_tmp692_0_i_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3910 [1/2] (9.11ns)   --->   "%call_ret21_i = call i128 @CORDIC_R, i16 %agg_tmp505_i, i16 %agg_tmp509_i, i16 %this_V_15_0_i, i8 %cordic_phase_V" [src/QRD.cpp:189]   --->   Operation 3910 'call' 'call_ret21_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 3911 [1/1] (0.00ns)   --->   "%temp_c2_o1_10 = extractvalue i128 %call_ret21_i" [src/QRD.cpp:189]   --->   Operation 3911 'extractvalue' 'temp_c2_o1_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3912 [1/1] (0.00ns)   --->   "%temp_c2_o2_10 = extractvalue i128 %call_ret21_i" [src/QRD.cpp:189]   --->   Operation 3912 'extractvalue' 'temp_c2_o2_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3913 [1/1] (0.67ns)   --->   "%agg_tmp518_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp582_0_i_load_1, i16 0, i16 %HH_V_51_load_1, i16 0, i16 %agg_tmp672_0_i_load_1, i4 %i_19" [src/QRD.cpp:190]   --->   Operation 3913 'mux' 'agg_tmp518_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3914 [1/1] (0.67ns)   --->   "%agg_tmp522_i = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp602_0_i_load_1, i16 0, i16 %agg_tmp605_0_i_load_1, i16 0, i16 %agg_tmp692_0_i_load_1, i4 %i_19" [src/QRD.cpp:190]   --->   Operation 3914 'mux' 'agg_tmp522_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3915 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_64, void, void %ap_fixed_base.exit6585.i"   --->   Operation 3915 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_35 : Operation 3916 [1/1] (0.80ns)   --->   "%F2_132 = sub i12 1075, i12 %zext_ln501_64"   --->   Operation 3916 'sub' 'F2_132' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3917 [1/1] (0.97ns)   --->   "%icmp_ln590_81 = icmp_sgt  i12 %F2_132, i12 8"   --->   Operation 3917 'icmp' 'icmp_ln590_81' <Predicate = (!icmp_ln580_64)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3918 [1/1] (0.80ns)   --->   "%add_ln590_81 = add i12 %F2_132, i12 4088"   --->   Operation 3918 'add' 'add_ln590_81' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3919 [1/1] (0.80ns)   --->   "%sub_ln590_81 = sub i12 8, i12 %F2_132"   --->   Operation 3919 'sub' 'sub_ln590_81' <Predicate = (!icmp_ln580_64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3920 [1/1] (0.37ns)   --->   "%sh_amt_132 = select i1 %icmp_ln590_81, i12 %add_ln590_81, i12 %sub_ln590_81"   --->   Operation 3920 'select' 'sh_amt_132' <Predicate = (!icmp_ln580_64)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln590_81 = sext i12 %sh_amt_132"   --->   Operation 3921 'sext' 'sext_ln590_81' <Predicate = (!icmp_ln580_64)> <Delay = 0.00>
ST_35 : Operation 3922 [1/1] (0.97ns)   --->   "%icmp_ln591_81 = icmp_eq  i12 %F2_132, i12 8"   --->   Operation 3922 'icmp' 'icmp_ln591_81' <Predicate = (!icmp_ln580_64)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3923 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_81, void, void"   --->   Operation 3923 'br' 'br_ln191' <Predicate = (!icmp_ln580_64)> <Delay = 0.00>
ST_35 : Operation 3924 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_81, void, void"   --->   Operation 3924 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81)> <Delay = 0.00>
ST_35 : Operation 3925 [1/1] (0.00ns)   --->   "%trunc_ln611_6 = trunc i54 %man_V_119"   --->   Operation 3925 'trunc' 'trunc_ln611_6' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_35 : Operation 3926 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_132, i32 4, i32 11"   --->   Operation 3926 'partselect' 'tmp_188' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_35 : Operation 3927 [1/1] (0.84ns)   --->   "%icmp_ln612_48 = icmp_eq  i8 %tmp_188, i8 0"   --->   Operation 3927 'icmp' 'icmp_ln612_48' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3928 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_48, void %ap_fixed_base.exit6585.i, void"   --->   Operation 3928 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.57>
ST_35 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln590_81cast = trunc i31 %sext_ln590_81"   --->   Operation 3929 'trunc' 'sext_ln590_81cast' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_48)> <Delay = 0.00>
ST_35 : Operation 3930 [1/1] (0.90ns)   --->   "%shl_ln613_81 = shl i16 %trunc_ln611_6, i16 %sext_ln590_81cast"   --->   Operation 3930 'shl' 'shl_ln613_81' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_48)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3931 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6585.i"   --->   Operation 3931 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_48)> <Delay = 0.57>
ST_35 : Operation 3932 [1/1] (0.97ns)   --->   "%icmp_ln594_81 = icmp_ult  i12 %sh_amt_132, i12 54"   --->   Operation 3932 'icmp' 'icmp_ln594_81' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3933 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_81, void, void"   --->   Operation 3933 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81)> <Delay = 0.00>
ST_35 : Operation 3934 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_66, i32 63"   --->   Operation 3934 'bitselect' 'tmp_190' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.00>
ST_35 : Operation 3935 [1/1] (0.17ns)   --->   "%select_ln597_48 = select i1 %tmp_190, i16 65535, i16 0"   --->   Operation 3935 'select' 'select_ln597_48' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3936 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6585.i"   --->   Operation 3936 'br' 'br_ln0' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.57>
ST_35 : Operation 3937 [1/1] (0.00ns)   --->   "%trunc_ln595_97 = trunc i12 %sh_amt_132"   --->   Operation 3937 'trunc' 'trunc_ln595_97' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_35 : Operation 3938 [1/1] (0.00ns)   --->   "%zext_ln595_81 = zext i6 %trunc_ln595_97"   --->   Operation 3938 'zext' 'zext_ln595_81' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_35 : Operation 3939 [1/1] (1.50ns)   --->   "%ashr_ln595_81 = ashr i54 %man_V_119, i54 %zext_ln595_81"   --->   Operation 3939 'ashr' 'ashr_ln595_81' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3940 [1/1] (0.00ns)   --->   "%trunc_ln595_98 = trunc i54 %ashr_ln595_81"   --->   Operation 3940 'trunc' 'trunc_ln595_98' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_35 : Operation 3941 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6585.i"   --->   Operation 3941 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.57>
ST_35 : Operation 3942 [1/1] (0.00ns)   --->   "%trunc_ln592_48 = trunc i54 %man_V_119"   --->   Operation 3942 'trunc' 'trunc_ln592_48' <Predicate = (!icmp_ln580_64 & icmp_ln591_81)> <Delay = 0.00>
ST_35 : Operation 3943 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6585.i"   --->   Operation 3943 'br' 'br_ln191' <Predicate = (!icmp_ln580_64 & icmp_ln591_81)> <Delay = 0.57>

State 36 <SV = 11> <Delay = 2.59>
ST_36 : Operation 3944 [1/1] (0.00ns)   --->   "%this_V_17_0_i = phi i16 %trunc_ln592_48, void, i16 %select_ln597_48, void, i16 %trunc_ln595_98, void, i16 %shl_ln613_81, void, i16 0, void %ap_fixed_base.exit6614.i, i16 0, void"   --->   Operation 3944 'phi' 'this_V_17_0_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3945 [2/2] (2.59ns)   --->   "%call_ret23_i = call i128 @CORDIC_R, i16 %agg_tmp518_i, i16 %agg_tmp522_i, i16 %this_V_17_0_i, i8 %cordic_phase_V" [src/QRD.cpp:190]   --->   Operation 3945 'call' 'call_ret23_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 12> <Delay = 9.11>
ST_37 : Operation 3946 [1/2] (9.11ns)   --->   "%call_ret23_i = call i128 @CORDIC_R, i16 %agg_tmp518_i, i16 %agg_tmp522_i, i16 %this_V_17_0_i, i8 %cordic_phase_V" [src/QRD.cpp:190]   --->   Operation 3946 'call' 'call_ret23_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 3947 [1/1] (0.00ns)   --->   "%temp_c3_o1_9 = extractvalue i128 %call_ret23_i" [src/QRD.cpp:190]   --->   Operation 3947 'extractvalue' 'temp_c3_o1_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3948 [1/1] (0.00ns)   --->   "%temp_c3_o2_9 = extractvalue i128 %call_ret23_i" [src/QRD.cpp:190]   --->   Operation 3948 'extractvalue' 'temp_c3_o2_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3949 [1/1] (0.00ns)   --->   "%ireg_67 = bitcast i64 %temp_c1_o1_11"   --->   Operation 3949 'bitcast' 'ireg_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3950 [1/1] (0.00ns)   --->   "%trunc_ln564_39 = trunc i64 %ireg_67"   --->   Operation 3950 'trunc' 'trunc_ln564_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3951 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_67, i32 63"   --->   Operation 3951 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3952 [1/1] (0.00ns)   --->   "%exp_tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_67, i32 52, i32 62"   --->   Operation 3952 'partselect' 'exp_tmp_122' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3953 [1/1] (0.00ns)   --->   "%zext_ln501_69 = zext i11 %exp_tmp_122"   --->   Operation 3953 'zext' 'zext_ln501_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3954 [1/1] (0.00ns)   --->   "%trunc_ln574_47 = trunc i64 %ireg_67"   --->   Operation 3954 'trunc' 'trunc_ln574_47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3955 [1/1] (0.00ns)   --->   "%p_Result_152 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_47"   --->   Operation 3955 'bitconcatenate' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3956 [1/1] (0.00ns)   --->   "%zext_ln578_69 = zext i53 %p_Result_152"   --->   Operation 3956 'zext' 'zext_ln578_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3957 [1/1] (1.10ns)   --->   "%man_V_203 = sub i54 0, i54 %zext_ln578_69"   --->   Operation 3957 'sub' 'man_V_203' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3958 [1/1] (0.40ns)   --->   "%man_V_206 = select i1 %p_Result_151, i54 %man_V_203, i54 %zext_ln578_69"   --->   Operation 3958 'select' 'man_V_206' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3959 [1/1] (1.13ns)   --->   "%icmp_ln580_69 = icmp_eq  i63 %trunc_ln564_39, i63 0"   --->   Operation 3959 'icmp' 'icmp_ln580_69' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3960 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_69, void, void %ap_fixed_base.exit6556.i"   --->   Operation 3960 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_37 : Operation 3961 [1/1] (0.80ns)   --->   "%F2_136 = sub i12 1075, i12 %zext_ln501_69"   --->   Operation 3961 'sub' 'F2_136' <Predicate = (!icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3962 [1/1] (0.97ns)   --->   "%icmp_ln590_83 = icmp_sgt  i12 %F2_136, i12 8"   --->   Operation 3962 'icmp' 'icmp_ln590_83' <Predicate = (!icmp_ln580_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3963 [1/1] (0.80ns)   --->   "%add_ln590_83 = add i12 %F2_136, i12 4088"   --->   Operation 3963 'add' 'add_ln590_83' <Predicate = (!icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3964 [1/1] (0.80ns)   --->   "%sub_ln590_83 = sub i12 8, i12 %F2_136"   --->   Operation 3964 'sub' 'sub_ln590_83' <Predicate = (!icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3965 [1/1] (0.37ns)   --->   "%sh_amt_136 = select i1 %icmp_ln590_83, i12 %add_ln590_83, i12 %sub_ln590_83"   --->   Operation 3965 'select' 'sh_amt_136' <Predicate = (!icmp_ln580_69)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3966 [1/1] (0.00ns)   --->   "%sext_ln590_83 = sext i12 %sh_amt_136"   --->   Operation 3966 'sext' 'sext_ln590_83' <Predicate = (!icmp_ln580_69)> <Delay = 0.00>
ST_37 : Operation 3967 [1/1] (0.97ns)   --->   "%icmp_ln591_83 = icmp_eq  i12 %F2_136, i12 8"   --->   Operation 3967 'icmp' 'icmp_ln591_83' <Predicate = (!icmp_ln580_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3968 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_83, void, void"   --->   Operation 3968 'br' 'br_ln191' <Predicate = (!icmp_ln580_69)> <Delay = 0.00>
ST_37 : Operation 3969 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_83, void, void"   --->   Operation 3969 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83)> <Delay = 0.00>
ST_37 : Operation 3970 [1/1] (0.00ns)   --->   "%trunc_ln611_10 = trunc i54 %man_V_206"   --->   Operation 3970 'trunc' 'trunc_ln611_10' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83)> <Delay = 0.00>
ST_37 : Operation 3971 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_136, i32 4, i32 11"   --->   Operation 3971 'partselect' 'tmp_199' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83)> <Delay = 0.00>
ST_37 : Operation 3972 [1/1] (0.84ns)   --->   "%icmp_ln612_52 = icmp_eq  i8 %tmp_199, i8 0"   --->   Operation 3972 'icmp' 'icmp_ln612_52' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3973 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_52, void %ap_fixed_base.exit6556.i, void"   --->   Operation 3973 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83)> <Delay = 0.57>
ST_37 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln590_83cast = trunc i31 %sext_ln590_83"   --->   Operation 3974 'trunc' 'sext_ln590_83cast' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83 & icmp_ln612_52)> <Delay = 0.00>
ST_37 : Operation 3975 [1/1] (0.90ns)   --->   "%shl_ln613_83 = shl i16 %trunc_ln611_10, i16 %sext_ln590_83cast"   --->   Operation 3975 'shl' 'shl_ln613_83' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83 & icmp_ln612_52)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3976 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6556.i"   --->   Operation 3976 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & !icmp_ln590_83 & icmp_ln612_52)> <Delay = 0.57>
ST_37 : Operation 3977 [1/1] (0.97ns)   --->   "%icmp_ln594_83 = icmp_ult  i12 %sh_amt_136, i12 54"   --->   Operation 3977 'icmp' 'icmp_ln594_83' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3978 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_83, void, void"   --->   Operation 3978 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83)> <Delay = 0.00>
ST_37 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_67, i32 63"   --->   Operation 3979 'bitselect' 'tmp_201' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & !icmp_ln594_83)> <Delay = 0.00>
ST_37 : Operation 3980 [1/1] (0.17ns)   --->   "%select_ln597_52 = select i1 %tmp_201, i16 65535, i16 0"   --->   Operation 3980 'select' 'select_ln597_52' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & !icmp_ln594_83)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3981 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6556.i"   --->   Operation 3981 'br' 'br_ln0' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & !icmp_ln594_83)> <Delay = 0.57>
ST_37 : Operation 3982 [1/1] (0.00ns)   --->   "%trunc_ln595_105 = trunc i12 %sh_amt_136"   --->   Operation 3982 'trunc' 'trunc_ln595_105' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & icmp_ln594_83)> <Delay = 0.00>
ST_37 : Operation 3983 [1/1] (0.00ns)   --->   "%zext_ln595_83 = zext i6 %trunc_ln595_105"   --->   Operation 3983 'zext' 'zext_ln595_83' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & icmp_ln594_83)> <Delay = 0.00>
ST_37 : Operation 3984 [1/1] (1.50ns)   --->   "%ashr_ln595_83 = ashr i54 %man_V_206, i54 %zext_ln595_83"   --->   Operation 3984 'ashr' 'ashr_ln595_83' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & icmp_ln594_83)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3985 [1/1] (0.00ns)   --->   "%trunc_ln595_106 = trunc i54 %ashr_ln595_83"   --->   Operation 3985 'trunc' 'trunc_ln595_106' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & icmp_ln594_83)> <Delay = 0.00>
ST_37 : Operation 3986 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6556.i"   --->   Operation 3986 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & !icmp_ln591_83 & icmp_ln590_83 & icmp_ln594_83)> <Delay = 0.57>
ST_37 : Operation 3987 [1/1] (0.00ns)   --->   "%trunc_ln592_52 = trunc i54 %man_V_206"   --->   Operation 3987 'trunc' 'trunc_ln592_52' <Predicate = (!icmp_ln580_69 & icmp_ln591_83)> <Delay = 0.00>
ST_37 : Operation 3988 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6556.i"   --->   Operation 3988 'br' 'br_ln191' <Predicate = (!icmp_ln580_69 & icmp_ln591_83)> <Delay = 0.57>

State 38 <SV = 13> <Delay = 4.28>
ST_38 : Operation 3989 [1/1] (0.00ns)   --->   "%storemerge5_i6555_i = phi i16 %trunc_ln592_52, void, i16 %select_ln597_52, void, i16 %trunc_ln595_106, void, i16 %shl_ln613_83, void, i16 0, void %ap_fixed_base.exit6585.i, i16 0, void"   --->   Operation 3989 'phi' 'storemerge5_i6555_i' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3990 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i4 %i_19" [src/QRD.cpp:191]   --->   Operation 3990 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3991 [1/1] (0.58ns)   --->   "%switch_ln191 = switch i3 %trunc_ln191, void %arrayidx497273.exit.i, i3 2, void %arrayidx502274.exit.thread.i, i3 4, void %arrayidx502274.exit.thread3052.i" [src/QRD.cpp:191]   --->   Operation 3991 'switch' 'switch_ln191' <Predicate = true> <Delay = 0.58>
ST_38 : Operation 3992 [1/1] (0.00ns)   --->   "%ireg_72 = bitcast i64 %temp_c2_o1_10"   --->   Operation 3992 'bitcast' 'ireg_72' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3993 [1/1] (0.00ns)   --->   "%trunc_ln564_44 = trunc i64 %ireg_72"   --->   Operation 3993 'trunc' 'trunc_ln564_44' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3994 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_72, i32 63"   --->   Operation 3994 'bitselect' 'p_Result_161' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3995 [1/1] (0.00ns)   --->   "%exp_tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_72, i32 52, i32 62"   --->   Operation 3995 'partselect' 'exp_tmp_126' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3996 [1/1] (0.00ns)   --->   "%zext_ln501_72 = zext i11 %exp_tmp_126"   --->   Operation 3996 'zext' 'zext_ln501_72' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3997 [1/1] (0.00ns)   --->   "%trunc_ln574_52 = trunc i64 %ireg_72"   --->   Operation 3997 'trunc' 'trunc_ln574_52' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3998 [1/1] (0.00ns)   --->   "%p_Result_162 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_52"   --->   Operation 3998 'bitconcatenate' 'p_Result_162' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 3999 [1/1] (0.00ns)   --->   "%zext_ln578_72 = zext i53 %p_Result_162"   --->   Operation 3999 'zext' 'zext_ln578_72' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4000 [1/1] (1.10ns)   --->   "%man_V_252 = sub i54 0, i54 %zext_ln578_72"   --->   Operation 4000 'sub' 'man_V_252' <Predicate = (trunc_ln191 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4001 [1/1] (0.40ns)   --->   "%man_V_255 = select i1 %p_Result_161, i54 %man_V_252, i54 %zext_ln578_72"   --->   Operation 4001 'select' 'man_V_255' <Predicate = (trunc_ln191 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4002 [1/1] (1.13ns)   --->   "%icmp_ln580_72 = icmp_eq  i63 %trunc_ln564_44, i63 0"   --->   Operation 4002 'icmp' 'icmp_ln580_72' <Predicate = (trunc_ln191 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4003 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_72, void, void %arrayidx502274.exit.thread3052.i.ap_fixed_base.exit6411.i_crit_edge"   --->   Operation 4003 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4004 [1/1] (0.80ns)   --->   "%F2_143 = sub i12 1075, i12 %zext_ln501_72"   --->   Operation 4004 'sub' 'F2_143' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4005 [1/1] (0.97ns)   --->   "%icmp_ln590_88 = icmp_sgt  i12 %F2_143, i12 8"   --->   Operation 4005 'icmp' 'icmp_ln590_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4006 [1/1] (0.80ns)   --->   "%add_ln590_88 = add i12 %F2_143, i12 4088"   --->   Operation 4006 'add' 'add_ln590_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4007 [1/1] (0.80ns)   --->   "%sub_ln590_88 = sub i12 8, i12 %F2_143"   --->   Operation 4007 'sub' 'sub_ln590_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4008 [1/1] (0.37ns)   --->   "%sh_amt_143 = select i1 %icmp_ln590_88, i12 %add_ln590_88, i12 %sub_ln590_88"   --->   Operation 4008 'select' 'sh_amt_143' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln590_88 = sext i12 %sh_amt_143"   --->   Operation 4009 'sext' 'sext_ln590_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.00>
ST_38 : Operation 4010 [1/1] (0.97ns)   --->   "%icmp_ln591_88 = icmp_eq  i12 %F2_143, i12 8"   --->   Operation 4010 'icmp' 'icmp_ln591_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4011 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_88, void, void"   --->   Operation 4011 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72)> <Delay = 0.00>
ST_38 : Operation 4012 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_88, void, void"   --->   Operation 4012 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88)> <Delay = 0.00>
ST_38 : Operation 4013 [1/1] (0.00ns)   --->   "%trunc_ln611_17 = trunc i54 %man_V_255"   --->   Operation 4013 'trunc' 'trunc_ln611_17' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88)> <Delay = 0.00>
ST_38 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_143, i32 4, i32 11"   --->   Operation 4014 'partselect' 'tmp_220' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88)> <Delay = 0.00>
ST_38 : Operation 4015 [1/1] (0.84ns)   --->   "%icmp_ln612_59 = icmp_eq  i8 %tmp_220, i8 0"   --->   Operation 4015 'icmp' 'icmp_ln612_59' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4016 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_59, void %.ap_fixed_base.exit6411.i_crit_edge, void"   --->   Operation 4016 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88)> <Delay = 0.00>
ST_38 : Operation 4017 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_49"   --->   Operation 4017 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & !icmp_ln612_59)> <Delay = 0.62>
ST_38 : Operation 4018 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4018 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & !icmp_ln612_59)> <Delay = 0.00>
ST_38 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln590_88cast = trunc i31 %sext_ln590_88"   --->   Operation 4019 'trunc' 'sext_ln590_88cast' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & icmp_ln612_59)> <Delay = 0.00>
ST_38 : Operation 4020 [1/1] (0.90ns)   --->   "%shl_ln613_88 = shl i16 %trunc_ln611_17, i16 %sext_ln590_88cast"   --->   Operation 4020 'shl' 'shl_ln613_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & icmp_ln612_59)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4021 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_88, i16 %HH_V_49"   --->   Operation 4021 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & icmp_ln612_59)> <Delay = 0.62>
ST_38 : Operation 4022 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4022 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & !icmp_ln590_88 & icmp_ln612_59)> <Delay = 0.00>
ST_38 : Operation 4023 [1/1] (0.97ns)   --->   "%icmp_ln594_88 = icmp_ult  i12 %sh_amt_143, i12 54"   --->   Operation 4023 'icmp' 'icmp_ln594_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4024 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_88, void, void"   --->   Operation 4024 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88)> <Delay = 0.00>
ST_38 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_72, i32 63"   --->   Operation 4025 'bitselect' 'tmp_227' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & !icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4026 [1/1] (0.17ns)   --->   "%select_ln597_59 = select i1 %tmp_227, i16 65535, i16 0"   --->   Operation 4026 'select' 'select_ln597_59' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & !icmp_ln594_88)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4027 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_59, i16 %HH_V_49"   --->   Operation 4027 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & !icmp_ln594_88)> <Delay = 0.62>
ST_38 : Operation 4028 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4028 'br' 'br_ln0' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & !icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4029 [1/1] (0.00ns)   --->   "%trunc_ln595_119 = trunc i12 %sh_amt_143"   --->   Operation 4029 'trunc' 'trunc_ln595_119' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln595_88 = zext i6 %trunc_ln595_119"   --->   Operation 4030 'zext' 'zext_ln595_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4031 [1/1] (1.50ns)   --->   "%ashr_ln595_88 = ashr i54 %man_V_255, i54 %zext_ln595_88"   --->   Operation 4031 'ashr' 'ashr_ln595_88' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4032 [1/1] (0.00ns)   --->   "%trunc_ln595_120 = trunc i54 %ashr_ln595_88"   --->   Operation 4032 'trunc' 'trunc_ln595_120' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4033 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_120, i16 %HH_V_49"   --->   Operation 4033 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 0.62>
ST_38 : Operation 4034 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4034 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & !icmp_ln591_88 & icmp_ln590_88 & icmp_ln594_88)> <Delay = 0.00>
ST_38 : Operation 4035 [1/1] (0.00ns)   --->   "%trunc_ln592_59 = trunc i54 %man_V_255"   --->   Operation 4035 'trunc' 'trunc_ln592_59' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & icmp_ln591_88)> <Delay = 0.00>
ST_38 : Operation 4036 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_59, i16 %HH_V_49"   --->   Operation 4036 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & icmp_ln591_88)> <Delay = 0.62>
ST_38 : Operation 4037 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4037 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_72 & icmp_ln591_88)> <Delay = 0.00>
ST_38 : Operation 4038 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_49"   --->   Operation 4038 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_72)> <Delay = 0.62>
ST_38 : Operation 4039 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6411.i"   --->   Operation 4039 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_72)> <Delay = 0.00>
ST_38 : Operation 4040 [1/1] (0.00ns)   --->   "%ireg_73 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4040 'bitcast' 'ireg_73' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4041 [1/1] (0.00ns)   --->   "%trunc_ln564_53 = trunc i64 %ireg_73"   --->   Operation 4041 'trunc' 'trunc_ln564_53' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4042 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_73, i32 63"   --->   Operation 4042 'bitselect' 'p_Result_163' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4043 [1/1] (0.00ns)   --->   "%exp_tmp_131 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_73, i32 52, i32 62"   --->   Operation 4043 'partselect' 'exp_tmp_131' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4044 [1/1] (0.00ns)   --->   "%zext_ln501_76 = zext i11 %exp_tmp_131"   --->   Operation 4044 'zext' 'zext_ln501_76' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4045 [1/1] (0.00ns)   --->   "%trunc_ln574_61 = trunc i64 %ireg_73"   --->   Operation 4045 'trunc' 'trunc_ln574_61' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4046 [1/1] (0.00ns)   --->   "%p_Result_164 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_61"   --->   Operation 4046 'bitconcatenate' 'p_Result_164' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4047 [1/1] (0.00ns)   --->   "%zext_ln578_76 = zext i53 %p_Result_164"   --->   Operation 4047 'zext' 'zext_ln578_76' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4048 [1/1] (1.10ns)   --->   "%man_V_334 = sub i54 0, i54 %zext_ln578_76"   --->   Operation 4048 'sub' 'man_V_334' <Predicate = (trunc_ln191 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4049 [1/1] (0.40ns)   --->   "%man_V_337 = select i1 %p_Result_163, i54 %man_V_334, i54 %zext_ln578_76"   --->   Operation 4049 'select' 'man_V_337' <Predicate = (trunc_ln191 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4050 [1/1] (1.13ns)   --->   "%icmp_ln580_76 = icmp_eq  i63 %trunc_ln564_53, i63 0"   --->   Operation 4050 'icmp' 'icmp_ln580_76' <Predicate = (trunc_ln191 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4051 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_76, void, void %ap_fixed_base.exit6411.i.ap_fixed_base.exit6382.i_crit_edge"   --->   Operation 4051 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4052 [1/1] (0.80ns)   --->   "%F2_153 = sub i12 1075, i12 %zext_ln501_76"   --->   Operation 4052 'sub' 'F2_153' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4053 [1/1] (0.97ns)   --->   "%icmp_ln590_92 = icmp_sgt  i12 %F2_153, i12 8"   --->   Operation 4053 'icmp' 'icmp_ln590_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4054 [1/1] (0.80ns)   --->   "%add_ln590_92 = add i12 %F2_153, i12 4088"   --->   Operation 4054 'add' 'add_ln590_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4055 [1/1] (0.80ns)   --->   "%sub_ln590_92 = sub i12 8, i12 %F2_153"   --->   Operation 4055 'sub' 'sub_ln590_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4056 [1/1] (0.37ns)   --->   "%sh_amt_153 = select i1 %icmp_ln590_92, i12 %add_ln590_92, i12 %sub_ln590_92"   --->   Operation 4056 'select' 'sh_amt_153' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln590_92 = sext i12 %sh_amt_153"   --->   Operation 4057 'sext' 'sext_ln590_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.00>
ST_38 : Operation 4058 [1/1] (0.97ns)   --->   "%icmp_ln591_92 = icmp_eq  i12 %F2_153, i12 8"   --->   Operation 4058 'icmp' 'icmp_ln591_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4059 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_92, void, void"   --->   Operation 4059 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76)> <Delay = 0.00>
ST_38 : Operation 4060 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_92, void, void"   --->   Operation 4060 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92)> <Delay = 0.00>
ST_38 : Operation 4061 [1/1] (0.00ns)   --->   "%trunc_ln611_27 = trunc i54 %man_V_337"   --->   Operation 4061 'trunc' 'trunc_ln611_27' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92)> <Delay = 0.00>
ST_38 : Operation 4062 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_153, i32 4, i32 11"   --->   Operation 4062 'partselect' 'tmp_247' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92)> <Delay = 0.00>
ST_38 : Operation 4063 [1/1] (0.84ns)   --->   "%icmp_ln612_69 = icmp_eq  i8 %tmp_247, i8 0"   --->   Operation 4063 'icmp' 'icmp_ln612_69' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4064 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_69, void %.ap_fixed_base.exit6382.i_crit_edge, void"   --->   Operation 4064 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92)> <Delay = 0.00>
ST_38 : Operation 4065 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_50"   --->   Operation 4065 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & !icmp_ln612_69)> <Delay = 0.62>
ST_38 : Operation 4066 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4066 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & !icmp_ln612_69)> <Delay = 0.00>
ST_38 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln590_92cast = trunc i31 %sext_ln590_92"   --->   Operation 4067 'trunc' 'sext_ln590_92cast' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & icmp_ln612_69)> <Delay = 0.00>
ST_38 : Operation 4068 [1/1] (0.90ns)   --->   "%shl_ln613_92 = shl i16 %trunc_ln611_27, i16 %sext_ln590_92cast"   --->   Operation 4068 'shl' 'shl_ln613_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & icmp_ln612_69)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4069 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_92, i16 %HH_V_50"   --->   Operation 4069 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & icmp_ln612_69)> <Delay = 0.62>
ST_38 : Operation 4070 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4070 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & !icmp_ln590_92 & icmp_ln612_69)> <Delay = 0.00>
ST_38 : Operation 4071 [1/1] (0.97ns)   --->   "%icmp_ln594_92 = icmp_ult  i12 %sh_amt_153, i12 54"   --->   Operation 4071 'icmp' 'icmp_ln594_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4072 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_92, void, void"   --->   Operation 4072 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92)> <Delay = 0.00>
ST_38 : Operation 4073 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_73, i32 63"   --->   Operation 4073 'bitselect' 'tmp_255' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & !icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4074 [1/1] (0.17ns)   --->   "%select_ln597_69 = select i1 %tmp_255, i16 65535, i16 0"   --->   Operation 4074 'select' 'select_ln597_69' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & !icmp_ln594_92)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4075 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_69, i16 %HH_V_50"   --->   Operation 4075 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & !icmp_ln594_92)> <Delay = 0.62>
ST_38 : Operation 4076 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4076 'br' 'br_ln0' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & !icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln595_139 = trunc i12 %sh_amt_153"   --->   Operation 4077 'trunc' 'trunc_ln595_139' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4078 [1/1] (0.00ns)   --->   "%zext_ln595_92 = zext i6 %trunc_ln595_139"   --->   Operation 4078 'zext' 'zext_ln595_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4079 [1/1] (1.50ns)   --->   "%ashr_ln595_92 = ashr i54 %man_V_337, i54 %zext_ln595_92"   --->   Operation 4079 'ashr' 'ashr_ln595_92' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4080 [1/1] (0.00ns)   --->   "%trunc_ln595_140 = trunc i54 %ashr_ln595_92"   --->   Operation 4080 'trunc' 'trunc_ln595_140' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4081 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_140, i16 %HH_V_50"   --->   Operation 4081 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 0.62>
ST_38 : Operation 4082 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4082 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & !icmp_ln591_92 & icmp_ln590_92 & icmp_ln594_92)> <Delay = 0.00>
ST_38 : Operation 4083 [1/1] (0.00ns)   --->   "%trunc_ln592_69 = trunc i54 %man_V_337"   --->   Operation 4083 'trunc' 'trunc_ln592_69' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & icmp_ln591_92)> <Delay = 0.00>
ST_38 : Operation 4084 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_69, i16 %HH_V_50"   --->   Operation 4084 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & icmp_ln591_92)> <Delay = 0.62>
ST_38 : Operation 4085 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4085 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_76 & icmp_ln591_92)> <Delay = 0.00>
ST_38 : Operation 4086 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_50"   --->   Operation 4086 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_76)> <Delay = 0.62>
ST_38 : Operation 4087 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6382.i"   --->   Operation 4087 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_76)> <Delay = 0.00>
ST_38 : Operation 4088 [1/1] (0.00ns)   --->   "%ireg_74 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4088 'bitcast' 'ireg_74' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4089 [1/1] (0.00ns)   --->   "%trunc_ln564_61 = trunc i64 %ireg_74"   --->   Operation 4089 'trunc' 'trunc_ln564_61' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4090 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_74, i32 63"   --->   Operation 4090 'bitselect' 'p_Result_165' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4091 [1/1] (0.00ns)   --->   "%exp_tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_74, i32 52, i32 62"   --->   Operation 4091 'partselect' 'exp_tmp_138' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln501_80 = zext i11 %exp_tmp_138"   --->   Operation 4092 'zext' 'zext_ln501_80' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4093 [1/1] (0.00ns)   --->   "%trunc_ln574_69 = trunc i64 %ireg_74"   --->   Operation 4093 'trunc' 'trunc_ln574_69' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4094 [1/1] (0.00ns)   --->   "%p_Result_166 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_69"   --->   Operation 4094 'bitconcatenate' 'p_Result_166' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln578_80 = zext i53 %p_Result_166"   --->   Operation 4095 'zext' 'zext_ln578_80' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4096 [1/1] (1.10ns)   --->   "%man_V_367 = sub i54 0, i54 %zext_ln578_80"   --->   Operation 4096 'sub' 'man_V_367' <Predicate = (trunc_ln191 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4097 [1/1] (0.40ns)   --->   "%man_V_368 = select i1 %p_Result_165, i54 %man_V_367, i54 %zext_ln578_80"   --->   Operation 4097 'select' 'man_V_368' <Predicate = (trunc_ln191 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4098 [1/1] (1.13ns)   --->   "%icmp_ln580_80 = icmp_eq  i63 %trunc_ln564_61, i63 0"   --->   Operation 4098 'icmp' 'icmp_ln580_80' <Predicate = (trunc_ln191 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4099 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_80, void, void %ap_fixed_base.exit6382.i.ap_fixed_base.exit6353.i_crit_edge"   --->   Operation 4099 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4100 [1/1] (0.80ns)   --->   "%F2_162 = sub i12 1075, i12 %zext_ln501_80"   --->   Operation 4100 'sub' 'F2_162' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4101 [1/1] (0.97ns)   --->   "%icmp_ln590_96 = icmp_sgt  i12 %F2_162, i12 8"   --->   Operation 4101 'icmp' 'icmp_ln590_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4102 [1/1] (0.80ns)   --->   "%add_ln590_96 = add i12 %F2_162, i12 4088"   --->   Operation 4102 'add' 'add_ln590_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4103 [1/1] (0.80ns)   --->   "%sub_ln590_96 = sub i12 8, i12 %F2_162"   --->   Operation 4103 'sub' 'sub_ln590_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4104 [1/1] (0.37ns)   --->   "%sh_amt_162 = select i1 %icmp_ln590_96, i12 %add_ln590_96, i12 %sub_ln590_96"   --->   Operation 4104 'select' 'sh_amt_162' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln590_96 = sext i12 %sh_amt_162"   --->   Operation 4105 'sext' 'sext_ln590_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.00>
ST_38 : Operation 4106 [1/1] (0.97ns)   --->   "%icmp_ln591_96 = icmp_eq  i12 %F2_162, i12 8"   --->   Operation 4106 'icmp' 'icmp_ln591_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4107 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_96, void, void"   --->   Operation 4107 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80)> <Delay = 0.00>
ST_38 : Operation 4108 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_96, void, void"   --->   Operation 4108 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96)> <Delay = 0.00>
ST_38 : Operation 4109 [1/1] (0.00ns)   --->   "%trunc_ln611_36 = trunc i54 %man_V_368"   --->   Operation 4109 'trunc' 'trunc_ln611_36' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96)> <Delay = 0.00>
ST_38 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_162, i32 4, i32 11"   --->   Operation 4110 'partselect' 'tmp_272' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96)> <Delay = 0.00>
ST_38 : Operation 4111 [1/1] (0.84ns)   --->   "%icmp_ln612_78 = icmp_eq  i8 %tmp_272, i8 0"   --->   Operation 4111 'icmp' 'icmp_ln612_78' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4112 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_78, void %.ap_fixed_base.exit6353.i_crit_edge, void"   --->   Operation 4112 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96)> <Delay = 0.00>
ST_38 : Operation 4113 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_51"   --->   Operation 4113 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & !icmp_ln612_78)> <Delay = 0.62>
ST_38 : Operation 4114 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4114 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & !icmp_ln612_78)> <Delay = 0.00>
ST_38 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln590_96cast = trunc i31 %sext_ln590_96"   --->   Operation 4115 'trunc' 'sext_ln590_96cast' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & icmp_ln612_78)> <Delay = 0.00>
ST_38 : Operation 4116 [1/1] (0.90ns)   --->   "%shl_ln613_96 = shl i16 %trunc_ln611_36, i16 %sext_ln590_96cast"   --->   Operation 4116 'shl' 'shl_ln613_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & icmp_ln612_78)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4117 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_96, i16 %HH_V_51"   --->   Operation 4117 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & icmp_ln612_78)> <Delay = 0.62>
ST_38 : Operation 4118 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4118 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & !icmp_ln590_96 & icmp_ln612_78)> <Delay = 0.00>
ST_38 : Operation 4119 [1/1] (0.97ns)   --->   "%icmp_ln594_96 = icmp_ult  i12 %sh_amt_162, i12 54"   --->   Operation 4119 'icmp' 'icmp_ln594_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4120 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_96, void, void"   --->   Operation 4120 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96)> <Delay = 0.00>
ST_38 : Operation 4121 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_74, i32 63"   --->   Operation 4121 'bitselect' 'tmp_281' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & !icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4122 [1/1] (0.17ns)   --->   "%select_ln597_78 = select i1 %tmp_281, i16 65535, i16 0"   --->   Operation 4122 'select' 'select_ln597_78' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & !icmp_ln594_96)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4123 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_78, i16 %HH_V_51"   --->   Operation 4123 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & !icmp_ln594_96)> <Delay = 0.62>
ST_38 : Operation 4124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4124 'br' 'br_ln0' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & !icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4125 [1/1] (0.00ns)   --->   "%trunc_ln595_157 = trunc i12 %sh_amt_162"   --->   Operation 4125 'trunc' 'trunc_ln595_157' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln595_96 = zext i6 %trunc_ln595_157"   --->   Operation 4126 'zext' 'zext_ln595_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4127 [1/1] (1.50ns)   --->   "%ashr_ln595_96 = ashr i54 %man_V_368, i54 %zext_ln595_96"   --->   Operation 4127 'ashr' 'ashr_ln595_96' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4128 [1/1] (0.00ns)   --->   "%trunc_ln595_158 = trunc i54 %ashr_ln595_96"   --->   Operation 4128 'trunc' 'trunc_ln595_158' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4129 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_158, i16 %HH_V_51"   --->   Operation 4129 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 0.62>
ST_38 : Operation 4130 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4130 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & !icmp_ln591_96 & icmp_ln590_96 & icmp_ln594_96)> <Delay = 0.00>
ST_38 : Operation 4131 [1/1] (0.00ns)   --->   "%trunc_ln592_78 = trunc i54 %man_V_368"   --->   Operation 4131 'trunc' 'trunc_ln592_78' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & icmp_ln591_96)> <Delay = 0.00>
ST_38 : Operation 4132 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_78, i16 %HH_V_51"   --->   Operation 4132 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & icmp_ln591_96)> <Delay = 0.62>
ST_38 : Operation 4133 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4133 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_80 & icmp_ln591_96)> <Delay = 0.00>
ST_38 : Operation 4134 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_51"   --->   Operation 4134 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_80)> <Delay = 0.62>
ST_38 : Operation 4135 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6353.i"   --->   Operation 4135 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_80)> <Delay = 0.00>
ST_38 : Operation 4136 [1/1] (0.00ns)   --->   "%ireg_75 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4136 'bitcast' 'ireg_75' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4137 [1/1] (0.00ns)   --->   "%trunc_ln564_69 = trunc i64 %ireg_75"   --->   Operation 4137 'trunc' 'trunc_ln564_69' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4138 [1/1] (0.00ns)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_75, i32 63"   --->   Operation 4138 'bitselect' 'p_Result_167' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4139 [1/1] (0.00ns)   --->   "%exp_tmp_146 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_75, i32 52, i32 62"   --->   Operation 4139 'partselect' 'exp_tmp_146' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4140 [1/1] (0.00ns)   --->   "%zext_ln501_84 = zext i11 %exp_tmp_146"   --->   Operation 4140 'zext' 'zext_ln501_84' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4141 [1/1] (0.00ns)   --->   "%trunc_ln574_77 = trunc i64 %ireg_75"   --->   Operation 4141 'trunc' 'trunc_ln574_77' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4142 [1/1] (0.00ns)   --->   "%p_Result_168 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_77"   --->   Operation 4142 'bitconcatenate' 'p_Result_168' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln578_84 = zext i53 %p_Result_168"   --->   Operation 4143 'zext' 'zext_ln578_84' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4144 [1/1] (1.10ns)   --->   "%man_V_392 = sub i54 0, i54 %zext_ln578_84"   --->   Operation 4144 'sub' 'man_V_392' <Predicate = (trunc_ln191 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4145 [1/1] (0.40ns)   --->   "%man_V_393 = select i1 %p_Result_167, i54 %man_V_392, i54 %zext_ln578_84"   --->   Operation 4145 'select' 'man_V_393' <Predicate = (trunc_ln191 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4146 [1/1] (1.13ns)   --->   "%icmp_ln580_84 = icmp_eq  i63 %trunc_ln564_69, i63 0"   --->   Operation 4146 'icmp' 'icmp_ln580_84' <Predicate = (trunc_ln191 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4147 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_84, void, void %ap_fixed_base.exit6353.i.arrayidx526278.exit.i_crit_edge"   --->   Operation 4147 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4)> <Delay = 0.00>
ST_38 : Operation 4148 [1/1] (0.80ns)   --->   "%F2_171 = sub i12 1075, i12 %zext_ln501_84"   --->   Operation 4148 'sub' 'F2_171' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4149 [1/1] (0.97ns)   --->   "%icmp_ln590_100 = icmp_sgt  i12 %F2_171, i12 8"   --->   Operation 4149 'icmp' 'icmp_ln590_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4150 [1/1] (0.80ns)   --->   "%add_ln590_100 = add i12 %F2_171, i12 4088"   --->   Operation 4150 'add' 'add_ln590_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4151 [1/1] (0.80ns)   --->   "%sub_ln590_100 = sub i12 8, i12 %F2_171"   --->   Operation 4151 'sub' 'sub_ln590_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4152 [1/1] (0.37ns)   --->   "%sh_amt_171 = select i1 %icmp_ln590_100, i12 %add_ln590_100, i12 %sub_ln590_100"   --->   Operation 4152 'select' 'sh_amt_171' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln590_100 = sext i12 %sh_amt_171"   --->   Operation 4153 'sext' 'sext_ln590_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.00>
ST_38 : Operation 4154 [1/1] (0.97ns)   --->   "%icmp_ln591_100 = icmp_eq  i12 %F2_171, i12 8"   --->   Operation 4154 'icmp' 'icmp_ln591_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4155 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_100, void, void"   --->   Operation 4155 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84)> <Delay = 0.00>
ST_38 : Operation 4156 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_100, void, void"   --->   Operation 4156 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100)> <Delay = 0.00>
ST_38 : Operation 4157 [1/1] (0.00ns)   --->   "%trunc_ln611_45 = trunc i54 %man_V_393"   --->   Operation 4157 'trunc' 'trunc_ln611_45' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100)> <Delay = 0.00>
ST_38 : Operation 4158 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_171, i32 4, i32 11"   --->   Operation 4158 'partselect' 'tmp_297' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100)> <Delay = 0.00>
ST_38 : Operation 4159 [1/1] (0.84ns)   --->   "%icmp_ln612_87 = icmp_eq  i8 %tmp_297, i8 0"   --->   Operation 4159 'icmp' 'icmp_ln612_87' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4160 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_87, void %.arrayidx526278.exit.i_crit_edge1139, void"   --->   Operation 4160 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100)> <Delay = 0.00>
ST_38 : Operation 4161 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp605_0_i"   --->   Operation 4161 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & !icmp_ln612_87)> <Delay = 0.62>
ST_38 : Operation 4162 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_45"   --->   Operation 4162 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & !icmp_ln612_87)> <Delay = 0.42>
ST_38 : Operation 4163 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4163 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & !icmp_ln612_87)> <Delay = 0.42>
ST_38 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln590_100cast = trunc i31 %sext_ln590_100"   --->   Operation 4164 'trunc' 'sext_ln590_100cast' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & icmp_ln612_87)> <Delay = 0.00>
ST_38 : Operation 4165 [1/1] (0.90ns)   --->   "%shl_ln613_100 = shl i16 %trunc_ln611_45, i16 %sext_ln590_100cast"   --->   Operation 4165 'shl' 'shl_ln613_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & icmp_ln612_87)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4166 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_100, i16 %agg_tmp605_0_i"   --->   Operation 4166 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & icmp_ln612_87)> <Delay = 0.62>
ST_38 : Operation 4167 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_45"   --->   Operation 4167 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & icmp_ln612_87)> <Delay = 0.42>
ST_38 : Operation 4168 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4168 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & !icmp_ln590_100 & icmp_ln612_87)> <Delay = 0.42>
ST_38 : Operation 4169 [1/1] (0.97ns)   --->   "%icmp_ln594_100 = icmp_ult  i12 %sh_amt_171, i12 54"   --->   Operation 4169 'icmp' 'icmp_ln594_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4170 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_100, void, void"   --->   Operation 4170 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100)> <Delay = 0.00>
ST_38 : Operation 4171 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_75, i32 63"   --->   Operation 4171 'bitselect' 'tmp_306' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & !icmp_ln594_100)> <Delay = 0.00>
ST_38 : Operation 4172 [1/1] (0.17ns)   --->   "%select_ln597_87 = select i1 %tmp_306, i16 65535, i16 0"   --->   Operation 4172 'select' 'select_ln597_87' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & !icmp_ln594_100)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4173 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_87, i16 %agg_tmp605_0_i"   --->   Operation 4173 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & !icmp_ln594_100)> <Delay = 0.62>
ST_38 : Operation 4174 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_45"   --->   Operation 4174 'store' 'store_ln0' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & !icmp_ln594_100)> <Delay = 0.42>
ST_38 : Operation 4175 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx526278.exit.i"   --->   Operation 4175 'br' 'br_ln0' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & !icmp_ln594_100)> <Delay = 0.42>
ST_38 : Operation 4176 [1/1] (0.00ns)   --->   "%trunc_ln595_175 = trunc i12 %sh_amt_171"   --->   Operation 4176 'trunc' 'trunc_ln595_175' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.00>
ST_38 : Operation 4177 [1/1] (0.00ns)   --->   "%zext_ln595_100 = zext i6 %trunc_ln595_175"   --->   Operation 4177 'zext' 'zext_ln595_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.00>
ST_38 : Operation 4178 [1/1] (1.50ns)   --->   "%ashr_ln595_100 = ashr i54 %man_V_393, i54 %zext_ln595_100"   --->   Operation 4178 'ashr' 'ashr_ln595_100' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4179 [1/1] (0.00ns)   --->   "%trunc_ln595_176 = trunc i54 %ashr_ln595_100"   --->   Operation 4179 'trunc' 'trunc_ln595_176' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.00>
ST_38 : Operation 4180 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_176, i16 %agg_tmp605_0_i"   --->   Operation 4180 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.62>
ST_38 : Operation 4181 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_45"   --->   Operation 4181 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.42>
ST_38 : Operation 4182 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4182 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & !icmp_ln591_100 & icmp_ln590_100 & icmp_ln594_100)> <Delay = 0.42>
ST_38 : Operation 4183 [1/1] (0.00ns)   --->   "%trunc_ln592_87 = trunc i54 %man_V_393"   --->   Operation 4183 'trunc' 'trunc_ln592_87' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & icmp_ln591_100)> <Delay = 0.00>
ST_38 : Operation 4184 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_87, i16 %agg_tmp605_0_i"   --->   Operation 4184 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & icmp_ln591_100)> <Delay = 0.62>
ST_38 : Operation 4185 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_45"   --->   Operation 4185 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & icmp_ln591_100)> <Delay = 0.42>
ST_38 : Operation 4186 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4186 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & !icmp_ln580_84 & icmp_ln591_100)> <Delay = 0.42>
ST_38 : Operation 4187 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp605_0_i"   --->   Operation 4187 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_84)> <Delay = 0.62>
ST_38 : Operation 4188 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_45"   --->   Operation 4188 'store' 'store_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_84)> <Delay = 0.42>
ST_38 : Operation 4189 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4189 'br' 'br_ln191' <Predicate = (trunc_ln191 == 4 & icmp_ln580_84)> <Delay = 0.42>
ST_38 : Operation 4190 [1/1] (0.00ns)   --->   "%ireg_76 = bitcast i64 %temp_c2_o1_10"   --->   Operation 4190 'bitcast' 'ireg_76' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln564_43 = trunc i64 %ireg_76"   --->   Operation 4191 'trunc' 'trunc_ln564_43' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4192 [1/1] (0.00ns)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_76, i32 63"   --->   Operation 4192 'bitselect' 'p_Result_169' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4193 [1/1] (0.00ns)   --->   "%exp_tmp_125 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_76, i32 52, i32 62"   --->   Operation 4193 'partselect' 'exp_tmp_125' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4194 [1/1] (0.00ns)   --->   "%zext_ln501_71 = zext i11 %exp_tmp_125"   --->   Operation 4194 'zext' 'zext_ln501_71' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4195 [1/1] (0.00ns)   --->   "%trunc_ln574_51 = trunc i64 %ireg_76"   --->   Operation 4195 'trunc' 'trunc_ln574_51' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4196 [1/1] (0.00ns)   --->   "%p_Result_170 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_51"   --->   Operation 4196 'bitconcatenate' 'p_Result_170' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4197 [1/1] (0.00ns)   --->   "%zext_ln578_71 = zext i53 %p_Result_170"   --->   Operation 4197 'zext' 'zext_ln578_71' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4198 [1/1] (1.10ns)   --->   "%man_V_243 = sub i54 0, i54 %zext_ln578_71"   --->   Operation 4198 'sub' 'man_V_243' <Predicate = (trunc_ln191 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4199 [1/1] (0.40ns)   --->   "%man_V_246 = select i1 %p_Result_169, i54 %man_V_243, i54 %zext_ln578_71"   --->   Operation 4199 'select' 'man_V_246' <Predicate = (trunc_ln191 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4200 [1/1] (1.13ns)   --->   "%icmp_ln580_71 = icmp_eq  i63 %trunc_ln564_43, i63 0"   --->   Operation 4200 'icmp' 'icmp_ln580_71' <Predicate = (trunc_ln191 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4201 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_71, void, void %arrayidx502274.exit.thread.i.ap_fixed_base.exit6295.i_crit_edge"   --->   Operation 4201 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4202 [1/1] (0.80ns)   --->   "%F2_142 = sub i12 1075, i12 %zext_ln501_71"   --->   Operation 4202 'sub' 'F2_142' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4203 [1/1] (0.97ns)   --->   "%icmp_ln590_87 = icmp_sgt  i12 %F2_142, i12 8"   --->   Operation 4203 'icmp' 'icmp_ln590_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4204 [1/1] (0.80ns)   --->   "%add_ln590_87 = add i12 %F2_142, i12 4088"   --->   Operation 4204 'add' 'add_ln590_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4205 [1/1] (0.80ns)   --->   "%sub_ln590_87 = sub i12 8, i12 %F2_142"   --->   Operation 4205 'sub' 'sub_ln590_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4206 [1/1] (0.37ns)   --->   "%sh_amt_142 = select i1 %icmp_ln590_87, i12 %add_ln590_87, i12 %sub_ln590_87"   --->   Operation 4206 'select' 'sh_amt_142' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln590_87 = sext i12 %sh_amt_142"   --->   Operation 4207 'sext' 'sext_ln590_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.00>
ST_38 : Operation 4208 [1/1] (0.97ns)   --->   "%icmp_ln591_87 = icmp_eq  i12 %F2_142, i12 8"   --->   Operation 4208 'icmp' 'icmp_ln591_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4209 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_87, void, void"   --->   Operation 4209 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71)> <Delay = 0.00>
ST_38 : Operation 4210 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_87, void, void"   --->   Operation 4210 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87)> <Delay = 0.00>
ST_38 : Operation 4211 [1/1] (0.00ns)   --->   "%trunc_ln611_16 = trunc i54 %man_V_246"   --->   Operation 4211 'trunc' 'trunc_ln611_16' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87)> <Delay = 0.00>
ST_38 : Operation 4212 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_142, i32 4, i32 11"   --->   Operation 4212 'partselect' 'tmp_219' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87)> <Delay = 0.00>
ST_38 : Operation 4213 [1/1] (0.84ns)   --->   "%icmp_ln612_58 = icmp_eq  i8 %tmp_219, i8 0"   --->   Operation 4213 'icmp' 'icmp_ln612_58' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4214 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_58, void %.ap_fixed_base.exit6295.i_crit_edge, void"   --->   Operation 4214 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87)> <Delay = 0.00>
ST_38 : Operation 4215 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp572_0_i"   --->   Operation 4215 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & !icmp_ln612_58)> <Delay = 0.62>
ST_38 : Operation 4216 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4216 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & !icmp_ln612_58)> <Delay = 0.00>
ST_38 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln590_87cast = trunc i31 %sext_ln590_87"   --->   Operation 4217 'trunc' 'sext_ln590_87cast' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & icmp_ln612_58)> <Delay = 0.00>
ST_38 : Operation 4218 [1/1] (0.90ns)   --->   "%shl_ln613_87 = shl i16 %trunc_ln611_16, i16 %sext_ln590_87cast"   --->   Operation 4218 'shl' 'shl_ln613_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & icmp_ln612_58)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4219 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_87, i16 %agg_tmp572_0_i"   --->   Operation 4219 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & icmp_ln612_58)> <Delay = 0.62>
ST_38 : Operation 4220 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4220 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & !icmp_ln590_87 & icmp_ln612_58)> <Delay = 0.00>
ST_38 : Operation 4221 [1/1] (0.97ns)   --->   "%icmp_ln594_87 = icmp_ult  i12 %sh_amt_142, i12 54"   --->   Operation 4221 'icmp' 'icmp_ln594_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4222 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_87, void, void"   --->   Operation 4222 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87)> <Delay = 0.00>
ST_38 : Operation 4223 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_76, i32 63"   --->   Operation 4223 'bitselect' 'tmp_226' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & !icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4224 [1/1] (0.17ns)   --->   "%select_ln597_58 = select i1 %tmp_226, i16 65535, i16 0"   --->   Operation 4224 'select' 'select_ln597_58' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & !icmp_ln594_87)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4225 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_58, i16 %agg_tmp572_0_i"   --->   Operation 4225 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & !icmp_ln594_87)> <Delay = 0.62>
ST_38 : Operation 4226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4226 'br' 'br_ln0' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & !icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4227 [1/1] (0.00ns)   --->   "%trunc_ln595_117 = trunc i12 %sh_amt_142"   --->   Operation 4227 'trunc' 'trunc_ln595_117' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4228 [1/1] (0.00ns)   --->   "%zext_ln595_87 = zext i6 %trunc_ln595_117"   --->   Operation 4228 'zext' 'zext_ln595_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4229 [1/1] (1.50ns)   --->   "%ashr_ln595_87 = ashr i54 %man_V_246, i54 %zext_ln595_87"   --->   Operation 4229 'ashr' 'ashr_ln595_87' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4230 [1/1] (0.00ns)   --->   "%trunc_ln595_118 = trunc i54 %ashr_ln595_87"   --->   Operation 4230 'trunc' 'trunc_ln595_118' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4231 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_118, i16 %agg_tmp572_0_i"   --->   Operation 4231 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 0.62>
ST_38 : Operation 4232 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4232 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & !icmp_ln591_87 & icmp_ln590_87 & icmp_ln594_87)> <Delay = 0.00>
ST_38 : Operation 4233 [1/1] (0.00ns)   --->   "%trunc_ln592_58 = trunc i54 %man_V_246"   --->   Operation 4233 'trunc' 'trunc_ln592_58' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & icmp_ln591_87)> <Delay = 0.00>
ST_38 : Operation 4234 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_58, i16 %agg_tmp572_0_i"   --->   Operation 4234 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & icmp_ln591_87)> <Delay = 0.62>
ST_38 : Operation 4235 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4235 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_71 & icmp_ln591_87)> <Delay = 0.00>
ST_38 : Operation 4236 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp572_0_i"   --->   Operation 4236 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_71)> <Delay = 0.62>
ST_38 : Operation 4237 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6295.i"   --->   Operation 4237 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_71)> <Delay = 0.00>
ST_38 : Operation 4238 [1/1] (0.00ns)   --->   "%ireg_77 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4238 'bitcast' 'ireg_77' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4239 [1/1] (0.00ns)   --->   "%trunc_ln564_52 = trunc i64 %ireg_77"   --->   Operation 4239 'trunc' 'trunc_ln564_52' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4240 [1/1] (0.00ns)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_77, i32 63"   --->   Operation 4240 'bitselect' 'p_Result_171' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4241 [1/1] (0.00ns)   --->   "%exp_tmp_130 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_77, i32 52, i32 62"   --->   Operation 4241 'partselect' 'exp_tmp_130' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4242 [1/1] (0.00ns)   --->   "%zext_ln501_75 = zext i11 %exp_tmp_130"   --->   Operation 4242 'zext' 'zext_ln501_75' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4243 [1/1] (0.00ns)   --->   "%trunc_ln574_60 = trunc i64 %ireg_77"   --->   Operation 4243 'trunc' 'trunc_ln574_60' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4244 [1/1] (0.00ns)   --->   "%p_Result_172 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_60"   --->   Operation 4244 'bitconcatenate' 'p_Result_172' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln578_75 = zext i53 %p_Result_172"   --->   Operation 4245 'zext' 'zext_ln578_75' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4246 [1/1] (1.10ns)   --->   "%man_V_325 = sub i54 0, i54 %zext_ln578_75"   --->   Operation 4246 'sub' 'man_V_325' <Predicate = (trunc_ln191 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4247 [1/1] (0.40ns)   --->   "%man_V_328 = select i1 %p_Result_171, i54 %man_V_325, i54 %zext_ln578_75"   --->   Operation 4247 'select' 'man_V_328' <Predicate = (trunc_ln191 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4248 [1/1] (1.13ns)   --->   "%icmp_ln580_75 = icmp_eq  i63 %trunc_ln564_52, i63 0"   --->   Operation 4248 'icmp' 'icmp_ln580_75' <Predicate = (trunc_ln191 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4249 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_75, void, void %ap_fixed_base.exit6295.i.ap_fixed_base.exit6266.i_crit_edge"   --->   Operation 4249 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4250 [1/1] (0.80ns)   --->   "%F2_152 = sub i12 1075, i12 %zext_ln501_75"   --->   Operation 4250 'sub' 'F2_152' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4251 [1/1] (0.97ns)   --->   "%icmp_ln590_91 = icmp_sgt  i12 %F2_152, i12 8"   --->   Operation 4251 'icmp' 'icmp_ln590_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4252 [1/1] (0.80ns)   --->   "%add_ln590_91 = add i12 %F2_152, i12 4088"   --->   Operation 4252 'add' 'add_ln590_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4253 [1/1] (0.80ns)   --->   "%sub_ln590_91 = sub i12 8, i12 %F2_152"   --->   Operation 4253 'sub' 'sub_ln590_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4254 [1/1] (0.37ns)   --->   "%sh_amt_152 = select i1 %icmp_ln590_91, i12 %add_ln590_91, i12 %sub_ln590_91"   --->   Operation 4254 'select' 'sh_amt_152' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4255 [1/1] (0.00ns)   --->   "%sext_ln590_91 = sext i12 %sh_amt_152"   --->   Operation 4255 'sext' 'sext_ln590_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.00>
ST_38 : Operation 4256 [1/1] (0.97ns)   --->   "%icmp_ln591_91 = icmp_eq  i12 %F2_152, i12 8"   --->   Operation 4256 'icmp' 'icmp_ln591_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4257 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_91, void, void"   --->   Operation 4257 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75)> <Delay = 0.00>
ST_38 : Operation 4258 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_91, void, void"   --->   Operation 4258 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91)> <Delay = 0.00>
ST_38 : Operation 4259 [1/1] (0.00ns)   --->   "%trunc_ln611_26 = trunc i54 %man_V_328"   --->   Operation 4259 'trunc' 'trunc_ln611_26' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_38 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_152, i32 4, i32 11"   --->   Operation 4260 'partselect' 'tmp_246' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_38 : Operation 4261 [1/1] (0.84ns)   --->   "%icmp_ln612_68 = icmp_eq  i8 %tmp_246, i8 0"   --->   Operation 4261 'icmp' 'icmp_ln612_68' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4262 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_68, void %.ap_fixed_base.exit6266.i_crit_edge, void"   --->   Operation 4262 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_38 : Operation 4263 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp592_0_i"   --->   Operation 4263 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & !icmp_ln612_68)> <Delay = 0.62>
ST_38 : Operation 4264 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4264 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & !icmp_ln612_68)> <Delay = 0.00>
ST_38 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln590_91cast = trunc i31 %sext_ln590_91"   --->   Operation 4265 'trunc' 'sext_ln590_91cast' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_68)> <Delay = 0.00>
ST_38 : Operation 4266 [1/1] (0.90ns)   --->   "%shl_ln613_91 = shl i16 %trunc_ln611_26, i16 %sext_ln590_91cast"   --->   Operation 4266 'shl' 'shl_ln613_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_68)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4267 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_91, i16 %agg_tmp592_0_i"   --->   Operation 4267 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_68)> <Delay = 0.62>
ST_38 : Operation 4268 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4268 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_68)> <Delay = 0.00>
ST_38 : Operation 4269 [1/1] (0.97ns)   --->   "%icmp_ln594_91 = icmp_ult  i12 %sh_amt_152, i12 54"   --->   Operation 4269 'icmp' 'icmp_ln594_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4270 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_91, void, void"   --->   Operation 4270 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91)> <Delay = 0.00>
ST_38 : Operation 4271 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_77, i32 63"   --->   Operation 4271 'bitselect' 'tmp_254' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4272 [1/1] (0.17ns)   --->   "%select_ln597_68 = select i1 %tmp_254, i16 65535, i16 0"   --->   Operation 4272 'select' 'select_ln597_68' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4273 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_68, i16 %agg_tmp592_0_i"   --->   Operation 4273 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.62>
ST_38 : Operation 4274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4274 'br' 'br_ln0' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4275 [1/1] (0.00ns)   --->   "%trunc_ln595_137 = trunc i12 %sh_amt_152"   --->   Operation 4275 'trunc' 'trunc_ln595_137' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln595_91 = zext i6 %trunc_ln595_137"   --->   Operation 4276 'zext' 'zext_ln595_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4277 [1/1] (1.50ns)   --->   "%ashr_ln595_91 = ashr i54 %man_V_328, i54 %zext_ln595_91"   --->   Operation 4277 'ashr' 'ashr_ln595_91' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4278 [1/1] (0.00ns)   --->   "%trunc_ln595_138 = trunc i54 %ashr_ln595_91"   --->   Operation 4278 'trunc' 'trunc_ln595_138' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4279 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_138, i16 %agg_tmp592_0_i"   --->   Operation 4279 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.62>
ST_38 : Operation 4280 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4280 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_38 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln592_68 = trunc i54 %man_V_328"   --->   Operation 4281 'trunc' 'trunc_ln592_68' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.00>
ST_38 : Operation 4282 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_68, i16 %agg_tmp592_0_i"   --->   Operation 4282 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.62>
ST_38 : Operation 4283 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4283 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.00>
ST_38 : Operation 4284 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp592_0_i"   --->   Operation 4284 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_75)> <Delay = 0.62>
ST_38 : Operation 4285 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6266.i"   --->   Operation 4285 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_75)> <Delay = 0.00>
ST_38 : Operation 4286 [1/1] (0.00ns)   --->   "%ireg_78 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4286 'bitcast' 'ireg_78' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4287 [1/1] (0.00ns)   --->   "%trunc_ln564_60 = trunc i64 %ireg_78"   --->   Operation 4287 'trunc' 'trunc_ln564_60' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4288 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_78, i32 63"   --->   Operation 4288 'bitselect' 'p_Result_173' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4289 [1/1] (0.00ns)   --->   "%exp_tmp_137 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_78, i32 52, i32 62"   --->   Operation 4289 'partselect' 'exp_tmp_137' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4290 [1/1] (0.00ns)   --->   "%zext_ln501_79 = zext i11 %exp_tmp_137"   --->   Operation 4290 'zext' 'zext_ln501_79' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4291 [1/1] (0.00ns)   --->   "%trunc_ln574_68 = trunc i64 %ireg_78"   --->   Operation 4291 'trunc' 'trunc_ln574_68' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4292 [1/1] (0.00ns)   --->   "%p_Result_174 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_68"   --->   Operation 4292 'bitconcatenate' 'p_Result_174' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4293 [1/1] (0.00ns)   --->   "%zext_ln578_79 = zext i53 %p_Result_174"   --->   Operation 4293 'zext' 'zext_ln578_79' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4294 [1/1] (1.10ns)   --->   "%man_V_364 = sub i54 0, i54 %zext_ln578_79"   --->   Operation 4294 'sub' 'man_V_364' <Predicate = (trunc_ln191 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4295 [1/1] (0.40ns)   --->   "%man_V_365 = select i1 %p_Result_173, i54 %man_V_364, i54 %zext_ln578_79"   --->   Operation 4295 'select' 'man_V_365' <Predicate = (trunc_ln191 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4296 [1/1] (1.13ns)   --->   "%icmp_ln580_79 = icmp_eq  i63 %trunc_ln564_60, i63 0"   --->   Operation 4296 'icmp' 'icmp_ln580_79' <Predicate = (trunc_ln191 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4297 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_79, void, void %ap_fixed_base.exit6266.i.ap_fixed_base.exit6237.i_crit_edge"   --->   Operation 4297 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4298 [1/1] (0.80ns)   --->   "%F2_161 = sub i12 1075, i12 %zext_ln501_79"   --->   Operation 4298 'sub' 'F2_161' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4299 [1/1] (0.97ns)   --->   "%icmp_ln590_95 = icmp_sgt  i12 %F2_161, i12 8"   --->   Operation 4299 'icmp' 'icmp_ln590_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4300 [1/1] (0.80ns)   --->   "%add_ln590_95 = add i12 %F2_161, i12 4088"   --->   Operation 4300 'add' 'add_ln590_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4301 [1/1] (0.80ns)   --->   "%sub_ln590_95 = sub i12 8, i12 %F2_161"   --->   Operation 4301 'sub' 'sub_ln590_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4302 [1/1] (0.37ns)   --->   "%sh_amt_161 = select i1 %icmp_ln590_95, i12 %add_ln590_95, i12 %sub_ln590_95"   --->   Operation 4302 'select' 'sh_amt_161' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln590_95 = sext i12 %sh_amt_161"   --->   Operation 4303 'sext' 'sext_ln590_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.00>
ST_38 : Operation 4304 [1/1] (0.97ns)   --->   "%icmp_ln591_95 = icmp_eq  i12 %F2_161, i12 8"   --->   Operation 4304 'icmp' 'icmp_ln591_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4305 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_95, void, void"   --->   Operation 4305 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79)> <Delay = 0.00>
ST_38 : Operation 4306 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_95, void, void"   --->   Operation 4306 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95)> <Delay = 0.00>
ST_38 : Operation 4307 [1/1] (0.00ns)   --->   "%trunc_ln611_35 = trunc i54 %man_V_365"   --->   Operation 4307 'trunc' 'trunc_ln611_35' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_38 : Operation 4308 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_161, i32 4, i32 11"   --->   Operation 4308 'partselect' 'tmp_271' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_38 : Operation 4309 [1/1] (0.84ns)   --->   "%icmp_ln612_77 = icmp_eq  i8 %tmp_271, i8 0"   --->   Operation 4309 'icmp' 'icmp_ln612_77' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4310 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_77, void %.ap_fixed_base.exit6237.i_crit_edge, void"   --->   Operation 4310 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_38 : Operation 4311 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp582_0_i"   --->   Operation 4311 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & !icmp_ln612_77)> <Delay = 0.62>
ST_38 : Operation 4312 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4312 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & !icmp_ln612_77)> <Delay = 0.00>
ST_38 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln590_95cast = trunc i31 %sext_ln590_95"   --->   Operation 4313 'trunc' 'sext_ln590_95cast' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_77)> <Delay = 0.00>
ST_38 : Operation 4314 [1/1] (0.90ns)   --->   "%shl_ln613_95 = shl i16 %trunc_ln611_35, i16 %sext_ln590_95cast"   --->   Operation 4314 'shl' 'shl_ln613_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_77)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4315 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_95, i16 %agg_tmp582_0_i"   --->   Operation 4315 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_77)> <Delay = 0.62>
ST_38 : Operation 4316 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4316 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_77)> <Delay = 0.00>
ST_38 : Operation 4317 [1/1] (0.97ns)   --->   "%icmp_ln594_95 = icmp_ult  i12 %sh_amt_161, i12 54"   --->   Operation 4317 'icmp' 'icmp_ln594_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4318 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_95, void, void"   --->   Operation 4318 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95)> <Delay = 0.00>
ST_38 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_78, i32 63"   --->   Operation 4319 'bitselect' 'tmp_280' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4320 [1/1] (0.17ns)   --->   "%select_ln597_77 = select i1 %tmp_280, i16 65535, i16 0"   --->   Operation 4320 'select' 'select_ln597_77' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4321 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_77, i16 %agg_tmp582_0_i"   --->   Operation 4321 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.62>
ST_38 : Operation 4322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4322 'br' 'br_ln0' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4323 [1/1] (0.00ns)   --->   "%trunc_ln595_155 = trunc i12 %sh_amt_161"   --->   Operation 4323 'trunc' 'trunc_ln595_155' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln595_95 = zext i6 %trunc_ln595_155"   --->   Operation 4324 'zext' 'zext_ln595_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4325 [1/1] (1.50ns)   --->   "%ashr_ln595_95 = ashr i54 %man_V_365, i54 %zext_ln595_95"   --->   Operation 4325 'ashr' 'ashr_ln595_95' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln595_156 = trunc i54 %ashr_ln595_95"   --->   Operation 4326 'trunc' 'trunc_ln595_156' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4327 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_156, i16 %agg_tmp582_0_i"   --->   Operation 4327 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.62>
ST_38 : Operation 4328 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4328 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_38 : Operation 4329 [1/1] (0.00ns)   --->   "%trunc_ln592_77 = trunc i54 %man_V_365"   --->   Operation 4329 'trunc' 'trunc_ln592_77' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.00>
ST_38 : Operation 4330 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_77, i16 %agg_tmp582_0_i"   --->   Operation 4330 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.62>
ST_38 : Operation 4331 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4331 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.00>
ST_38 : Operation 4332 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp582_0_i"   --->   Operation 4332 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_79)> <Delay = 0.62>
ST_38 : Operation 4333 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6237.i"   --->   Operation 4333 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_79)> <Delay = 0.00>
ST_38 : Operation 4334 [1/1] (0.00ns)   --->   "%ireg_79 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4334 'bitcast' 'ireg_79' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4335 [1/1] (0.00ns)   --->   "%trunc_ln564_68 = trunc i64 %ireg_79"   --->   Operation 4335 'trunc' 'trunc_ln564_68' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4336 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_79, i32 63"   --->   Operation 4336 'bitselect' 'p_Result_175' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4337 [1/1] (0.00ns)   --->   "%exp_tmp_145 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_79, i32 52, i32 62"   --->   Operation 4337 'partselect' 'exp_tmp_145' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4338 [1/1] (0.00ns)   --->   "%zext_ln501_83 = zext i11 %exp_tmp_145"   --->   Operation 4338 'zext' 'zext_ln501_83' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4339 [1/1] (0.00ns)   --->   "%trunc_ln574_76 = trunc i64 %ireg_79"   --->   Operation 4339 'trunc' 'trunc_ln574_76' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4340 [1/1] (0.00ns)   --->   "%p_Result_176 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_76"   --->   Operation 4340 'bitconcatenate' 'p_Result_176' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4341 [1/1] (0.00ns)   --->   "%zext_ln578_83 = zext i53 %p_Result_176"   --->   Operation 4341 'zext' 'zext_ln578_83' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4342 [1/1] (1.10ns)   --->   "%man_V_389 = sub i54 0, i54 %zext_ln578_83"   --->   Operation 4342 'sub' 'man_V_389' <Predicate = (trunc_ln191 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4343 [1/1] (0.40ns)   --->   "%man_V_390 = select i1 %p_Result_175, i54 %man_V_389, i54 %zext_ln578_83"   --->   Operation 4343 'select' 'man_V_390' <Predicate = (trunc_ln191 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4344 [1/1] (1.13ns)   --->   "%icmp_ln580_83 = icmp_eq  i63 %trunc_ln564_68, i63 0"   --->   Operation 4344 'icmp' 'icmp_ln580_83' <Predicate = (trunc_ln191 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4345 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_83, void, void %ap_fixed_base.exit6237.i.arrayidx526278.exit.i_crit_edge"   --->   Operation 4345 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2)> <Delay = 0.00>
ST_38 : Operation 4346 [1/1] (0.80ns)   --->   "%F2_170 = sub i12 1075, i12 %zext_ln501_83"   --->   Operation 4346 'sub' 'F2_170' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4347 [1/1] (0.97ns)   --->   "%icmp_ln590_99 = icmp_sgt  i12 %F2_170, i12 8"   --->   Operation 4347 'icmp' 'icmp_ln590_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4348 [1/1] (0.80ns)   --->   "%add_ln590_99 = add i12 %F2_170, i12 4088"   --->   Operation 4348 'add' 'add_ln590_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4349 [1/1] (0.80ns)   --->   "%sub_ln590_99 = sub i12 8, i12 %F2_170"   --->   Operation 4349 'sub' 'sub_ln590_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4350 [1/1] (0.37ns)   --->   "%sh_amt_170 = select i1 %icmp_ln590_99, i12 %add_ln590_99, i12 %sub_ln590_99"   --->   Operation 4350 'select' 'sh_amt_170' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln590_99 = sext i12 %sh_amt_170"   --->   Operation 4351 'sext' 'sext_ln590_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.00>
ST_38 : Operation 4352 [1/1] (0.97ns)   --->   "%icmp_ln591_99 = icmp_eq  i12 %F2_170, i12 8"   --->   Operation 4352 'icmp' 'icmp_ln591_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4353 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_99, void, void"   --->   Operation 4353 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83)> <Delay = 0.00>
ST_38 : Operation 4354 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_99, void, void"   --->   Operation 4354 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99)> <Delay = 0.00>
ST_38 : Operation 4355 [1/1] (0.00ns)   --->   "%trunc_ln611_44 = trunc i54 %man_V_390"   --->   Operation 4355 'trunc' 'trunc_ln611_44' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_38 : Operation 4356 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_170, i32 4, i32 11"   --->   Operation 4356 'partselect' 'tmp_296' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_38 : Operation 4357 [1/1] (0.84ns)   --->   "%icmp_ln612_86 = icmp_eq  i8 %tmp_296, i8 0"   --->   Operation 4357 'icmp' 'icmp_ln612_86' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4358 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_86, void %.arrayidx526278.exit.i_crit_edge1141, void"   --->   Operation 4358 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_38 : Operation 4359 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp602_0_i"   --->   Operation 4359 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & !icmp_ln612_86)> <Delay = 0.62>
ST_38 : Operation 4360 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_405"   --->   Operation 4360 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & !icmp_ln612_86)> <Delay = 0.42>
ST_38 : Operation 4361 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4361 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & !icmp_ln612_86)> <Delay = 0.42>
ST_38 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln590_99cast = trunc i31 %sext_ln590_99"   --->   Operation 4362 'trunc' 'sext_ln590_99cast' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_86)> <Delay = 0.00>
ST_38 : Operation 4363 [1/1] (0.90ns)   --->   "%shl_ln613_99 = shl i16 %trunc_ln611_44, i16 %sext_ln590_99cast"   --->   Operation 4363 'shl' 'shl_ln613_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_86)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4364 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_99, i16 %agg_tmp602_0_i"   --->   Operation 4364 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_86)> <Delay = 0.62>
ST_38 : Operation 4365 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_405"   --->   Operation 4365 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_86)> <Delay = 0.42>
ST_38 : Operation 4366 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4366 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_86)> <Delay = 0.42>
ST_38 : Operation 4367 [1/1] (0.97ns)   --->   "%icmp_ln594_99 = icmp_ult  i12 %sh_amt_170, i12 54"   --->   Operation 4367 'icmp' 'icmp_ln594_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4368 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_99, void, void"   --->   Operation 4368 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99)> <Delay = 0.00>
ST_38 : Operation 4369 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_79, i32 63"   --->   Operation 4369 'bitselect' 'tmp_305' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.00>
ST_38 : Operation 4370 [1/1] (0.17ns)   --->   "%select_ln597_86 = select i1 %tmp_305, i16 65535, i16 0"   --->   Operation 4370 'select' 'select_ln597_86' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4371 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_86, i16 %agg_tmp602_0_i"   --->   Operation 4371 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.62>
ST_38 : Operation 4372 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %empty_405"   --->   Operation 4372 'store' 'store_ln0' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.42>
ST_38 : Operation 4373 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx526278.exit.i"   --->   Operation 4373 'br' 'br_ln0' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.42>
ST_38 : Operation 4374 [1/1] (0.00ns)   --->   "%trunc_ln595_173 = trunc i12 %sh_amt_170"   --->   Operation 4374 'trunc' 'trunc_ln595_173' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_38 : Operation 4375 [1/1] (0.00ns)   --->   "%zext_ln595_99 = zext i6 %trunc_ln595_173"   --->   Operation 4375 'zext' 'zext_ln595_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_38 : Operation 4376 [1/1] (1.50ns)   --->   "%ashr_ln595_99 = ashr i54 %man_V_390, i54 %zext_ln595_99"   --->   Operation 4376 'ashr' 'ashr_ln595_99' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4377 [1/1] (0.00ns)   --->   "%trunc_ln595_174 = trunc i54 %ashr_ln595_99"   --->   Operation 4377 'trunc' 'trunc_ln595_174' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_38 : Operation 4378 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_174, i16 %agg_tmp602_0_i"   --->   Operation 4378 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.62>
ST_38 : Operation 4379 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_405"   --->   Operation 4379 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.42>
ST_38 : Operation 4380 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4380 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.42>
ST_38 : Operation 4381 [1/1] (0.00ns)   --->   "%trunc_ln592_86 = trunc i54 %man_V_390"   --->   Operation 4381 'trunc' 'trunc_ln592_86' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.00>
ST_38 : Operation 4382 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_86, i16 %agg_tmp602_0_i"   --->   Operation 4382 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.62>
ST_38 : Operation 4383 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_405"   --->   Operation 4383 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.42>
ST_38 : Operation 4384 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4384 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.42>
ST_38 : Operation 4385 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp602_0_i"   --->   Operation 4385 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_83)> <Delay = 0.62>
ST_38 : Operation 4386 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_405"   --->   Operation 4386 'store' 'store_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_83)> <Delay = 0.42>
ST_38 : Operation 4387 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4387 'br' 'br_ln191' <Predicate = (trunc_ln191 == 2 & icmp_ln580_83)> <Delay = 0.42>
ST_38 : Operation 4388 [1/1] (0.00ns)   --->   "%ireg_68 = bitcast i64 %temp_c2_o1_10"   --->   Operation 4388 'bitcast' 'ireg_68' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4389 [1/1] (0.00ns)   --->   "%trunc_ln564_42 = trunc i64 %ireg_68"   --->   Operation 4389 'trunc' 'trunc_ln564_42' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4390 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_68, i32 63"   --->   Operation 4390 'bitselect' 'p_Result_153' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4391 [1/1] (0.00ns)   --->   "%exp_tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_68, i32 52, i32 62"   --->   Operation 4391 'partselect' 'exp_tmp_124' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln501_70 = zext i11 %exp_tmp_124"   --->   Operation 4392 'zext' 'zext_ln501_70' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4393 [1/1] (0.00ns)   --->   "%trunc_ln574_50 = trunc i64 %ireg_68"   --->   Operation 4393 'trunc' 'trunc_ln574_50' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4394 [1/1] (0.00ns)   --->   "%p_Result_154 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_50"   --->   Operation 4394 'bitconcatenate' 'p_Result_154' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln578_70 = zext i53 %p_Result_154"   --->   Operation 4395 'zext' 'zext_ln578_70' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4396 [1/1] (1.10ns)   --->   "%man_V_234 = sub i54 0, i54 %zext_ln578_70"   --->   Operation 4396 'sub' 'man_V_234' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4397 [1/1] (0.40ns)   --->   "%man_V_237 = select i1 %p_Result_153, i54 %man_V_234, i54 %zext_ln578_70"   --->   Operation 4397 'select' 'man_V_237' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4398 [1/1] (1.13ns)   --->   "%icmp_ln580_70 = icmp_eq  i63 %trunc_ln564_42, i63 0"   --->   Operation 4398 'icmp' 'icmp_ln580_70' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4399 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_70, void, void %arrayidx497273.exit.i.ap_fixed_base.exit6527.i_crit_edge"   --->   Operation 4399 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4400 [1/1] (0.80ns)   --->   "%F2_141 = sub i12 1075, i12 %zext_ln501_70"   --->   Operation 4400 'sub' 'F2_141' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4401 [1/1] (0.97ns)   --->   "%icmp_ln590_86 = icmp_sgt  i12 %F2_141, i12 8"   --->   Operation 4401 'icmp' 'icmp_ln590_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4402 [1/1] (0.80ns)   --->   "%add_ln590_86 = add i12 %F2_141, i12 4088"   --->   Operation 4402 'add' 'add_ln590_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4403 [1/1] (0.80ns)   --->   "%sub_ln590_86 = sub i12 8, i12 %F2_141"   --->   Operation 4403 'sub' 'sub_ln590_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4404 [1/1] (0.37ns)   --->   "%sh_amt_141 = select i1 %icmp_ln590_86, i12 %add_ln590_86, i12 %sub_ln590_86"   --->   Operation 4404 'select' 'sh_amt_141' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln590_86 = sext i12 %sh_amt_141"   --->   Operation 4405 'sext' 'sext_ln590_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.00>
ST_38 : Operation 4406 [1/1] (0.97ns)   --->   "%icmp_ln591_86 = icmp_eq  i12 %F2_141, i12 8"   --->   Operation 4406 'icmp' 'icmp_ln591_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4407 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_86, void, void"   --->   Operation 4407 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70)> <Delay = 0.00>
ST_38 : Operation 4408 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_86, void, void"   --->   Operation 4408 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86)> <Delay = 0.00>
ST_38 : Operation 4409 [1/1] (0.00ns)   --->   "%trunc_ln611_15 = trunc i54 %man_V_237"   --->   Operation 4409 'trunc' 'trunc_ln611_15' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.00>
ST_38 : Operation 4410 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_141, i32 4, i32 11"   --->   Operation 4410 'partselect' 'tmp_218' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.00>
ST_38 : Operation 4411 [1/1] (0.84ns)   --->   "%icmp_ln612_57 = icmp_eq  i8 %tmp_218, i8 0"   --->   Operation 4411 'icmp' 'icmp_ln612_57' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4412 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_57, void %.ap_fixed_base.exit6527.i_crit_edge, void"   --->   Operation 4412 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.00>
ST_38 : Operation 4413 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp662_0_i"   --->   Operation 4413 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & !icmp_ln612_57)> <Delay = 0.62>
ST_38 : Operation 4414 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4414 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & !icmp_ln612_57)> <Delay = 0.00>
ST_38 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln590_86cast = trunc i31 %sext_ln590_86"   --->   Operation 4415 'trunc' 'sext_ln590_86cast' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_57)> <Delay = 0.00>
ST_38 : Operation 4416 [1/1] (0.90ns)   --->   "%shl_ln613_86 = shl i16 %trunc_ln611_15, i16 %sext_ln590_86cast"   --->   Operation 4416 'shl' 'shl_ln613_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_57)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4417 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_86, i16 %agg_tmp662_0_i"   --->   Operation 4417 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_57)> <Delay = 0.62>
ST_38 : Operation 4418 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4418 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_57)> <Delay = 0.00>
ST_38 : Operation 4419 [1/1] (0.97ns)   --->   "%icmp_ln594_86 = icmp_ult  i12 %sh_amt_141, i12 54"   --->   Operation 4419 'icmp' 'icmp_ln594_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4420 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_86, void, void"   --->   Operation 4420 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86)> <Delay = 0.00>
ST_38 : Operation 4421 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_68, i32 63"   --->   Operation 4421 'bitselect' 'tmp_225' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4422 [1/1] (0.17ns)   --->   "%select_ln597_57 = select i1 %tmp_225, i16 65535, i16 0"   --->   Operation 4422 'select' 'select_ln597_57' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4423 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_57, i16 %agg_tmp662_0_i"   --->   Operation 4423 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.62>
ST_38 : Operation 4424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4424 'br' 'br_ln0' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4425 [1/1] (0.00ns)   --->   "%trunc_ln595_115 = trunc i12 %sh_amt_141"   --->   Operation 4425 'trunc' 'trunc_ln595_115' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln595_86 = zext i6 %trunc_ln595_115"   --->   Operation 4426 'zext' 'zext_ln595_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4427 [1/1] (1.50ns)   --->   "%ashr_ln595_86 = ashr i54 %man_V_237, i54 %zext_ln595_86"   --->   Operation 4427 'ashr' 'ashr_ln595_86' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4428 [1/1] (0.00ns)   --->   "%trunc_ln595_116 = trunc i54 %ashr_ln595_86"   --->   Operation 4428 'trunc' 'trunc_ln595_116' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4429 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_116, i16 %agg_tmp662_0_i"   --->   Operation 4429 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.62>
ST_38 : Operation 4430 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4430 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_38 : Operation 4431 [1/1] (0.00ns)   --->   "%trunc_ln592_57 = trunc i54 %man_V_237"   --->   Operation 4431 'trunc' 'trunc_ln592_57' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & icmp_ln591_86)> <Delay = 0.00>
ST_38 : Operation 4432 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_57, i16 %agg_tmp662_0_i"   --->   Operation 4432 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & icmp_ln591_86)> <Delay = 0.62>
ST_38 : Operation 4433 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4433 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_70 & icmp_ln591_86)> <Delay = 0.00>
ST_38 : Operation 4434 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp662_0_i"   --->   Operation 4434 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_70)> <Delay = 0.62>
ST_38 : Operation 4435 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6527.i"   --->   Operation 4435 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_70)> <Delay = 0.00>
ST_38 : Operation 4436 [1/1] (0.00ns)   --->   "%ireg_69 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4436 'bitcast' 'ireg_69' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4437 [1/1] (0.00ns)   --->   "%trunc_ln564_51 = trunc i64 %ireg_69"   --->   Operation 4437 'trunc' 'trunc_ln564_51' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4438 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_69, i32 63"   --->   Operation 4438 'bitselect' 'p_Result_155' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4439 [1/1] (0.00ns)   --->   "%exp_tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_69, i32 52, i32 62"   --->   Operation 4439 'partselect' 'exp_tmp_129' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4440 [1/1] (0.00ns)   --->   "%zext_ln501_74 = zext i11 %exp_tmp_129"   --->   Operation 4440 'zext' 'zext_ln501_74' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4441 [1/1] (0.00ns)   --->   "%trunc_ln574_59 = trunc i64 %ireg_69"   --->   Operation 4441 'trunc' 'trunc_ln574_59' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4442 [1/1] (0.00ns)   --->   "%p_Result_156 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_59"   --->   Operation 4442 'bitconcatenate' 'p_Result_156' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln578_74 = zext i53 %p_Result_156"   --->   Operation 4443 'zext' 'zext_ln578_74' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4444 [1/1] (1.10ns)   --->   "%man_V_316 = sub i54 0, i54 %zext_ln578_74"   --->   Operation 4444 'sub' 'man_V_316' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4445 [1/1] (0.40ns)   --->   "%man_V_319 = select i1 %p_Result_155, i54 %man_V_316, i54 %zext_ln578_74"   --->   Operation 4445 'select' 'man_V_319' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4446 [1/1] (1.13ns)   --->   "%icmp_ln580_74 = icmp_eq  i63 %trunc_ln564_51, i63 0"   --->   Operation 4446 'icmp' 'icmp_ln580_74' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4447 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_74, void, void %ap_fixed_base.exit6527.i.ap_fixed_base.exit6498.i_crit_edge"   --->   Operation 4447 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4448 [1/1] (0.80ns)   --->   "%F2_151 = sub i12 1075, i12 %zext_ln501_74"   --->   Operation 4448 'sub' 'F2_151' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4449 [1/1] (0.97ns)   --->   "%icmp_ln590_90 = icmp_sgt  i12 %F2_151, i12 8"   --->   Operation 4449 'icmp' 'icmp_ln590_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4450 [1/1] (0.80ns)   --->   "%add_ln590_90 = add i12 %F2_151, i12 4088"   --->   Operation 4450 'add' 'add_ln590_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4451 [1/1] (0.80ns)   --->   "%sub_ln590_90 = sub i12 8, i12 %F2_151"   --->   Operation 4451 'sub' 'sub_ln590_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4452 [1/1] (0.37ns)   --->   "%sh_amt_151 = select i1 %icmp_ln590_90, i12 %add_ln590_90, i12 %sub_ln590_90"   --->   Operation 4452 'select' 'sh_amt_151' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln590_90 = sext i12 %sh_amt_151"   --->   Operation 4453 'sext' 'sext_ln590_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.00>
ST_38 : Operation 4454 [1/1] (0.97ns)   --->   "%icmp_ln591_90 = icmp_eq  i12 %F2_151, i12 8"   --->   Operation 4454 'icmp' 'icmp_ln591_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4455 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_90, void, void"   --->   Operation 4455 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74)> <Delay = 0.00>
ST_38 : Operation 4456 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_90, void, void"   --->   Operation 4456 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90)> <Delay = 0.00>
ST_38 : Operation 4457 [1/1] (0.00ns)   --->   "%trunc_ln611_25 = trunc i54 %man_V_319"   --->   Operation 4457 'trunc' 'trunc_ln611_25' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_38 : Operation 4458 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_151, i32 4, i32 11"   --->   Operation 4458 'partselect' 'tmp_245' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_38 : Operation 4459 [1/1] (0.84ns)   --->   "%icmp_ln612_67 = icmp_eq  i8 %tmp_245, i8 0"   --->   Operation 4459 'icmp' 'icmp_ln612_67' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4460 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_67, void %.ap_fixed_base.exit6498.i_crit_edge, void"   --->   Operation 4460 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_38 : Operation 4461 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp682_0_i"   --->   Operation 4461 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & !icmp_ln612_67)> <Delay = 0.62>
ST_38 : Operation 4462 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4462 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & !icmp_ln612_67)> <Delay = 0.00>
ST_38 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln590_90cast = trunc i31 %sext_ln590_90"   --->   Operation 4463 'trunc' 'sext_ln590_90cast' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_67)> <Delay = 0.00>
ST_38 : Operation 4464 [1/1] (0.90ns)   --->   "%shl_ln613_90 = shl i16 %trunc_ln611_25, i16 %sext_ln590_90cast"   --->   Operation 4464 'shl' 'shl_ln613_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_67)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4465 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_90, i16 %agg_tmp682_0_i"   --->   Operation 4465 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_67)> <Delay = 0.62>
ST_38 : Operation 4466 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4466 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_67)> <Delay = 0.00>
ST_38 : Operation 4467 [1/1] (0.97ns)   --->   "%icmp_ln594_90 = icmp_ult  i12 %sh_amt_151, i12 54"   --->   Operation 4467 'icmp' 'icmp_ln594_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4468 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_90, void, void"   --->   Operation 4468 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90)> <Delay = 0.00>
ST_38 : Operation 4469 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_69, i32 63"   --->   Operation 4469 'bitselect' 'tmp_253' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4470 [1/1] (0.17ns)   --->   "%select_ln597_67 = select i1 %tmp_253, i16 65535, i16 0"   --->   Operation 4470 'select' 'select_ln597_67' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4471 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_67, i16 %agg_tmp682_0_i"   --->   Operation 4471 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.62>
ST_38 : Operation 4472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4472 'br' 'br_ln0' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4473 [1/1] (0.00ns)   --->   "%trunc_ln595_135 = trunc i12 %sh_amt_151"   --->   Operation 4473 'trunc' 'trunc_ln595_135' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4474 [1/1] (0.00ns)   --->   "%zext_ln595_90 = zext i6 %trunc_ln595_135"   --->   Operation 4474 'zext' 'zext_ln595_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4475 [1/1] (1.50ns)   --->   "%ashr_ln595_90 = ashr i54 %man_V_319, i54 %zext_ln595_90"   --->   Operation 4475 'ashr' 'ashr_ln595_90' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4476 [1/1] (0.00ns)   --->   "%trunc_ln595_136 = trunc i54 %ashr_ln595_90"   --->   Operation 4476 'trunc' 'trunc_ln595_136' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4477 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_136, i16 %agg_tmp682_0_i"   --->   Operation 4477 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.62>
ST_38 : Operation 4478 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4478 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_38 : Operation 4479 [1/1] (0.00ns)   --->   "%trunc_ln592_67 = trunc i54 %man_V_319"   --->   Operation 4479 'trunc' 'trunc_ln592_67' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.00>
ST_38 : Operation 4480 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_67, i16 %agg_tmp682_0_i"   --->   Operation 4480 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.62>
ST_38 : Operation 4481 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4481 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.00>
ST_38 : Operation 4482 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp682_0_i"   --->   Operation 4482 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_74)> <Delay = 0.62>
ST_38 : Operation 4483 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6498.i"   --->   Operation 4483 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_74)> <Delay = 0.00>
ST_38 : Operation 4484 [1/1] (0.00ns)   --->   "%ireg_70 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4484 'bitcast' 'ireg_70' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4485 [1/1] (0.00ns)   --->   "%trunc_ln564_59 = trunc i64 %ireg_70"   --->   Operation 4485 'trunc' 'trunc_ln564_59' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4486 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_70, i32 63"   --->   Operation 4486 'bitselect' 'p_Result_157' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4487 [1/1] (0.00ns)   --->   "%exp_tmp_136 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_70, i32 52, i32 62"   --->   Operation 4487 'partselect' 'exp_tmp_136' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4488 [1/1] (0.00ns)   --->   "%zext_ln501_78 = zext i11 %exp_tmp_136"   --->   Operation 4488 'zext' 'zext_ln501_78' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4489 [1/1] (0.00ns)   --->   "%trunc_ln574_67 = trunc i64 %ireg_70"   --->   Operation 4489 'trunc' 'trunc_ln574_67' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4490 [1/1] (0.00ns)   --->   "%p_Result_158 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_67"   --->   Operation 4490 'bitconcatenate' 'p_Result_158' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln578_78 = zext i53 %p_Result_158"   --->   Operation 4491 'zext' 'zext_ln578_78' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4492 [1/1] (1.10ns)   --->   "%man_V_361 = sub i54 0, i54 %zext_ln578_78"   --->   Operation 4492 'sub' 'man_V_361' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4493 [1/1] (0.40ns)   --->   "%man_V_362 = select i1 %p_Result_157, i54 %man_V_361, i54 %zext_ln578_78"   --->   Operation 4493 'select' 'man_V_362' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4494 [1/1] (1.13ns)   --->   "%icmp_ln580_78 = icmp_eq  i63 %trunc_ln564_59, i63 0"   --->   Operation 4494 'icmp' 'icmp_ln580_78' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4495 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_78, void, void %ap_fixed_base.exit6498.i.ap_fixed_base.exit6469.i_crit_edge"   --->   Operation 4495 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4496 [1/1] (0.80ns)   --->   "%F2_160 = sub i12 1075, i12 %zext_ln501_78"   --->   Operation 4496 'sub' 'F2_160' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4497 [1/1] (0.97ns)   --->   "%icmp_ln590_94 = icmp_sgt  i12 %F2_160, i12 8"   --->   Operation 4497 'icmp' 'icmp_ln590_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4498 [1/1] (0.80ns)   --->   "%add_ln590_94 = add i12 %F2_160, i12 4088"   --->   Operation 4498 'add' 'add_ln590_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4499 [1/1] (0.80ns)   --->   "%sub_ln590_94 = sub i12 8, i12 %F2_160"   --->   Operation 4499 'sub' 'sub_ln590_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4500 [1/1] (0.37ns)   --->   "%sh_amt_160 = select i1 %icmp_ln590_94, i12 %add_ln590_94, i12 %sub_ln590_94"   --->   Operation 4500 'select' 'sh_amt_160' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln590_94 = sext i12 %sh_amt_160"   --->   Operation 4501 'sext' 'sext_ln590_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.00>
ST_38 : Operation 4502 [1/1] (0.97ns)   --->   "%icmp_ln591_94 = icmp_eq  i12 %F2_160, i12 8"   --->   Operation 4502 'icmp' 'icmp_ln591_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4503 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_94, void, void"   --->   Operation 4503 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78)> <Delay = 0.00>
ST_38 : Operation 4504 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_94, void, void"   --->   Operation 4504 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94)> <Delay = 0.00>
ST_38 : Operation 4505 [1/1] (0.00ns)   --->   "%trunc_ln611_34 = trunc i54 %man_V_362"   --->   Operation 4505 'trunc' 'trunc_ln611_34' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_38 : Operation 4506 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_160, i32 4, i32 11"   --->   Operation 4506 'partselect' 'tmp_270' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_38 : Operation 4507 [1/1] (0.84ns)   --->   "%icmp_ln612_76 = icmp_eq  i8 %tmp_270, i8 0"   --->   Operation 4507 'icmp' 'icmp_ln612_76' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4508 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_76, void %.ap_fixed_base.exit6469.i_crit_edge, void"   --->   Operation 4508 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_38 : Operation 4509 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp672_0_i"   --->   Operation 4509 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & !icmp_ln612_76)> <Delay = 0.62>
ST_38 : Operation 4510 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4510 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & !icmp_ln612_76)> <Delay = 0.00>
ST_38 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln590_94cast = trunc i31 %sext_ln590_94"   --->   Operation 4511 'trunc' 'sext_ln590_94cast' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_76)> <Delay = 0.00>
ST_38 : Operation 4512 [1/1] (0.90ns)   --->   "%shl_ln613_94 = shl i16 %trunc_ln611_34, i16 %sext_ln590_94cast"   --->   Operation 4512 'shl' 'shl_ln613_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_76)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4513 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_94, i16 %agg_tmp672_0_i"   --->   Operation 4513 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_76)> <Delay = 0.62>
ST_38 : Operation 4514 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4514 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_76)> <Delay = 0.00>
ST_38 : Operation 4515 [1/1] (0.97ns)   --->   "%icmp_ln594_94 = icmp_ult  i12 %sh_amt_160, i12 54"   --->   Operation 4515 'icmp' 'icmp_ln594_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4516 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_94, void, void"   --->   Operation 4516 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94)> <Delay = 0.00>
ST_38 : Operation 4517 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_70, i32 63"   --->   Operation 4517 'bitselect' 'tmp_279' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4518 [1/1] (0.17ns)   --->   "%select_ln597_76 = select i1 %tmp_279, i16 65535, i16 0"   --->   Operation 4518 'select' 'select_ln597_76' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4519 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_76, i16 %agg_tmp672_0_i"   --->   Operation 4519 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.62>
ST_38 : Operation 4520 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4520 'br' 'br_ln0' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4521 [1/1] (0.00ns)   --->   "%trunc_ln595_153 = trunc i12 %sh_amt_160"   --->   Operation 4521 'trunc' 'trunc_ln595_153' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln595_94 = zext i6 %trunc_ln595_153"   --->   Operation 4522 'zext' 'zext_ln595_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4523 [1/1] (1.50ns)   --->   "%ashr_ln595_94 = ashr i54 %man_V_362, i54 %zext_ln595_94"   --->   Operation 4523 'ashr' 'ashr_ln595_94' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4524 [1/1] (0.00ns)   --->   "%trunc_ln595_154 = trunc i54 %ashr_ln595_94"   --->   Operation 4524 'trunc' 'trunc_ln595_154' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4525 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_154, i16 %agg_tmp672_0_i"   --->   Operation 4525 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.62>
ST_38 : Operation 4526 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4526 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_38 : Operation 4527 [1/1] (0.00ns)   --->   "%trunc_ln592_76 = trunc i54 %man_V_362"   --->   Operation 4527 'trunc' 'trunc_ln592_76' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.00>
ST_38 : Operation 4528 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_76, i16 %agg_tmp672_0_i"   --->   Operation 4528 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.62>
ST_38 : Operation 4529 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4529 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.00>
ST_38 : Operation 4530 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp672_0_i"   --->   Operation 4530 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_78)> <Delay = 0.62>
ST_38 : Operation 4531 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6469.i"   --->   Operation 4531 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_78)> <Delay = 0.00>
ST_38 : Operation 4532 [1/1] (0.00ns)   --->   "%ireg_71 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4532 'bitcast' 'ireg_71' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4533 [1/1] (0.00ns)   --->   "%trunc_ln564_67 = trunc i64 %ireg_71"   --->   Operation 4533 'trunc' 'trunc_ln564_67' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4534 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_71, i32 63"   --->   Operation 4534 'bitselect' 'p_Result_159' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4535 [1/1] (0.00ns)   --->   "%exp_tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_71, i32 52, i32 62"   --->   Operation 4535 'partselect' 'exp_tmp_144' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4536 [1/1] (0.00ns)   --->   "%zext_ln501_82 = zext i11 %exp_tmp_144"   --->   Operation 4536 'zext' 'zext_ln501_82' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4537 [1/1] (0.00ns)   --->   "%trunc_ln574_75 = trunc i64 %ireg_71"   --->   Operation 4537 'trunc' 'trunc_ln574_75' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4538 [1/1] (0.00ns)   --->   "%p_Result_160 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_75"   --->   Operation 4538 'bitconcatenate' 'p_Result_160' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4539 [1/1] (0.00ns)   --->   "%zext_ln578_82 = zext i53 %p_Result_160"   --->   Operation 4539 'zext' 'zext_ln578_82' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4540 [1/1] (1.10ns)   --->   "%man_V_386 = sub i54 0, i54 %zext_ln578_82"   --->   Operation 4540 'sub' 'man_V_386' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4541 [1/1] (0.40ns)   --->   "%man_V_387 = select i1 %p_Result_159, i54 %man_V_386, i54 %zext_ln578_82"   --->   Operation 4541 'select' 'man_V_387' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4542 [1/1] (1.13ns)   --->   "%icmp_ln580_82 = icmp_eq  i63 %trunc_ln564_67, i63 0"   --->   Operation 4542 'icmp' 'icmp_ln580_82' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4543 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_82, void, void %ap_fixed_base.exit6469.i.arrayidx526278.exit.i_crit_edge"   --->   Operation 4543 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4)> <Delay = 0.00>
ST_38 : Operation 4544 [1/1] (0.80ns)   --->   "%F2_169 = sub i12 1075, i12 %zext_ln501_82"   --->   Operation 4544 'sub' 'F2_169' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4545 [1/1] (0.97ns)   --->   "%icmp_ln590_98 = icmp_sgt  i12 %F2_169, i12 8"   --->   Operation 4545 'icmp' 'icmp_ln590_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4546 [1/1] (0.80ns)   --->   "%add_ln590_98 = add i12 %F2_169, i12 4088"   --->   Operation 4546 'add' 'add_ln590_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4547 [1/1] (0.80ns)   --->   "%sub_ln590_98 = sub i12 8, i12 %F2_169"   --->   Operation 4547 'sub' 'sub_ln590_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4548 [1/1] (0.37ns)   --->   "%sh_amt_169 = select i1 %icmp_ln590_98, i12 %add_ln590_98, i12 %sub_ln590_98"   --->   Operation 4548 'select' 'sh_amt_169' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln590_98 = sext i12 %sh_amt_169"   --->   Operation 4549 'sext' 'sext_ln590_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.00>
ST_38 : Operation 4550 [1/1] (0.97ns)   --->   "%icmp_ln591_98 = icmp_eq  i12 %F2_169, i12 8"   --->   Operation 4550 'icmp' 'icmp_ln591_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4551 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_98, void, void"   --->   Operation 4551 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82)> <Delay = 0.00>
ST_38 : Operation 4552 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_98, void, void"   --->   Operation 4552 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98)> <Delay = 0.00>
ST_38 : Operation 4553 [1/1] (0.00ns)   --->   "%trunc_ln611_43 = trunc i54 %man_V_387"   --->   Operation 4553 'trunc' 'trunc_ln611_43' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_38 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_169, i32 4, i32 11"   --->   Operation 4554 'partselect' 'tmp_295' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_38 : Operation 4555 [1/1] (0.84ns)   --->   "%icmp_ln612_85 = icmp_eq  i8 %tmp_295, i8 0"   --->   Operation 4555 'icmp' 'icmp_ln612_85' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4556 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_85, void %.arrayidx526278.exit.i_crit_edge, void"   --->   Operation 4556 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_38 : Operation 4557 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp692_0_i"   --->   Operation 4557 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & !icmp_ln612_85)> <Delay = 0.62>
ST_38 : Operation 4558 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_406"   --->   Operation 4558 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & !icmp_ln612_85)> <Delay = 0.42>
ST_38 : Operation 4559 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4559 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & !icmp_ln612_85)> <Delay = 0.42>
ST_38 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln590_98cast = trunc i31 %sext_ln590_98"   --->   Operation 4560 'trunc' 'sext_ln590_98cast' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_85)> <Delay = 0.00>
ST_38 : Operation 4561 [1/1] (0.90ns)   --->   "%shl_ln613_98 = shl i16 %trunc_ln611_43, i16 %sext_ln590_98cast"   --->   Operation 4561 'shl' 'shl_ln613_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_85)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4562 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_98, i16 %agg_tmp692_0_i"   --->   Operation 4562 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_85)> <Delay = 0.62>
ST_38 : Operation 4563 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_406"   --->   Operation 4563 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_85)> <Delay = 0.42>
ST_38 : Operation 4564 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4564 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_85)> <Delay = 0.42>
ST_38 : Operation 4565 [1/1] (0.97ns)   --->   "%icmp_ln594_98 = icmp_ult  i12 %sh_amt_169, i12 54"   --->   Operation 4565 'icmp' 'icmp_ln594_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4566 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_98, void, void"   --->   Operation 4566 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98)> <Delay = 0.00>
ST_38 : Operation 4567 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_71, i32 63"   --->   Operation 4567 'bitselect' 'tmp_304' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.00>
ST_38 : Operation 4568 [1/1] (0.17ns)   --->   "%select_ln597_85 = select i1 %tmp_304, i16 65535, i16 0"   --->   Operation 4568 'select' 'select_ln597_85' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4569 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_85, i16 %agg_tmp692_0_i"   --->   Operation 4569 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.62>
ST_38 : Operation 4570 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %empty_406"   --->   Operation 4570 'store' 'store_ln0' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.42>
ST_38 : Operation 4571 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx526278.exit.i"   --->   Operation 4571 'br' 'br_ln0' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.42>
ST_38 : Operation 4572 [1/1] (0.00ns)   --->   "%trunc_ln595_171 = trunc i12 %sh_amt_169"   --->   Operation 4572 'trunc' 'trunc_ln595_171' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_38 : Operation 4573 [1/1] (0.00ns)   --->   "%zext_ln595_98 = zext i6 %trunc_ln595_171"   --->   Operation 4573 'zext' 'zext_ln595_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_38 : Operation 4574 [1/1] (1.50ns)   --->   "%ashr_ln595_98 = ashr i54 %man_V_387, i54 %zext_ln595_98"   --->   Operation 4574 'ashr' 'ashr_ln595_98' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4575 [1/1] (0.00ns)   --->   "%trunc_ln595_172 = trunc i54 %ashr_ln595_98"   --->   Operation 4575 'trunc' 'trunc_ln595_172' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_38 : Operation 4576 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_172, i16 %agg_tmp692_0_i"   --->   Operation 4576 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.62>
ST_38 : Operation 4577 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_406"   --->   Operation 4577 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.42>
ST_38 : Operation 4578 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4578 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.42>
ST_38 : Operation 4579 [1/1] (0.00ns)   --->   "%trunc_ln592_85 = trunc i54 %man_V_387"   --->   Operation 4579 'trunc' 'trunc_ln592_85' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.00>
ST_38 : Operation 4580 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_85, i16 %agg_tmp692_0_i"   --->   Operation 4580 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.62>
ST_38 : Operation 4581 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_406"   --->   Operation 4581 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.42>
ST_38 : Operation 4582 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4582 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.42>
ST_38 : Operation 4583 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp692_0_i"   --->   Operation 4583 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_82)> <Delay = 0.62>
ST_38 : Operation 4584 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %empty_406"   --->   Operation 4584 'store' 'store_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_82)> <Delay = 0.42>
ST_38 : Operation 4585 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx526278.exit.i"   --->   Operation 4585 'br' 'br_ln191' <Predicate = (trunc_ln191 != 2 & trunc_ln191 != 4 & icmp_ln580_82)> <Delay = 0.42>

State 39 <SV = 14> <Delay = 1.22>
ST_39 : Operation 4586 [1/1] (0.00ns)   --->   "%HH_V_90_i = phi i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void, i16 %agg_tmp564_0_i, void %ap_fixed_base.exit6469.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp564_0_i, void %.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp564_0_i, void %ap_fixed_base.exit6353.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp564_0_i, void %.arrayidx526278.exit.i_crit_edge1139, i16 %storemerge5_i6555_i, void %ap_fixed_base.exit6237.i.arrayidx526278.exit.i_crit_edge, i16 %storemerge5_i6555_i, void %.arrayidx526278.exit.i_crit_edge1141"   --->   Operation 4586 'phi' 'HH_V_90_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4587 [1/1] (0.00ns)   --->   "%p_0_0_03435207830423050306230833107_i = phi i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void, i16 %agg_tmp567_0_i, void %ap_fixed_base.exit6469.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp567_0_i, void %.arrayidx526278.exit.i_crit_edge, i16 %storemerge5_i6555_i, void %ap_fixed_base.exit6353.i.arrayidx526278.exit.i_crit_edge, i16 %storemerge5_i6555_i, void %.arrayidx526278.exit.i_crit_edge1139, i16 %agg_tmp567_0_i, void %ap_fixed_base.exit6237.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp567_0_i, void %.arrayidx526278.exit.i_crit_edge1141"   --->   Operation 4587 'phi' 'p_0_0_03435207830423050306230833107_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4588 [1/1] (0.00ns)   --->   "%HH_V_91_i = phi i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %agg_tmp654_0_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void, i16 %storemerge5_i6555_i, void %ap_fixed_base.exit6469.i.arrayidx526278.exit.i_crit_edge, i16 %storemerge5_i6555_i, void %.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp654_0_i, void %ap_fixed_base.exit6353.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp654_0_i, void %.arrayidx526278.exit.i_crit_edge1139, i16 %agg_tmp654_0_i, void %ap_fixed_base.exit6237.i.arrayidx526278.exit.i_crit_edge, i16 %agg_tmp654_0_i, void %.arrayidx526278.exit.i_crit_edge1141"   --->   Operation 4588 'phi' 'HH_V_91_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4589 [1/1] (0.79ns)   --->   "%add_ln187 = add i4 %i_19, i4 2" [src/QRD.cpp:187]   --->   Operation 4589 'add' 'add_ln187' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4590 [1/1] (0.42ns)   --->   "%store_ln187 = store i4 %add_ln187, i4 %i_16" [src/QRD.cpp:187]   --->   Operation 4590 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 4591 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2543.i"   --->   Operation 4591 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 8> <Delay = 18.6>
ST_40 : Operation 4592 [1/1] (0.00ns)   --->   "%agg_tmp572_0_i_load = load i16 %agg_tmp572_0_i" [src/QRD.cpp:197]   --->   Operation 4592 'load' 'agg_tmp572_0_i_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4593 [1/1] (0.00ns)   --->   "%HH_V_49_load = load i16 %HH_V_49" [src/QRD.cpp:197]   --->   Operation 4593 'load' 'HH_V_49_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4594 [1/1] (0.00ns)   --->   "%agg_tmp592_0_i_load = load i16 %agg_tmp592_0_i" [src/QRD.cpp:199]   --->   Operation 4594 'load' 'agg_tmp592_0_i_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4595 [1/1] (0.00ns)   --->   "%HH_V_50_load = load i16 %HH_V_50" [src/QRD.cpp:199]   --->   Operation 4595 'load' 'HH_V_50_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4596 [1/1] (0.00ns)   --->   "%agg_tmp582_0_i_load = load i16 %agg_tmp582_0_i" [src/QRD.cpp:198]   --->   Operation 4596 'load' 'agg_tmp582_0_i_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4597 [1/1] (0.00ns)   --->   "%HH_V_51_load = load i16 %HH_V_51" [src/QRD.cpp:198]   --->   Operation 4597 'load' 'HH_V_51_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4598 [1/1] (0.00ns)   --->   "%agg_tmp602_0_i_load = load i16 %agg_tmp602_0_i" [src/QRD.cpp:200]   --->   Operation 4598 'load' 'agg_tmp602_0_i_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4599 [1/1] (0.00ns)   --->   "%agg_tmp605_0_i_load = load i16 %agg_tmp605_0_i" [src/QRD.cpp:200]   --->   Operation 4599 'load' 'agg_tmp605_0_i_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4600 [1/2] (9.11ns)   --->   "%call_ret20_i = call i128 @CORDIC_V, i16 %agg_tmp564_0_i, i16 %agg_tmp567_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:196]   --->   Operation 4600 'call' 'call_ret20_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 4601 [1/1] (0.00ns)   --->   "%temp_c1_o1_12 = extractvalue i128 %call_ret20_i" [src/QRD.cpp:196]   --->   Operation 4601 'extractvalue' 'temp_c1_o1_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4602 [1/1] (0.00ns)   --->   "%temp_c1_o2_4 = extractvalue i128 %call_ret20_i" [src/QRD.cpp:196]   --->   Operation 4602 'extractvalue' 'temp_c1_o2_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4603 [1/1] (0.00ns)   --->   "%bitcast_ln197 = bitcast i64 %temp_c1_o2_4" [src/QRD.cpp:197]   --->   Operation 4603 'bitcast' 'bitcast_ln197' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4604 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %bitcast_ln197" [src/QRD.cpp:197]   --->   Operation 4604 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4605 [1/1] (0.37ns)   --->   "%ireg_80 = xor i64 %bitcast_ln197, i64 9223372036854775808" [src/QRD.cpp:197]   --->   Operation 4605 'xor' 'ireg_80' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4606 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln197, i32 63"   --->   Operation 4606 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4607 [1/1] (0.00ns)   --->   "%exp_tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_80, i32 52, i32 62"   --->   Operation 4607 'partselect' 'exp_tmp_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4608 [1/1] (0.00ns)   --->   "%zext_ln501_67 = zext i11 %exp_tmp_24"   --->   Operation 4608 'zext' 'zext_ln501_67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4609 [1/1] (0.00ns)   --->   "%trunc_ln574_17 = trunc i64 %ireg_80"   --->   Operation 4609 'trunc' 'trunc_ln574_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4610 [1/1] (0.00ns)   --->   "%p_Result_177 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_17"   --->   Operation 4610 'bitconcatenate' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4611 [1/1] (0.00ns)   --->   "%zext_ln578_67 = zext i53 %p_Result_177"   --->   Operation 4611 'zext' 'zext_ln578_67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4612 [1/1] (1.10ns)   --->   "%man_V_56 = sub i54 0, i54 %zext_ln578_67"   --->   Operation 4612 'sub' 'man_V_56' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4613 [1/1] (0.40ns)   --->   "%man_V_57 = select i1 %tmp_92, i54 %zext_ln578_67, i54 %man_V_56"   --->   Operation 4613 'select' 'man_V_57' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4614 [1/1] (1.13ns)   --->   "%icmp_ln580_67 = icmp_eq  i63 %trunc_ln197, i63 0"   --->   Operation 4614 'icmp' 'icmp_ln580_67' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4615 [1/1] (0.80ns)   --->   "%F2_17 = sub i12 1075, i12 %zext_ln501_67"   --->   Operation 4615 'sub' 'F2_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4616 [1/1] (0.97ns)   --->   "%icmp_ln590_64 = icmp_sgt  i12 %F2_17, i12 8"   --->   Operation 4616 'icmp' 'icmp_ln590_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4617 [1/1] (0.80ns)   --->   "%add_ln590_64 = add i12 %F2_17, i12 4088"   --->   Operation 4617 'add' 'add_ln590_64' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4618 [1/1] (0.80ns)   --->   "%sub_ln590_64 = sub i12 8, i12 %F2_17"   --->   Operation 4618 'sub' 'sub_ln590_64' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4619 [1/1] (0.37ns)   --->   "%sh_amt_17 = select i1 %icmp_ln590_64, i12 %add_ln590_64, i12 %sub_ln590_64"   --->   Operation 4619 'select' 'sh_amt_17' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%sext_ln590_64 = sext i12 %sh_amt_17"   --->   Operation 4620 'sext' 'sext_ln590_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4621 [1/1] (0.97ns)   --->   "%icmp_ln591_64 = icmp_eq  i12 %F2_17, i12 8"   --->   Operation 4621 'icmp' 'icmp_ln591_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4622 [1/1] (0.00ns)   --->   "%trunc_ln592_16 = trunc i54 %man_V_57"   --->   Operation 4622 'trunc' 'trunc_ln592_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4623 [1/1] (0.97ns)   --->   "%icmp_ln594_64 = icmp_ult  i12 %sh_amt_17, i12 54"   --->   Operation 4623 'icmp' 'icmp_ln594_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4624 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_17, i32 4, i32 11"   --->   Operation 4624 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4625 [1/1] (0.84ns)   --->   "%icmp_ln612_16 = icmp_eq  i8 %tmp_93, i8 0"   --->   Operation 4625 'icmp' 'icmp_ln612_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%trunc_ln595_31 = trunc i12 %sh_amt_17"   --->   Operation 4626 'trunc' 'trunc_ln595_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%zext_ln595_64 = zext i6 %trunc_ln595_31"   --->   Operation 4627 'zext' 'zext_ln595_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%ashr_ln595_64 = ashr i54 %man_V_57, i54 %zext_ln595_64"   --->   Operation 4628 'ashr' 'ashr_ln595_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%trunc_ln595_32 = trunc i54 %ashr_ln595_64"   --->   Operation 4629 'trunc' 'trunc_ln595_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_80, i32 63"   --->   Operation 4630 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%select_ln597_15 = select i1 %tmp_94, i16 65535, i16 0"   --->   Operation 4631 'select' 'select_ln597_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%sext_ln590_64cast = trunc i31 %sext_ln590_64"   --->   Operation 4632 'trunc' 'sext_ln590_64cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%shl_ln613_64 = shl i16 %trunc_ln592_16, i16 %sext_ln590_64cast"   --->   Operation 4633 'shl' 'shl_ln613_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln580_15 = xor i1 %icmp_ln580_67, i1 1"   --->   Operation 4634 'xor' 'xor_ln580_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln591_15 = and i1 %icmp_ln591_64, i1 %xor_ln580_15"   --->   Operation 4635 'and' 'and_ln591_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%select_ln591_1 = select i1 %and_ln591_15, i16 %trunc_ln592_16, i16 0"   --->   Operation 4636 'select' 'select_ln591_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4637 [1/1] (0.28ns)   --->   "%or_ln591_15 = or i1 %icmp_ln580_67, i1 %icmp_ln591_64"   --->   Operation 4637 'or' 'or_ln591_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_15)   --->   "%xor_ln591_15 = xor i1 %or_ln591_15, i1 1"   --->   Operation 4638 'xor' 'xor_ln591_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4639 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_15 = and i1 %icmp_ln590_64, i1 %xor_ln591_15"   --->   Operation 4639 'and' 'and_ln590_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln594_2 = xor i1 %icmp_ln594_64, i1 1"   --->   Operation 4640 'xor' 'xor_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_17 = and i1 %and_ln590_15, i1 %xor_ln594_2"   --->   Operation 4641 'and' 'and_ln594_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4642 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_2 = select i1 %and_ln594_17, i16 %select_ln597_15, i16 %select_ln591_1"   --->   Operation 4642 'select' 'select_ln594_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_18 = and i1 %and_ln590_15, i1 %icmp_ln594_64"   --->   Operation 4643 'and' 'and_ln594_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4644 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_3 = select i1 %and_ln594_18, i16 %trunc_ln595_32, i16 %select_ln594_2"   --->   Operation 4644 'select' 'select_ln594_3' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_15)   --->   "%or_ln590_15 = or i1 %or_ln591_15, i1 %icmp_ln590_64"   --->   Operation 4645 'or' 'or_ln590_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_15)   --->   "%xor_ln590_15 = xor i1 %or_ln590_15, i1 1"   --->   Operation 4646 'xor' 'xor_ln590_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4647 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_15 = and i1 %icmp_ln612_16, i1 %xor_ln590_15"   --->   Operation 4647 'and' 'and_ln612_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%select_ln612_5 = select i1 %and_ln612_15, i16 %shl_ln613_64, i16 %select_ln594_3"   --->   Operation 4648 'select' 'select_ln612_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4649 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_70 = select i1 %icmp_ln580_67, i16 0, i16 %select_ln612_5"   --->   Operation 4649 'select' 'select_ln580_70' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4650 [2/2] (2.59ns)   --->   "%call_ret22_i = call i128 @CORDIC_R, i16 %agg_tmp572_0_i_load, i16 %HH_V_49_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:197]   --->   Operation 4650 'call' 'call_ret22_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 4651 [2/2] (2.59ns)   --->   "%call_ret24_i = call i128 @CORDIC_R, i16 %agg_tmp582_0_i_load, i16 %HH_V_51_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:198]   --->   Operation 4651 'call' 'call_ret24_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 4652 [2/2] (2.59ns)   --->   "%call_ret25_i = call i128 @CORDIC_R, i16 %agg_tmp592_0_i_load, i16 %HH_V_50_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:199]   --->   Operation 4652 'call' 'call_ret25_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 4653 [2/2] (2.59ns)   --->   "%call_ret26_i = call i128 @CORDIC_R, i16 %agg_tmp602_0_i_load, i16 %agg_tmp605_0_i_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:200]   --->   Operation 4653 'call' 'call_ret26_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 4654 [1/1] (0.00ns)   --->   "%ireg_81 = bitcast i64 %temp_c1_o1_12"   --->   Operation 4654 'bitcast' 'ireg_81' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4655 [1/1] (0.00ns)   --->   "%trunc_ln564_14 = trunc i64 %ireg_81"   --->   Operation 4655 'trunc' 'trunc_ln564_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4656 [1/1] (0.00ns)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_81, i32 63"   --->   Operation 4656 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4657 [1/1] (0.00ns)   --->   "%exp_tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_81, i32 52, i32 62"   --->   Operation 4657 'partselect' 'exp_tmp_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4658 [1/1] (0.00ns)   --->   "%zext_ln501_68 = zext i11 %exp_tmp_25"   --->   Operation 4658 'zext' 'zext_ln501_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4659 [1/1] (0.00ns)   --->   "%trunc_ln574_18 = trunc i64 %ireg_81"   --->   Operation 4659 'trunc' 'trunc_ln574_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4660 [1/1] (0.00ns)   --->   "%p_Result_179 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_18"   --->   Operation 4660 'bitconcatenate' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4661 [1/1] (0.00ns)   --->   "%zext_ln578_68 = zext i53 %p_Result_179"   --->   Operation 4661 'zext' 'zext_ln578_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4662 [1/1] (1.10ns)   --->   "%man_V_59 = sub i54 0, i54 %zext_ln578_68"   --->   Operation 4662 'sub' 'man_V_59' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4663 [1/1] (0.40ns)   --->   "%man_V_60 = select i1 %p_Result_178, i54 %man_V_59, i54 %zext_ln578_68"   --->   Operation 4663 'select' 'man_V_60' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4664 [1/1] (1.13ns)   --->   "%icmp_ln580_68 = icmp_eq  i63 %trunc_ln564_14, i63 0"   --->   Operation 4664 'icmp' 'icmp_ln580_68' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4665 [1/1] (0.80ns)   --->   "%F2_18 = sub i12 1075, i12 %zext_ln501_68"   --->   Operation 4665 'sub' 'F2_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4666 [1/1] (0.97ns)   --->   "%icmp_ln590_67 = icmp_sgt  i12 %F2_18, i12 8"   --->   Operation 4666 'icmp' 'icmp_ln590_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4667 [1/1] (0.80ns)   --->   "%add_ln590_67 = add i12 %F2_18, i12 4088"   --->   Operation 4667 'add' 'add_ln590_67' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4668 [1/1] (0.80ns)   --->   "%sub_ln590_67 = sub i12 8, i12 %F2_18"   --->   Operation 4668 'sub' 'sub_ln590_67' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4669 [1/1] (0.37ns)   --->   "%sh_amt_18 = select i1 %icmp_ln590_67, i12 %add_ln590_67, i12 %sub_ln590_67"   --->   Operation 4669 'select' 'sh_amt_18' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%sext_ln590_67 = sext i12 %sh_amt_18"   --->   Operation 4670 'sext' 'sext_ln590_67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4671 [1/1] (0.97ns)   --->   "%icmp_ln591_67 = icmp_eq  i12 %F2_18, i12 8"   --->   Operation 4671 'icmp' 'icmp_ln591_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4672 [1/1] (0.00ns)   --->   "%trunc_ln592_17 = trunc i54 %man_V_60"   --->   Operation 4672 'trunc' 'trunc_ln592_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4673 [1/1] (0.97ns)   --->   "%icmp_ln594_67 = icmp_ult  i12 %sh_amt_18, i12 54"   --->   Operation 4673 'icmp' 'icmp_ln594_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4674 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_18, i32 4, i32 11"   --->   Operation 4674 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4675 [1/1] (0.84ns)   --->   "%icmp_ln612_17 = icmp_eq  i8 %tmp_96, i8 0"   --->   Operation 4675 'icmp' 'icmp_ln612_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%trunc_ln595_33 = trunc i12 %sh_amt_18"   --->   Operation 4676 'trunc' 'trunc_ln595_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%zext_ln595_67 = zext i6 %trunc_ln595_33"   --->   Operation 4677 'zext' 'zext_ln595_67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%ashr_ln595_67 = ashr i54 %man_V_60, i54 %zext_ln595_67"   --->   Operation 4678 'ashr' 'ashr_ln595_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%trunc_ln595_34 = trunc i54 %ashr_ln595_67"   --->   Operation 4679 'trunc' 'trunc_ln595_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_81, i32 63"   --->   Operation 4680 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%select_ln597_16 = select i1 %tmp_97, i16 65535, i16 0"   --->   Operation 4681 'select' 'select_ln597_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%sext_ln590_67cast = trunc i31 %sext_ln590_67"   --->   Operation 4682 'trunc' 'sext_ln590_67cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%shl_ln613_67 = shl i16 %trunc_ln592_17, i16 %sext_ln590_67cast"   --->   Operation 4683 'shl' 'shl_ln613_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%xor_ln580_16 = xor i1 %icmp_ln580_68, i1 1"   --->   Operation 4684 'xor' 'xor_ln580_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%and_ln591_16 = and i1 %icmp_ln591_67, i1 %xor_ln580_16"   --->   Operation 4685 'and' 'and_ln591_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4686 [1/1] (0.28ns)   --->   "%or_ln591_16 = or i1 %icmp_ln580_68, i1 %icmp_ln591_67"   --->   Operation 4686 'or' 'or_ln591_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_16)   --->   "%xor_ln591_16 = xor i1 %or_ln591_16, i1 1"   --->   Operation 4687 'xor' 'xor_ln591_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4688 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_16 = and i1 %icmp_ln590_67, i1 %xor_ln591_16"   --->   Operation 4688 'and' 'and_ln590_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_72)   --->   "%and_ln594_19 = and i1 %and_ln590_16, i1 %icmp_ln594_67"   --->   Operation 4689 'and' 'and_ln594_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%or_ln590_16 = or i1 %or_ln591_16, i1 %icmp_ln590_67"   --->   Operation 4690 'or' 'or_ln590_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%xor_ln590_16 = xor i1 %or_ln590_16, i1 1"   --->   Operation 4691 'xor' 'xor_ln590_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%and_ln612_16 = and i1 %icmp_ln612_17, i1 %xor_ln590_16"   --->   Operation 4692 'and' 'and_ln612_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%select_ln580_71 = select i1 %icmp_ln580_68, i16 0, i16 %shl_ln613_67"   --->   Operation 4693 'select' 'select_ln580_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4694 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_27 = or i1 %icmp_ln580_68, i1 %and_ln612_16"   --->   Operation 4694 'or' 'or_ln580_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4695 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_72 = select i1 %and_ln594_19, i16 %trunc_ln595_34, i16 %select_ln597_16"   --->   Operation 4695 'select' 'select_ln580_72' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4696 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_73 = select i1 %and_ln591_16, i16 %trunc_ln592_17, i16 0"   --->   Operation 4696 'select' 'select_ln580_73' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4697 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_74 = select i1 %or_ln580_27, i16 %select_ln580_71, i16 %select_ln580_72"   --->   Operation 4697 'select' 'select_ln580_74' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_75)   --->   "%or_ln580_28 = or i1 %or_ln580_27, i1 %and_ln590_16"   --->   Operation 4698 'or' 'or_ln580_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4699 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_75 = select i1 %or_ln580_28, i16 %select_ln580_74, i16 %select_ln580_73"   --->   Operation 4699 'select' 'select_ln580_75' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 4700 [2/2] (3.61ns)   --->   "%call_ret27_i = call i128 @CORDIC_V, i16 %select_ln580_75, i16 %agg_tmp654_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:207]   --->   Operation 4700 'call' 'call_ret27_i' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 9> <Delay = 17.9>
ST_41 : Operation 4701 [1/1] (0.00ns)   --->   "%agg_tmp662_0_i_load = load i16 %agg_tmp662_0_i" [src/QRD.cpp:208]   --->   Operation 4701 'load' 'agg_tmp662_0_i_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4702 [1/1] (0.00ns)   --->   "%agg_tmp682_0_i_load = load i16 %agg_tmp682_0_i" [src/QRD.cpp:210]   --->   Operation 4702 'load' 'agg_tmp682_0_i_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4703 [1/1] (0.00ns)   --->   "%agg_tmp672_0_i_load = load i16 %agg_tmp672_0_i" [src/QRD.cpp:209]   --->   Operation 4703 'load' 'agg_tmp672_0_i_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4704 [1/1] (0.00ns)   --->   "%agg_tmp692_0_i_load = load i16 %agg_tmp692_0_i" [src/QRD.cpp:211]   --->   Operation 4704 'load' 'agg_tmp692_0_i_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4705 [1/2] (9.11ns)   --->   "%call_ret22_i = call i128 @CORDIC_R, i16 %agg_tmp572_0_i_load, i16 %HH_V_49_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:197]   --->   Operation 4705 'call' 'call_ret22_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 4706 [1/1] (0.00ns)   --->   "%temp_c2_o1_11 = extractvalue i128 %call_ret22_i" [src/QRD.cpp:197]   --->   Operation 4706 'extractvalue' 'temp_c2_o1_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4707 [1/1] (0.00ns)   --->   "%temp_c2_o2_11 = extractvalue i128 %call_ret22_i" [src/QRD.cpp:197]   --->   Operation 4707 'extractvalue' 'temp_c2_o2_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4708 [1/2] (9.11ns)   --->   "%call_ret24_i = call i128 @CORDIC_R, i16 %agg_tmp582_0_i_load, i16 %HH_V_51_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:198]   --->   Operation 4708 'call' 'call_ret24_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 4709 [1/1] (0.00ns)   --->   "%temp_c3_o1_10 = extractvalue i128 %call_ret24_i" [src/QRD.cpp:198]   --->   Operation 4709 'extractvalue' 'temp_c3_o1_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4710 [1/1] (0.00ns)   --->   "%temp_c3_o2_10 = extractvalue i128 %call_ret24_i" [src/QRD.cpp:198]   --->   Operation 4710 'extractvalue' 'temp_c3_o2_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4711 [1/2] (9.11ns)   --->   "%call_ret25_i = call i128 @CORDIC_R, i16 %agg_tmp592_0_i_load, i16 %HH_V_50_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:199]   --->   Operation 4711 'call' 'call_ret25_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 4712 [1/1] (0.00ns)   --->   "%temp_c4_o1_7 = extractvalue i128 %call_ret25_i" [src/QRD.cpp:199]   --->   Operation 4712 'extractvalue' 'temp_c4_o1_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4713 [1/1] (0.00ns)   --->   "%temp_c4_o2_7 = extractvalue i128 %call_ret25_i" [src/QRD.cpp:199]   --->   Operation 4713 'extractvalue' 'temp_c4_o2_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4714 [1/2] (9.11ns)   --->   "%call_ret26_i = call i128 @CORDIC_R, i16 %agg_tmp602_0_i_load, i16 %agg_tmp605_0_i_load, i16 %select_ln580_70, i8 %cordic_phase_V" [src/QRD.cpp:200]   --->   Operation 4714 'call' 'call_ret26_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 4715 [1/1] (0.00ns)   --->   "%temp_c5_o1_5 = extractvalue i128 %call_ret26_i" [src/QRD.cpp:200]   --->   Operation 4715 'extractvalue' 'temp_c5_o1_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4716 [1/1] (0.00ns)   --->   "%temp_c5_o2_5 = extractvalue i128 %call_ret26_i" [src/QRD.cpp:200]   --->   Operation 4716 'extractvalue' 'temp_c5_o2_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4717 [1/1] (0.00ns)   --->   "%ireg_82 = bitcast i64 %temp_c2_o1_11"   --->   Operation 4717 'bitcast' 'ireg_82' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4718 [1/1] (0.00ns)   --->   "%trunc_ln564_15 = trunc i64 %ireg_82"   --->   Operation 4718 'trunc' 'trunc_ln564_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4719 [1/1] (0.00ns)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_82, i32 63"   --->   Operation 4719 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4720 [1/1] (0.00ns)   --->   "%exp_tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_82, i32 52, i32 62"   --->   Operation 4720 'partselect' 'exp_tmp_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4721 [1/1] (0.00ns)   --->   "%zext_ln501_73 = zext i11 %exp_tmp_26"   --->   Operation 4721 'zext' 'zext_ln501_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4722 [1/1] (0.00ns)   --->   "%trunc_ln574_19 = trunc i64 %ireg_82"   --->   Operation 4722 'trunc' 'trunc_ln574_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4723 [1/1] (0.00ns)   --->   "%p_Result_181 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_19"   --->   Operation 4723 'bitconcatenate' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4724 [1/1] (0.00ns)   --->   "%zext_ln578_73 = zext i53 %p_Result_181"   --->   Operation 4724 'zext' 'zext_ln578_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4725 [1/1] (1.10ns)   --->   "%man_V_62 = sub i54 0, i54 %zext_ln578_73"   --->   Operation 4725 'sub' 'man_V_62' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4726 [1/1] (0.40ns)   --->   "%man_V_63 = select i1 %p_Result_180, i54 %man_V_62, i54 %zext_ln578_73"   --->   Operation 4726 'select' 'man_V_63' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4727 [1/1] (1.13ns)   --->   "%icmp_ln580_73 = icmp_eq  i63 %trunc_ln564_15, i63 0"   --->   Operation 4727 'icmp' 'icmp_ln580_73' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4728 [1/1] (0.80ns)   --->   "%F2_19 = sub i12 1075, i12 %zext_ln501_73"   --->   Operation 4728 'sub' 'F2_19' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4729 [1/1] (0.97ns)   --->   "%icmp_ln590_70 = icmp_sgt  i12 %F2_19, i12 8"   --->   Operation 4729 'icmp' 'icmp_ln590_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4730 [1/1] (0.80ns)   --->   "%add_ln590_70 = add i12 %F2_19, i12 4088"   --->   Operation 4730 'add' 'add_ln590_70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4731 [1/1] (0.80ns)   --->   "%sub_ln590_70 = sub i12 8, i12 %F2_19"   --->   Operation 4731 'sub' 'sub_ln590_70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4732 [1/1] (0.37ns)   --->   "%sh_amt_19 = select i1 %icmp_ln590_70, i12 %add_ln590_70, i12 %sub_ln590_70"   --->   Operation 4732 'select' 'sh_amt_19' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%sext_ln590_70 = sext i12 %sh_amt_19"   --->   Operation 4733 'sext' 'sext_ln590_70' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4734 [1/1] (0.97ns)   --->   "%icmp_ln591_70 = icmp_eq  i12 %F2_19, i12 8"   --->   Operation 4734 'icmp' 'icmp_ln591_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4735 [1/1] (0.00ns)   --->   "%trunc_ln592_18 = trunc i54 %man_V_63"   --->   Operation 4735 'trunc' 'trunc_ln592_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4736 [1/1] (0.97ns)   --->   "%icmp_ln594_70 = icmp_ult  i12 %sh_amt_19, i12 54"   --->   Operation 4736 'icmp' 'icmp_ln594_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4737 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_19, i32 4, i32 11"   --->   Operation 4737 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4738 [1/1] (0.84ns)   --->   "%icmp_ln612_18 = icmp_eq  i8 %tmp_99, i8 0"   --->   Operation 4738 'icmp' 'icmp_ln612_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%trunc_ln595_35 = trunc i12 %sh_amt_19"   --->   Operation 4739 'trunc' 'trunc_ln595_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%zext_ln595_70 = zext i6 %trunc_ln595_35"   --->   Operation 4740 'zext' 'zext_ln595_70' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%ashr_ln595_70 = ashr i54 %man_V_63, i54 %zext_ln595_70"   --->   Operation 4741 'ashr' 'ashr_ln595_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%trunc_ln595_36 = trunc i54 %ashr_ln595_70"   --->   Operation 4742 'trunc' 'trunc_ln595_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_82, i32 63"   --->   Operation 4743 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%select_ln597_17 = select i1 %tmp_100, i16 65535, i16 0"   --->   Operation 4744 'select' 'select_ln597_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%sext_ln590_70cast = trunc i31 %sext_ln590_70"   --->   Operation 4745 'trunc' 'sext_ln590_70cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%shl_ln613_70 = shl i16 %trunc_ln592_18, i16 %sext_ln590_70cast"   --->   Operation 4746 'shl' 'shl_ln613_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%xor_ln580_17 = xor i1 %icmp_ln580_73, i1 1"   --->   Operation 4747 'xor' 'xor_ln580_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%and_ln591_17 = and i1 %icmp_ln591_70, i1 %xor_ln580_17"   --->   Operation 4748 'and' 'and_ln591_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4749 [1/1] (0.28ns)   --->   "%or_ln591_17 = or i1 %icmp_ln580_73, i1 %icmp_ln591_70"   --->   Operation 4749 'or' 'or_ln591_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_17)   --->   "%xor_ln591_17 = xor i1 %or_ln591_17, i1 1"   --->   Operation 4750 'xor' 'xor_ln591_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4751 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_17 = and i1 %icmp_ln590_70, i1 %xor_ln591_17"   --->   Operation 4751 'and' 'and_ln590_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4752 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_77)   --->   "%and_ln594_20 = and i1 %and_ln590_17, i1 %icmp_ln594_70"   --->   Operation 4752 'and' 'and_ln594_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%or_ln590_17 = or i1 %or_ln591_17, i1 %icmp_ln590_70"   --->   Operation 4753 'or' 'or_ln590_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%xor_ln590_17 = xor i1 %or_ln590_17, i1 1"   --->   Operation 4754 'xor' 'xor_ln590_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%and_ln612_17 = and i1 %icmp_ln612_18, i1 %xor_ln590_17"   --->   Operation 4755 'and' 'and_ln612_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%select_ln580_76 = select i1 %icmp_ln580_73, i16 0, i16 %shl_ln613_70"   --->   Operation 4756 'select' 'select_ln580_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4757 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_29 = or i1 %icmp_ln580_73, i1 %and_ln612_17"   --->   Operation 4757 'or' 'or_ln580_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4758 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_77 = select i1 %and_ln594_20, i16 %trunc_ln595_36, i16 %select_ln597_17"   --->   Operation 4758 'select' 'select_ln580_77' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4759 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_78 = select i1 %and_ln591_17, i16 %trunc_ln592_18, i16 0"   --->   Operation 4759 'select' 'select_ln580_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4760 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_79 = select i1 %or_ln580_29, i16 %select_ln580_76, i16 %select_ln580_77"   --->   Operation 4760 'select' 'select_ln580_79' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_80)   --->   "%or_ln580_30 = or i1 %or_ln580_29, i1 %and_ln590_17"   --->   Operation 4761 'or' 'or_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4762 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_80 = select i1 %or_ln580_30, i16 %select_ln580_79, i16 %select_ln580_78"   --->   Operation 4762 'select' 'select_ln580_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4763 [1/1] (0.00ns)   --->   "%ireg_83 = bitcast i64 %temp_c2_o2_11"   --->   Operation 4763 'bitcast' 'ireg_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4764 [1/1] (0.00ns)   --->   "%trunc_ln564_16 = trunc i64 %ireg_83"   --->   Operation 4764 'trunc' 'trunc_ln564_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4765 [1/1] (0.00ns)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_83, i32 63"   --->   Operation 4765 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4766 [1/1] (0.00ns)   --->   "%exp_tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_83, i32 52, i32 62"   --->   Operation 4766 'partselect' 'exp_tmp_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4767 [1/1] (0.00ns)   --->   "%zext_ln501_77 = zext i11 %exp_tmp_27"   --->   Operation 4767 'zext' 'zext_ln501_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4768 [1/1] (0.00ns)   --->   "%trunc_ln574_20 = trunc i64 %ireg_83"   --->   Operation 4768 'trunc' 'trunc_ln574_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4769 [1/1] (0.00ns)   --->   "%p_Result_183 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_20"   --->   Operation 4769 'bitconcatenate' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4770 [1/1] (0.00ns)   --->   "%zext_ln578_77 = zext i53 %p_Result_183"   --->   Operation 4770 'zext' 'zext_ln578_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4771 [1/1] (1.10ns)   --->   "%man_V_65 = sub i54 0, i54 %zext_ln578_77"   --->   Operation 4771 'sub' 'man_V_65' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4772 [1/1] (0.40ns)   --->   "%man_V_66 = select i1 %p_Result_182, i54 %man_V_65, i54 %zext_ln578_77"   --->   Operation 4772 'select' 'man_V_66' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4773 [1/1] (1.13ns)   --->   "%icmp_ln580_77 = icmp_eq  i63 %trunc_ln564_16, i63 0"   --->   Operation 4773 'icmp' 'icmp_ln580_77' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4774 [1/1] (0.80ns)   --->   "%F2_20 = sub i12 1075, i12 %zext_ln501_77"   --->   Operation 4774 'sub' 'F2_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4775 [1/1] (0.97ns)   --->   "%icmp_ln590_73 = icmp_sgt  i12 %F2_20, i12 8"   --->   Operation 4775 'icmp' 'icmp_ln590_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4776 [1/1] (0.80ns)   --->   "%add_ln590_73 = add i12 %F2_20, i12 4088"   --->   Operation 4776 'add' 'add_ln590_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4777 [1/1] (0.80ns)   --->   "%sub_ln590_73 = sub i12 8, i12 %F2_20"   --->   Operation 4777 'sub' 'sub_ln590_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4778 [1/1] (0.37ns)   --->   "%sh_amt_20 = select i1 %icmp_ln590_73, i12 %add_ln590_73, i12 %sub_ln590_73"   --->   Operation 4778 'select' 'sh_amt_20' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%sext_ln590_73 = sext i12 %sh_amt_20"   --->   Operation 4779 'sext' 'sext_ln590_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4780 [1/1] (0.97ns)   --->   "%icmp_ln591_73 = icmp_eq  i12 %F2_20, i12 8"   --->   Operation 4780 'icmp' 'icmp_ln591_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4781 [1/1] (0.00ns)   --->   "%trunc_ln592_19 = trunc i54 %man_V_66"   --->   Operation 4781 'trunc' 'trunc_ln592_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4782 [1/1] (0.97ns)   --->   "%icmp_ln594_73 = icmp_ult  i12 %sh_amt_20, i12 54"   --->   Operation 4782 'icmp' 'icmp_ln594_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4783 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_20, i32 4, i32 11"   --->   Operation 4783 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4784 [1/1] (0.84ns)   --->   "%icmp_ln612_19 = icmp_eq  i8 %tmp_102, i8 0"   --->   Operation 4784 'icmp' 'icmp_ln612_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%trunc_ln595_37 = trunc i12 %sh_amt_20"   --->   Operation 4785 'trunc' 'trunc_ln595_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%zext_ln595_73 = zext i6 %trunc_ln595_37"   --->   Operation 4786 'zext' 'zext_ln595_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%ashr_ln595_73 = ashr i54 %man_V_66, i54 %zext_ln595_73"   --->   Operation 4787 'ashr' 'ashr_ln595_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%trunc_ln595_38 = trunc i54 %ashr_ln595_73"   --->   Operation 4788 'trunc' 'trunc_ln595_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_83, i32 63"   --->   Operation 4789 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%select_ln597_18 = select i1 %tmp_103, i16 65535, i16 0"   --->   Operation 4790 'select' 'select_ln597_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%sext_ln590_73cast = trunc i31 %sext_ln590_73"   --->   Operation 4791 'trunc' 'sext_ln590_73cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%shl_ln613_73 = shl i16 %trunc_ln592_19, i16 %sext_ln590_73cast"   --->   Operation 4792 'shl' 'shl_ln613_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%xor_ln580_18 = xor i1 %icmp_ln580_77, i1 1"   --->   Operation 4793 'xor' 'xor_ln580_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%and_ln591_18 = and i1 %icmp_ln591_73, i1 %xor_ln580_18"   --->   Operation 4794 'and' 'and_ln591_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4795 [1/1] (0.28ns)   --->   "%or_ln591_18 = or i1 %icmp_ln580_77, i1 %icmp_ln591_73"   --->   Operation 4795 'or' 'or_ln591_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_18)   --->   "%xor_ln591_18 = xor i1 %or_ln591_18, i1 1"   --->   Operation 4796 'xor' 'xor_ln591_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4797 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_18 = and i1 %icmp_ln590_73, i1 %xor_ln591_18"   --->   Operation 4797 'and' 'and_ln590_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_82)   --->   "%and_ln594_21 = and i1 %and_ln590_18, i1 %icmp_ln594_73"   --->   Operation 4798 'and' 'and_ln594_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%or_ln590_18 = or i1 %or_ln591_18, i1 %icmp_ln590_73"   --->   Operation 4799 'or' 'or_ln590_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%xor_ln590_18 = xor i1 %or_ln590_18, i1 1"   --->   Operation 4800 'xor' 'xor_ln590_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%and_ln612_18 = and i1 %icmp_ln612_19, i1 %xor_ln590_18"   --->   Operation 4801 'and' 'and_ln612_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%select_ln580_81 = select i1 %icmp_ln580_77, i16 0, i16 %shl_ln613_73"   --->   Operation 4802 'select' 'select_ln580_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4803 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_31 = or i1 %icmp_ln580_77, i1 %and_ln612_18"   --->   Operation 4803 'or' 'or_ln580_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4804 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_82 = select i1 %and_ln594_21, i16 %trunc_ln595_38, i16 %select_ln597_18"   --->   Operation 4804 'select' 'select_ln580_82' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4805 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_83 = select i1 %and_ln591_18, i16 %trunc_ln592_19, i16 0"   --->   Operation 4805 'select' 'select_ln580_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4806 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_84 = select i1 %or_ln580_31, i16 %select_ln580_81, i16 %select_ln580_82"   --->   Operation 4806 'select' 'select_ln580_84' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node HH_V_69)   --->   "%or_ln580_32 = or i1 %or_ln580_31, i1 %and_ln590_18"   --->   Operation 4807 'or' 'or_ln580_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4808 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_69 = select i1 %or_ln580_32, i16 %select_ln580_84, i16 %select_ln580_83"   --->   Operation 4808 'select' 'HH_V_69' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4809 [1/1] (0.00ns)   --->   "%ireg_84 = bitcast i64 %temp_c3_o1_10"   --->   Operation 4809 'bitcast' 'ireg_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4810 [1/1] (0.00ns)   --->   "%trunc_ln564_17 = trunc i64 %ireg_84"   --->   Operation 4810 'trunc' 'trunc_ln564_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4811 [1/1] (0.00ns)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_84, i32 63"   --->   Operation 4811 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4812 [1/1] (0.00ns)   --->   "%exp_tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_84, i32 52, i32 62"   --->   Operation 4812 'partselect' 'exp_tmp_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4813 [1/1] (0.00ns)   --->   "%zext_ln501_81 = zext i11 %exp_tmp_28"   --->   Operation 4813 'zext' 'zext_ln501_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4814 [1/1] (0.00ns)   --->   "%trunc_ln574_21 = trunc i64 %ireg_84"   --->   Operation 4814 'trunc' 'trunc_ln574_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4815 [1/1] (0.00ns)   --->   "%p_Result_185 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_21"   --->   Operation 4815 'bitconcatenate' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4816 [1/1] (0.00ns)   --->   "%zext_ln578_81 = zext i53 %p_Result_185"   --->   Operation 4816 'zext' 'zext_ln578_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4817 [1/1] (1.10ns)   --->   "%man_V_68 = sub i54 0, i54 %zext_ln578_81"   --->   Operation 4817 'sub' 'man_V_68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4818 [1/1] (0.40ns)   --->   "%man_V_69 = select i1 %p_Result_184, i54 %man_V_68, i54 %zext_ln578_81"   --->   Operation 4818 'select' 'man_V_69' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4819 [1/1] (1.13ns)   --->   "%icmp_ln580_81 = icmp_eq  i63 %trunc_ln564_17, i63 0"   --->   Operation 4819 'icmp' 'icmp_ln580_81' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4820 [1/1] (0.80ns)   --->   "%F2_21 = sub i12 1075, i12 %zext_ln501_81"   --->   Operation 4820 'sub' 'F2_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4821 [1/1] (0.97ns)   --->   "%icmp_ln590_76 = icmp_sgt  i12 %F2_21, i12 8"   --->   Operation 4821 'icmp' 'icmp_ln590_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4822 [1/1] (0.80ns)   --->   "%add_ln590_76 = add i12 %F2_21, i12 4088"   --->   Operation 4822 'add' 'add_ln590_76' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4823 [1/1] (0.80ns)   --->   "%sub_ln590_76 = sub i12 8, i12 %F2_21"   --->   Operation 4823 'sub' 'sub_ln590_76' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4824 [1/1] (0.37ns)   --->   "%sh_amt_21 = select i1 %icmp_ln590_76, i12 %add_ln590_76, i12 %sub_ln590_76"   --->   Operation 4824 'select' 'sh_amt_21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%sext_ln590_76 = sext i12 %sh_amt_21"   --->   Operation 4825 'sext' 'sext_ln590_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4826 [1/1] (0.97ns)   --->   "%icmp_ln591_76 = icmp_eq  i12 %F2_21, i12 8"   --->   Operation 4826 'icmp' 'icmp_ln591_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4827 [1/1] (0.00ns)   --->   "%trunc_ln592_20 = trunc i54 %man_V_69"   --->   Operation 4827 'trunc' 'trunc_ln592_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4828 [1/1] (0.97ns)   --->   "%icmp_ln594_76 = icmp_ult  i12 %sh_amt_21, i12 54"   --->   Operation 4828 'icmp' 'icmp_ln594_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_21, i32 4, i32 11"   --->   Operation 4829 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4830 [1/1] (0.84ns)   --->   "%icmp_ln612_20 = icmp_eq  i8 %tmp_105, i8 0"   --->   Operation 4830 'icmp' 'icmp_ln612_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%trunc_ln595_39 = trunc i12 %sh_amt_21"   --->   Operation 4831 'trunc' 'trunc_ln595_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%zext_ln595_76 = zext i6 %trunc_ln595_39"   --->   Operation 4832 'zext' 'zext_ln595_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%ashr_ln595_76 = ashr i54 %man_V_69, i54 %zext_ln595_76"   --->   Operation 4833 'ashr' 'ashr_ln595_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%trunc_ln595_40 = trunc i54 %ashr_ln595_76"   --->   Operation 4834 'trunc' 'trunc_ln595_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_84, i32 63"   --->   Operation 4835 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%select_ln597_19 = select i1 %tmp_106, i16 65535, i16 0"   --->   Operation 4836 'select' 'select_ln597_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%sext_ln590_76cast = trunc i31 %sext_ln590_76"   --->   Operation 4837 'trunc' 'sext_ln590_76cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%shl_ln613_76 = shl i16 %trunc_ln592_20, i16 %sext_ln590_76cast"   --->   Operation 4838 'shl' 'shl_ln613_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%xor_ln580_19 = xor i1 %icmp_ln580_81, i1 1"   --->   Operation 4839 'xor' 'xor_ln580_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%and_ln591_19 = and i1 %icmp_ln591_76, i1 %xor_ln580_19"   --->   Operation 4840 'and' 'and_ln591_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4841 [1/1] (0.28ns)   --->   "%or_ln591_19 = or i1 %icmp_ln580_81, i1 %icmp_ln591_76"   --->   Operation 4841 'or' 'or_ln591_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_19)   --->   "%xor_ln591_19 = xor i1 %or_ln591_19, i1 1"   --->   Operation 4842 'xor' 'xor_ln591_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4843 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_19 = and i1 %icmp_ln590_76, i1 %xor_ln591_19"   --->   Operation 4843 'and' 'and_ln590_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_87)   --->   "%and_ln594_22 = and i1 %and_ln590_19, i1 %icmp_ln594_76"   --->   Operation 4844 'and' 'and_ln594_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%or_ln590_19 = or i1 %or_ln591_19, i1 %icmp_ln590_76"   --->   Operation 4845 'or' 'or_ln590_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%xor_ln590_19 = xor i1 %or_ln590_19, i1 1"   --->   Operation 4846 'xor' 'xor_ln590_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%and_ln612_19 = and i1 %icmp_ln612_20, i1 %xor_ln590_19"   --->   Operation 4847 'and' 'and_ln612_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%select_ln580_86 = select i1 %icmp_ln580_81, i16 0, i16 %shl_ln613_76"   --->   Operation 4848 'select' 'select_ln580_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4849 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_33 = or i1 %icmp_ln580_81, i1 %and_ln612_19"   --->   Operation 4849 'or' 'or_ln580_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4850 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_87 = select i1 %and_ln594_22, i16 %trunc_ln595_40, i16 %select_ln597_19"   --->   Operation 4850 'select' 'select_ln580_87' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4851 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_88 = select i1 %and_ln591_19, i16 %trunc_ln592_20, i16 0"   --->   Operation 4851 'select' 'select_ln580_88' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4852 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_89 = select i1 %or_ln580_33, i16 %select_ln580_86, i16 %select_ln580_87"   --->   Operation 4852 'select' 'select_ln580_89' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_90)   --->   "%or_ln580_34 = or i1 %or_ln580_33, i1 %and_ln590_19"   --->   Operation 4853 'or' 'or_ln580_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4854 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_90 = select i1 %or_ln580_34, i16 %select_ln580_89, i16 %select_ln580_88"   --->   Operation 4854 'select' 'select_ln580_90' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4855 [1/1] (0.00ns)   --->   "%ireg_85 = bitcast i64 %temp_c3_o2_10"   --->   Operation 4855 'bitcast' 'ireg_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln564_18 = trunc i64 %ireg_85"   --->   Operation 4856 'trunc' 'trunc_ln564_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4857 [1/1] (0.00ns)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_85, i32 63"   --->   Operation 4857 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4858 [1/1] (0.00ns)   --->   "%exp_tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_85, i32 52, i32 62"   --->   Operation 4858 'partselect' 'exp_tmp_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln501_85 = zext i11 %exp_tmp_29"   --->   Operation 4859 'zext' 'zext_ln501_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4860 [1/1] (0.00ns)   --->   "%trunc_ln574_22 = trunc i64 %ireg_85"   --->   Operation 4860 'trunc' 'trunc_ln574_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4861 [1/1] (0.00ns)   --->   "%p_Result_187 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_22"   --->   Operation 4861 'bitconcatenate' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4862 [1/1] (0.00ns)   --->   "%zext_ln578_85 = zext i53 %p_Result_187"   --->   Operation 4862 'zext' 'zext_ln578_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4863 [1/1] (1.10ns)   --->   "%man_V_71 = sub i54 0, i54 %zext_ln578_85"   --->   Operation 4863 'sub' 'man_V_71' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4864 [1/1] (0.40ns)   --->   "%man_V_72 = select i1 %p_Result_186, i54 %man_V_71, i54 %zext_ln578_85"   --->   Operation 4864 'select' 'man_V_72' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4865 [1/1] (1.13ns)   --->   "%icmp_ln580_85 = icmp_eq  i63 %trunc_ln564_18, i63 0"   --->   Operation 4865 'icmp' 'icmp_ln580_85' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4866 [1/1] (0.80ns)   --->   "%F2_22 = sub i12 1075, i12 %zext_ln501_85"   --->   Operation 4866 'sub' 'F2_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4867 [1/1] (0.97ns)   --->   "%icmp_ln590_80 = icmp_sgt  i12 %F2_22, i12 8"   --->   Operation 4867 'icmp' 'icmp_ln590_80' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4868 [1/1] (0.80ns)   --->   "%add_ln590_80 = add i12 %F2_22, i12 4088"   --->   Operation 4868 'add' 'add_ln590_80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4869 [1/1] (0.80ns)   --->   "%sub_ln590_80 = sub i12 8, i12 %F2_22"   --->   Operation 4869 'sub' 'sub_ln590_80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4870 [1/1] (0.37ns)   --->   "%sh_amt_22 = select i1 %icmp_ln590_80, i12 %add_ln590_80, i12 %sub_ln590_80"   --->   Operation 4870 'select' 'sh_amt_22' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%sext_ln590_80 = sext i12 %sh_amt_22"   --->   Operation 4871 'sext' 'sext_ln590_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4872 [1/1] (0.97ns)   --->   "%icmp_ln591_80 = icmp_eq  i12 %F2_22, i12 8"   --->   Operation 4872 'icmp' 'icmp_ln591_80' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4873 [1/1] (0.00ns)   --->   "%trunc_ln592_21 = trunc i54 %man_V_72"   --->   Operation 4873 'trunc' 'trunc_ln592_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4874 [1/1] (0.97ns)   --->   "%icmp_ln594_80 = icmp_ult  i12 %sh_amt_22, i12 54"   --->   Operation 4874 'icmp' 'icmp_ln594_80' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4875 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_22, i32 4, i32 11"   --->   Operation 4875 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4876 [1/1] (0.84ns)   --->   "%icmp_ln612_21 = icmp_eq  i8 %tmp_108, i8 0"   --->   Operation 4876 'icmp' 'icmp_ln612_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%trunc_ln595_41 = trunc i12 %sh_amt_22"   --->   Operation 4877 'trunc' 'trunc_ln595_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%zext_ln595_80 = zext i6 %trunc_ln595_41"   --->   Operation 4878 'zext' 'zext_ln595_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%ashr_ln595_80 = ashr i54 %man_V_72, i54 %zext_ln595_80"   --->   Operation 4879 'ashr' 'ashr_ln595_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%trunc_ln595_42 = trunc i54 %ashr_ln595_80"   --->   Operation 4880 'trunc' 'trunc_ln595_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_85, i32 63"   --->   Operation 4881 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%select_ln597_20 = select i1 %tmp_109, i16 65535, i16 0"   --->   Operation 4882 'select' 'select_ln597_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%sext_ln590_80cast = trunc i31 %sext_ln590_80"   --->   Operation 4883 'trunc' 'sext_ln590_80cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%shl_ln613_80 = shl i16 %trunc_ln592_21, i16 %sext_ln590_80cast"   --->   Operation 4884 'shl' 'shl_ln613_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%xor_ln580_20 = xor i1 %icmp_ln580_85, i1 1"   --->   Operation 4885 'xor' 'xor_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%and_ln591_20 = and i1 %icmp_ln591_80, i1 %xor_ln580_20"   --->   Operation 4886 'and' 'and_ln591_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4887 [1/1] (0.28ns)   --->   "%or_ln591_20 = or i1 %icmp_ln580_85, i1 %icmp_ln591_80"   --->   Operation 4887 'or' 'or_ln591_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_20)   --->   "%xor_ln591_20 = xor i1 %or_ln591_20, i1 1"   --->   Operation 4888 'xor' 'xor_ln591_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4889 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_20 = and i1 %icmp_ln590_80, i1 %xor_ln591_20"   --->   Operation 4889 'and' 'and_ln590_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_92)   --->   "%and_ln594_23 = and i1 %and_ln590_20, i1 %icmp_ln594_80"   --->   Operation 4890 'and' 'and_ln594_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%or_ln590_20 = or i1 %or_ln591_20, i1 %icmp_ln590_80"   --->   Operation 4891 'or' 'or_ln590_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%xor_ln590_20 = xor i1 %or_ln590_20, i1 1"   --->   Operation 4892 'xor' 'xor_ln590_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%and_ln612_20 = and i1 %icmp_ln612_21, i1 %xor_ln590_20"   --->   Operation 4893 'and' 'and_ln612_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%select_ln580_91 = select i1 %icmp_ln580_85, i16 0, i16 %shl_ln613_80"   --->   Operation 4894 'select' 'select_ln580_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4895 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_35 = or i1 %icmp_ln580_85, i1 %and_ln612_20"   --->   Operation 4895 'or' 'or_ln580_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4896 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_92 = select i1 %and_ln594_23, i16 %trunc_ln595_42, i16 %select_ln597_20"   --->   Operation 4896 'select' 'select_ln580_92' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4897 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_93 = select i1 %and_ln591_20, i16 %trunc_ln592_21, i16 0"   --->   Operation 4897 'select' 'select_ln580_93' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4898 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_94 = select i1 %or_ln580_35, i16 %select_ln580_91, i16 %select_ln580_92"   --->   Operation 4898 'select' 'select_ln580_94' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node HH_V_70)   --->   "%or_ln580_36 = or i1 %or_ln580_35, i1 %and_ln590_20"   --->   Operation 4899 'or' 'or_ln580_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4900 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_70 = select i1 %or_ln580_36, i16 %select_ln580_94, i16 %select_ln580_93"   --->   Operation 4900 'select' 'HH_V_70' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4901 [1/1] (0.00ns)   --->   "%ireg_86 = bitcast i64 %temp_c4_o1_7"   --->   Operation 4901 'bitcast' 'ireg_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4902 [1/1] (0.00ns)   --->   "%trunc_ln564_19 = trunc i64 %ireg_86"   --->   Operation 4902 'trunc' 'trunc_ln564_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4903 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_86, i32 63"   --->   Operation 4903 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4904 [1/1] (0.00ns)   --->   "%exp_tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_86, i32 52, i32 62"   --->   Operation 4904 'partselect' 'exp_tmp_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4905 [1/1] (0.00ns)   --->   "%zext_ln501_86 = zext i11 %exp_tmp_30"   --->   Operation 4905 'zext' 'zext_ln501_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4906 [1/1] (0.00ns)   --->   "%trunc_ln574_23 = trunc i64 %ireg_86"   --->   Operation 4906 'trunc' 'trunc_ln574_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4907 [1/1] (0.00ns)   --->   "%p_Result_189 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_23"   --->   Operation 4907 'bitconcatenate' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4908 [1/1] (0.00ns)   --->   "%zext_ln578_86 = zext i53 %p_Result_189"   --->   Operation 4908 'zext' 'zext_ln578_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4909 [1/1] (1.10ns)   --->   "%man_V_74 = sub i54 0, i54 %zext_ln578_86"   --->   Operation 4909 'sub' 'man_V_74' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4910 [1/1] (0.40ns)   --->   "%man_V_75 = select i1 %p_Result_188, i54 %man_V_74, i54 %zext_ln578_86"   --->   Operation 4910 'select' 'man_V_75' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4911 [1/1] (1.13ns)   --->   "%icmp_ln580_86 = icmp_eq  i63 %trunc_ln564_19, i63 0"   --->   Operation 4911 'icmp' 'icmp_ln580_86' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4912 [1/1] (0.80ns)   --->   "%F2_23 = sub i12 1075, i12 %zext_ln501_86"   --->   Operation 4912 'sub' 'F2_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4913 [1/1] (0.97ns)   --->   "%icmp_ln590_82 = icmp_sgt  i12 %F2_23, i12 8"   --->   Operation 4913 'icmp' 'icmp_ln590_82' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4914 [1/1] (0.80ns)   --->   "%add_ln590_82 = add i12 %F2_23, i12 4088"   --->   Operation 4914 'add' 'add_ln590_82' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4915 [1/1] (0.80ns)   --->   "%sub_ln590_82 = sub i12 8, i12 %F2_23"   --->   Operation 4915 'sub' 'sub_ln590_82' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4916 [1/1] (0.37ns)   --->   "%sh_amt_23 = select i1 %icmp_ln590_82, i12 %add_ln590_82, i12 %sub_ln590_82"   --->   Operation 4916 'select' 'sh_amt_23' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%sext_ln590_82 = sext i12 %sh_amt_23"   --->   Operation 4917 'sext' 'sext_ln590_82' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4918 [1/1] (0.97ns)   --->   "%icmp_ln591_82 = icmp_eq  i12 %F2_23, i12 8"   --->   Operation 4918 'icmp' 'icmp_ln591_82' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4919 [1/1] (0.00ns)   --->   "%trunc_ln592_22 = trunc i54 %man_V_75"   --->   Operation 4919 'trunc' 'trunc_ln592_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4920 [1/1] (0.97ns)   --->   "%icmp_ln594_82 = icmp_ult  i12 %sh_amt_23, i12 54"   --->   Operation 4920 'icmp' 'icmp_ln594_82' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4921 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_23, i32 4, i32 11"   --->   Operation 4921 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4922 [1/1] (0.84ns)   --->   "%icmp_ln612_22 = icmp_eq  i8 %tmp_111, i8 0"   --->   Operation 4922 'icmp' 'icmp_ln612_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%trunc_ln595_43 = trunc i12 %sh_amt_23"   --->   Operation 4923 'trunc' 'trunc_ln595_43' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%zext_ln595_82 = zext i6 %trunc_ln595_43"   --->   Operation 4924 'zext' 'zext_ln595_82' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%ashr_ln595_82 = ashr i54 %man_V_75, i54 %zext_ln595_82"   --->   Operation 4925 'ashr' 'ashr_ln595_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%trunc_ln595_44 = trunc i54 %ashr_ln595_82"   --->   Operation 4926 'trunc' 'trunc_ln595_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_86, i32 63"   --->   Operation 4927 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%select_ln597_21 = select i1 %tmp_112, i16 65535, i16 0"   --->   Operation 4928 'select' 'select_ln597_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%sext_ln590_82cast = trunc i31 %sext_ln590_82"   --->   Operation 4929 'trunc' 'sext_ln590_82cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%shl_ln613_82 = shl i16 %trunc_ln592_22, i16 %sext_ln590_82cast"   --->   Operation 4930 'shl' 'shl_ln613_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%xor_ln580_21 = xor i1 %icmp_ln580_86, i1 1"   --->   Operation 4931 'xor' 'xor_ln580_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%and_ln591_21 = and i1 %icmp_ln591_82, i1 %xor_ln580_21"   --->   Operation 4932 'and' 'and_ln591_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4933 [1/1] (0.28ns)   --->   "%or_ln591_21 = or i1 %icmp_ln580_86, i1 %icmp_ln591_82"   --->   Operation 4933 'or' 'or_ln591_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_21)   --->   "%xor_ln591_21 = xor i1 %or_ln591_21, i1 1"   --->   Operation 4934 'xor' 'xor_ln591_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4935 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_21 = and i1 %icmp_ln590_82, i1 %xor_ln591_21"   --->   Operation 4935 'and' 'and_ln590_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_97)   --->   "%and_ln594_24 = and i1 %and_ln590_21, i1 %icmp_ln594_82"   --->   Operation 4936 'and' 'and_ln594_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%or_ln590_21 = or i1 %or_ln591_21, i1 %icmp_ln590_82"   --->   Operation 4937 'or' 'or_ln590_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%xor_ln590_21 = xor i1 %or_ln590_21, i1 1"   --->   Operation 4938 'xor' 'xor_ln590_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%and_ln612_21 = and i1 %icmp_ln612_22, i1 %xor_ln590_21"   --->   Operation 4939 'and' 'and_ln612_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%select_ln580_96 = select i1 %icmp_ln580_86, i16 0, i16 %shl_ln613_82"   --->   Operation 4940 'select' 'select_ln580_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4941 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_37 = or i1 %icmp_ln580_86, i1 %and_ln612_21"   --->   Operation 4941 'or' 'or_ln580_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4942 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_97 = select i1 %and_ln594_24, i16 %trunc_ln595_44, i16 %select_ln597_21"   --->   Operation 4942 'select' 'select_ln580_97' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4943 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_98 = select i1 %and_ln591_21, i16 %trunc_ln592_22, i16 0"   --->   Operation 4943 'select' 'select_ln580_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4944 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_99 = select i1 %or_ln580_37, i16 %select_ln580_96, i16 %select_ln580_97"   --->   Operation 4944 'select' 'select_ln580_99' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_100)   --->   "%or_ln580_38 = or i1 %or_ln580_37, i1 %and_ln590_21"   --->   Operation 4945 'or' 'or_ln580_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4946 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_100 = select i1 %or_ln580_38, i16 %select_ln580_99, i16 %select_ln580_98"   --->   Operation 4946 'select' 'select_ln580_100' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4947 [1/1] (0.00ns)   --->   "%ireg_87 = bitcast i64 %temp_c4_o2_7"   --->   Operation 4947 'bitcast' 'ireg_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4948 [1/1] (0.00ns)   --->   "%trunc_ln564_20 = trunc i64 %ireg_87"   --->   Operation 4948 'trunc' 'trunc_ln564_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4949 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_87, i32 63"   --->   Operation 4949 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4950 [1/1] (0.00ns)   --->   "%exp_tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_87, i32 52, i32 62"   --->   Operation 4950 'partselect' 'exp_tmp_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4951 [1/1] (0.00ns)   --->   "%zext_ln501_87 = zext i11 %exp_tmp_31"   --->   Operation 4951 'zext' 'zext_ln501_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4952 [1/1] (0.00ns)   --->   "%trunc_ln574_24 = trunc i64 %ireg_87"   --->   Operation 4952 'trunc' 'trunc_ln574_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4953 [1/1] (0.00ns)   --->   "%p_Result_191 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_24"   --->   Operation 4953 'bitconcatenate' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln578_87 = zext i53 %p_Result_191"   --->   Operation 4954 'zext' 'zext_ln578_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4955 [1/1] (1.10ns)   --->   "%man_V_77 = sub i54 0, i54 %zext_ln578_87"   --->   Operation 4955 'sub' 'man_V_77' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4956 [1/1] (0.40ns)   --->   "%man_V_78 = select i1 %p_Result_190, i54 %man_V_77, i54 %zext_ln578_87"   --->   Operation 4956 'select' 'man_V_78' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4957 [1/1] (1.13ns)   --->   "%icmp_ln580_87 = icmp_eq  i63 %trunc_ln564_20, i63 0"   --->   Operation 4957 'icmp' 'icmp_ln580_87' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4958 [1/1] (0.80ns)   --->   "%F2_24 = sub i12 1075, i12 %zext_ln501_87"   --->   Operation 4958 'sub' 'F2_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4959 [1/1] (0.97ns)   --->   "%icmp_ln590_84 = icmp_sgt  i12 %F2_24, i12 8"   --->   Operation 4959 'icmp' 'icmp_ln590_84' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4960 [1/1] (0.80ns)   --->   "%add_ln590_84 = add i12 %F2_24, i12 4088"   --->   Operation 4960 'add' 'add_ln590_84' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4961 [1/1] (0.80ns)   --->   "%sub_ln590_84 = sub i12 8, i12 %F2_24"   --->   Operation 4961 'sub' 'sub_ln590_84' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4962 [1/1] (0.37ns)   --->   "%sh_amt_24 = select i1 %icmp_ln590_84, i12 %add_ln590_84, i12 %sub_ln590_84"   --->   Operation 4962 'select' 'sh_amt_24' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%sext_ln590_84 = sext i12 %sh_amt_24"   --->   Operation 4963 'sext' 'sext_ln590_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4964 [1/1] (0.97ns)   --->   "%icmp_ln591_84 = icmp_eq  i12 %F2_24, i12 8"   --->   Operation 4964 'icmp' 'icmp_ln591_84' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4965 [1/1] (0.00ns)   --->   "%trunc_ln592_23 = trunc i54 %man_V_78"   --->   Operation 4965 'trunc' 'trunc_ln592_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4966 [1/1] (0.97ns)   --->   "%icmp_ln594_84 = icmp_ult  i12 %sh_amt_24, i12 54"   --->   Operation 4966 'icmp' 'icmp_ln594_84' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4967 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_24, i32 4, i32 11"   --->   Operation 4967 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4968 [1/1] (0.84ns)   --->   "%icmp_ln612_23 = icmp_eq  i8 %tmp_114, i8 0"   --->   Operation 4968 'icmp' 'icmp_ln612_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%trunc_ln595_45 = trunc i12 %sh_amt_24"   --->   Operation 4969 'trunc' 'trunc_ln595_45' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%zext_ln595_84 = zext i6 %trunc_ln595_45"   --->   Operation 4970 'zext' 'zext_ln595_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%ashr_ln595_84 = ashr i54 %man_V_78, i54 %zext_ln595_84"   --->   Operation 4971 'ashr' 'ashr_ln595_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%trunc_ln595_46 = trunc i54 %ashr_ln595_84"   --->   Operation 4972 'trunc' 'trunc_ln595_46' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_87, i32 63"   --->   Operation 4973 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%select_ln597_22 = select i1 %tmp_115, i16 65535, i16 0"   --->   Operation 4974 'select' 'select_ln597_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%sext_ln590_84cast = trunc i31 %sext_ln590_84"   --->   Operation 4975 'trunc' 'sext_ln590_84cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%shl_ln613_84 = shl i16 %trunc_ln592_23, i16 %sext_ln590_84cast"   --->   Operation 4976 'shl' 'shl_ln613_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%xor_ln580_22 = xor i1 %icmp_ln580_87, i1 1"   --->   Operation 4977 'xor' 'xor_ln580_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%and_ln591_22 = and i1 %icmp_ln591_84, i1 %xor_ln580_22"   --->   Operation 4978 'and' 'and_ln591_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4979 [1/1] (0.28ns)   --->   "%or_ln591_22 = or i1 %icmp_ln580_87, i1 %icmp_ln591_84"   --->   Operation 4979 'or' 'or_ln591_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_22)   --->   "%xor_ln591_22 = xor i1 %or_ln591_22, i1 1"   --->   Operation 4980 'xor' 'xor_ln591_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4981 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_22 = and i1 %icmp_ln590_84, i1 %xor_ln591_22"   --->   Operation 4981 'and' 'and_ln590_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_102)   --->   "%and_ln594_25 = and i1 %and_ln590_22, i1 %icmp_ln594_84"   --->   Operation 4982 'and' 'and_ln594_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%or_ln590_22 = or i1 %or_ln591_22, i1 %icmp_ln590_84"   --->   Operation 4983 'or' 'or_ln590_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%xor_ln590_22 = xor i1 %or_ln590_22, i1 1"   --->   Operation 4984 'xor' 'xor_ln590_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%and_ln612_22 = and i1 %icmp_ln612_23, i1 %xor_ln590_22"   --->   Operation 4985 'and' 'and_ln612_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%select_ln580_101 = select i1 %icmp_ln580_87, i16 0, i16 %shl_ln613_84"   --->   Operation 4986 'select' 'select_ln580_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4987 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_39 = or i1 %icmp_ln580_87, i1 %and_ln612_22"   --->   Operation 4987 'or' 'or_ln580_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4988 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_102 = select i1 %and_ln594_25, i16 %trunc_ln595_46, i16 %select_ln597_22"   --->   Operation 4988 'select' 'select_ln580_102' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4989 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_103 = select i1 %and_ln591_22, i16 %trunc_ln592_23, i16 0"   --->   Operation 4989 'select' 'select_ln580_103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4990 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_104 = select i1 %or_ln580_39, i16 %select_ln580_101, i16 %select_ln580_102"   --->   Operation 4990 'select' 'select_ln580_104' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node HH_V_71)   --->   "%or_ln580_40 = or i1 %or_ln580_39, i1 %and_ln590_22"   --->   Operation 4991 'or' 'or_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4992 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_71 = select i1 %or_ln580_40, i16 %select_ln580_104, i16 %select_ln580_103"   --->   Operation 4992 'select' 'HH_V_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 4993 [1/1] (0.00ns)   --->   "%ireg_88 = bitcast i64 %temp_c5_o1_5"   --->   Operation 4993 'bitcast' 'ireg_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4994 [1/1] (0.00ns)   --->   "%trunc_ln564_21 = trunc i64 %ireg_88"   --->   Operation 4994 'trunc' 'trunc_ln564_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4995 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_88, i32 63"   --->   Operation 4995 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4996 [1/1] (0.00ns)   --->   "%exp_tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_88, i32 52, i32 62"   --->   Operation 4996 'partselect' 'exp_tmp_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4997 [1/1] (0.00ns)   --->   "%zext_ln501_88 = zext i11 %exp_tmp_32"   --->   Operation 4997 'zext' 'zext_ln501_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4998 [1/1] (0.00ns)   --->   "%trunc_ln574_25 = trunc i64 %ireg_88"   --->   Operation 4998 'trunc' 'trunc_ln574_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4999 [1/1] (0.00ns)   --->   "%p_Result_193 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_25"   --->   Operation 4999 'bitconcatenate' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5000 [1/1] (0.00ns)   --->   "%zext_ln578_88 = zext i53 %p_Result_193"   --->   Operation 5000 'zext' 'zext_ln578_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5001 [1/1] (1.10ns)   --->   "%man_V_80 = sub i54 0, i54 %zext_ln578_88"   --->   Operation 5001 'sub' 'man_V_80' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5002 [1/1] (0.40ns)   --->   "%man_V_81 = select i1 %p_Result_192, i54 %man_V_80, i54 %zext_ln578_88"   --->   Operation 5002 'select' 'man_V_81' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5003 [1/1] (1.13ns)   --->   "%icmp_ln580_88 = icmp_eq  i63 %trunc_ln564_21, i63 0"   --->   Operation 5003 'icmp' 'icmp_ln580_88' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5004 [1/1] (0.80ns)   --->   "%F2_25 = sub i12 1075, i12 %zext_ln501_88"   --->   Operation 5004 'sub' 'F2_25' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5005 [1/1] (0.97ns)   --->   "%icmp_ln590_85 = icmp_sgt  i12 %F2_25, i12 8"   --->   Operation 5005 'icmp' 'icmp_ln590_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5006 [1/1] (0.80ns)   --->   "%add_ln590_85 = add i12 %F2_25, i12 4088"   --->   Operation 5006 'add' 'add_ln590_85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5007 [1/1] (0.80ns)   --->   "%sub_ln590_85 = sub i12 8, i12 %F2_25"   --->   Operation 5007 'sub' 'sub_ln590_85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5008 [1/1] (0.37ns)   --->   "%sh_amt_25 = select i1 %icmp_ln590_85, i12 %add_ln590_85, i12 %sub_ln590_85"   --->   Operation 5008 'select' 'sh_amt_25' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%sext_ln590_85 = sext i12 %sh_amt_25"   --->   Operation 5009 'sext' 'sext_ln590_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5010 [1/1] (0.97ns)   --->   "%icmp_ln591_85 = icmp_eq  i12 %F2_25, i12 8"   --->   Operation 5010 'icmp' 'icmp_ln591_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5011 [1/1] (0.00ns)   --->   "%trunc_ln592_24 = trunc i54 %man_V_81"   --->   Operation 5011 'trunc' 'trunc_ln592_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5012 [1/1] (0.97ns)   --->   "%icmp_ln594_85 = icmp_ult  i12 %sh_amt_25, i12 54"   --->   Operation 5012 'icmp' 'icmp_ln594_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5013 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_25, i32 4, i32 11"   --->   Operation 5013 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5014 [1/1] (0.84ns)   --->   "%icmp_ln612_24 = icmp_eq  i8 %tmp_117, i8 0"   --->   Operation 5014 'icmp' 'icmp_ln612_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%trunc_ln595_47 = trunc i12 %sh_amt_25"   --->   Operation 5015 'trunc' 'trunc_ln595_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%zext_ln595_85 = zext i6 %trunc_ln595_47"   --->   Operation 5016 'zext' 'zext_ln595_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%ashr_ln595_85 = ashr i54 %man_V_81, i54 %zext_ln595_85"   --->   Operation 5017 'ashr' 'ashr_ln595_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%trunc_ln595_48 = trunc i54 %ashr_ln595_85"   --->   Operation 5018 'trunc' 'trunc_ln595_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_88, i32 63"   --->   Operation 5019 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%select_ln597_23 = select i1 %tmp_118, i16 65535, i16 0"   --->   Operation 5020 'select' 'select_ln597_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%sext_ln590_85cast = trunc i31 %sext_ln590_85"   --->   Operation 5021 'trunc' 'sext_ln590_85cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%shl_ln613_85 = shl i16 %trunc_ln592_24, i16 %sext_ln590_85cast"   --->   Operation 5022 'shl' 'shl_ln613_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%xor_ln580_23 = xor i1 %icmp_ln580_88, i1 1"   --->   Operation 5023 'xor' 'xor_ln580_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%and_ln591_23 = and i1 %icmp_ln591_85, i1 %xor_ln580_23"   --->   Operation 5024 'and' 'and_ln591_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5025 [1/1] (0.28ns)   --->   "%or_ln591_23 = or i1 %icmp_ln580_88, i1 %icmp_ln591_85"   --->   Operation 5025 'or' 'or_ln591_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_23)   --->   "%xor_ln591_23 = xor i1 %or_ln591_23, i1 1"   --->   Operation 5026 'xor' 'xor_ln591_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5027 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_23 = and i1 %icmp_ln590_85, i1 %xor_ln591_23"   --->   Operation 5027 'and' 'and_ln590_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_107)   --->   "%and_ln594_26 = and i1 %and_ln590_23, i1 %icmp_ln594_85"   --->   Operation 5028 'and' 'and_ln594_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%or_ln590_23 = or i1 %or_ln591_23, i1 %icmp_ln590_85"   --->   Operation 5029 'or' 'or_ln590_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%xor_ln590_23 = xor i1 %or_ln590_23, i1 1"   --->   Operation 5030 'xor' 'xor_ln590_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%and_ln612_23 = and i1 %icmp_ln612_24, i1 %xor_ln590_23"   --->   Operation 5031 'and' 'and_ln612_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%select_ln580_106 = select i1 %icmp_ln580_88, i16 0, i16 %shl_ln613_85"   --->   Operation 5032 'select' 'select_ln580_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5033 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_41 = or i1 %icmp_ln580_88, i1 %and_ln612_23"   --->   Operation 5033 'or' 'or_ln580_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5034 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_107 = select i1 %and_ln594_26, i16 %trunc_ln595_48, i16 %select_ln597_23"   --->   Operation 5034 'select' 'select_ln580_107' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5035 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_108 = select i1 %and_ln591_23, i16 %trunc_ln592_24, i16 0"   --->   Operation 5035 'select' 'select_ln580_108' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5036 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_109 = select i1 %or_ln580_41, i16 %select_ln580_106, i16 %select_ln580_107"   --->   Operation 5036 'select' 'select_ln580_109' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_110)   --->   "%or_ln580_42 = or i1 %or_ln580_41, i1 %and_ln590_23"   --->   Operation 5037 'or' 'or_ln580_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5038 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_110 = select i1 %or_ln580_42, i16 %select_ln580_109, i16 %select_ln580_108"   --->   Operation 5038 'select' 'select_ln580_110' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5039 [1/1] (0.00ns)   --->   "%ireg_89 = bitcast i64 %temp_c5_o2_5"   --->   Operation 5039 'bitcast' 'ireg_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5040 [1/1] (0.00ns)   --->   "%trunc_ln564_22 = trunc i64 %ireg_89"   --->   Operation 5040 'trunc' 'trunc_ln564_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5041 [1/1] (0.00ns)   --->   "%p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_89, i32 63"   --->   Operation 5041 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5042 [1/1] (0.00ns)   --->   "%exp_tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_89, i32 52, i32 62"   --->   Operation 5042 'partselect' 'exp_tmp_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5043 [1/1] (0.00ns)   --->   "%zext_ln501_89 = zext i11 %exp_tmp_33"   --->   Operation 5043 'zext' 'zext_ln501_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5044 [1/1] (0.00ns)   --->   "%trunc_ln574_26 = trunc i64 %ireg_89"   --->   Operation 5044 'trunc' 'trunc_ln574_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5045 [1/1] (0.00ns)   --->   "%p_Result_195 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_26"   --->   Operation 5045 'bitconcatenate' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln578_89 = zext i53 %p_Result_195"   --->   Operation 5046 'zext' 'zext_ln578_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5047 [1/1] (1.10ns)   --->   "%man_V_83 = sub i54 0, i54 %zext_ln578_89"   --->   Operation 5047 'sub' 'man_V_83' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5048 [1/1] (0.40ns)   --->   "%man_V_84 = select i1 %p_Result_194, i54 %man_V_83, i54 %zext_ln578_89"   --->   Operation 5048 'select' 'man_V_84' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5049 [1/1] (1.13ns)   --->   "%icmp_ln580_89 = icmp_eq  i63 %trunc_ln564_22, i63 0"   --->   Operation 5049 'icmp' 'icmp_ln580_89' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5050 [1/1] (0.80ns)   --->   "%F2_26 = sub i12 1075, i12 %zext_ln501_89"   --->   Operation 5050 'sub' 'F2_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5051 [1/1] (0.97ns)   --->   "%icmp_ln590_89 = icmp_sgt  i12 %F2_26, i12 8"   --->   Operation 5051 'icmp' 'icmp_ln590_89' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5052 [1/1] (0.80ns)   --->   "%add_ln590_89 = add i12 %F2_26, i12 4088"   --->   Operation 5052 'add' 'add_ln590_89' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5053 [1/1] (0.80ns)   --->   "%sub_ln590_89 = sub i12 8, i12 %F2_26"   --->   Operation 5053 'sub' 'sub_ln590_89' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5054 [1/1] (0.37ns)   --->   "%sh_amt_26 = select i1 %icmp_ln590_89, i12 %add_ln590_89, i12 %sub_ln590_89"   --->   Operation 5054 'select' 'sh_amt_26' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%sext_ln590_89 = sext i12 %sh_amt_26"   --->   Operation 5055 'sext' 'sext_ln590_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5056 [1/1] (0.97ns)   --->   "%icmp_ln591_89 = icmp_eq  i12 %F2_26, i12 8"   --->   Operation 5056 'icmp' 'icmp_ln591_89' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5057 [1/1] (0.00ns)   --->   "%trunc_ln592_25 = trunc i54 %man_V_84"   --->   Operation 5057 'trunc' 'trunc_ln592_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5058 [1/1] (0.97ns)   --->   "%icmp_ln594_89 = icmp_ult  i12 %sh_amt_26, i12 54"   --->   Operation 5058 'icmp' 'icmp_ln594_89' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5059 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_26, i32 4, i32 11"   --->   Operation 5059 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5060 [1/1] (0.84ns)   --->   "%icmp_ln612_25 = icmp_eq  i8 %tmp_120, i8 0"   --->   Operation 5060 'icmp' 'icmp_ln612_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%trunc_ln595_49 = trunc i12 %sh_amt_26"   --->   Operation 5061 'trunc' 'trunc_ln595_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%zext_ln595_89 = zext i6 %trunc_ln595_49"   --->   Operation 5062 'zext' 'zext_ln595_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%ashr_ln595_89 = ashr i54 %man_V_84, i54 %zext_ln595_89"   --->   Operation 5063 'ashr' 'ashr_ln595_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%trunc_ln595_50 = trunc i54 %ashr_ln595_89"   --->   Operation 5064 'trunc' 'trunc_ln595_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_89, i32 63"   --->   Operation 5065 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%select_ln597_24 = select i1 %tmp_121, i16 65535, i16 0"   --->   Operation 5066 'select' 'select_ln597_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%sext_ln590_89cast = trunc i31 %sext_ln590_89"   --->   Operation 5067 'trunc' 'sext_ln590_89cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%shl_ln613_89 = shl i16 %trunc_ln592_25, i16 %sext_ln590_89cast"   --->   Operation 5068 'shl' 'shl_ln613_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_113)   --->   "%xor_ln580_24 = xor i1 %icmp_ln580_89, i1 1"   --->   Operation 5069 'xor' 'xor_ln580_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_113)   --->   "%and_ln591_24 = and i1 %icmp_ln591_89, i1 %xor_ln580_24"   --->   Operation 5070 'and' 'and_ln591_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5071 [1/1] (0.28ns)   --->   "%or_ln591_24 = or i1 %icmp_ln580_89, i1 %icmp_ln591_89"   --->   Operation 5071 'or' 'or_ln591_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_24)   --->   "%xor_ln591_24 = xor i1 %or_ln591_24, i1 1"   --->   Operation 5072 'xor' 'xor_ln591_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5073 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_24 = and i1 %icmp_ln590_89, i1 %xor_ln591_24"   --->   Operation 5073 'and' 'and_ln590_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%and_ln594_27 = and i1 %and_ln590_24, i1 %icmp_ln594_89"   --->   Operation 5074 'and' 'and_ln594_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%or_ln590_24 = or i1 %or_ln591_24, i1 %icmp_ln590_89"   --->   Operation 5075 'or' 'or_ln590_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%xor_ln590_24 = xor i1 %or_ln590_24, i1 1"   --->   Operation 5076 'xor' 'xor_ln590_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%and_ln612_24 = and i1 %icmp_ln612_25, i1 %xor_ln590_24"   --->   Operation 5077 'and' 'and_ln612_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%select_ln580_111 = select i1 %icmp_ln580_89, i16 0, i16 %shl_ln613_89"   --->   Operation 5078 'select' 'select_ln580_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5079 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_43 = or i1 %icmp_ln580_89, i1 %and_ln612_24"   --->   Operation 5079 'or' 'or_ln580_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5080 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_112 = select i1 %and_ln594_27, i16 %trunc_ln595_50, i16 %select_ln597_24"   --->   Operation 5080 'select' 'select_ln580_112' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5081 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_113 = select i1 %and_ln591_24, i16 %trunc_ln592_25, i16 0"   --->   Operation 5081 'select' 'select_ln580_113' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5082 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_114 = select i1 %or_ln580_43, i16 %select_ln580_111, i16 %select_ln580_112"   --->   Operation 5082 'select' 'select_ln580_114' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node HH_V_72)   --->   "%or_ln580_44 = or i1 %or_ln580_43, i1 %and_ln590_24"   --->   Operation 5083 'or' 'or_ln580_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5084 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_72 = select i1 %or_ln580_44, i16 %select_ln580_114, i16 %select_ln580_113"   --->   Operation 5084 'select' 'HH_V_72' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5085 [1/2] (9.11ns)   --->   "%call_ret27_i = call i128 @CORDIC_V, i16 %select_ln580_75, i16 %agg_tmp654_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:207]   --->   Operation 5085 'call' 'call_ret27_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5086 [1/1] (0.00ns)   --->   "%temp_c1_o1_13 = extractvalue i128 %call_ret27_i" [src/QRD.cpp:207]   --->   Operation 5086 'extractvalue' 'temp_c1_o1_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5087 [1/1] (0.00ns)   --->   "%temp_c1_o2_5 = extractvalue i128 %call_ret27_i" [src/QRD.cpp:207]   --->   Operation 5087 'extractvalue' 'temp_c1_o2_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5088 [1/1] (0.00ns)   --->   "%bitcast_ln208 = bitcast i64 %temp_c1_o2_5" [src/QRD.cpp:208]   --->   Operation 5088 'bitcast' 'bitcast_ln208' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5089 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i64 %bitcast_ln208" [src/QRD.cpp:208]   --->   Operation 5089 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5090 [1/1] (0.37ns)   --->   "%ireg_90 = xor i64 %bitcast_ln208, i64 9223372036854775808" [src/QRD.cpp:208]   --->   Operation 5090 'xor' 'ireg_90' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5091 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln208, i32 63"   --->   Operation 5091 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5092 [1/1] (0.00ns)   --->   "%exp_tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_90, i32 52, i32 62"   --->   Operation 5092 'partselect' 'exp_tmp_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5093 [1/1] (0.00ns)   --->   "%zext_ln501_90 = zext i11 %exp_tmp_34"   --->   Operation 5093 'zext' 'zext_ln501_90' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5094 [1/1] (0.00ns)   --->   "%trunc_ln574_27 = trunc i64 %ireg_90"   --->   Operation 5094 'trunc' 'trunc_ln574_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5095 [1/1] (0.00ns)   --->   "%p_Result_196 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_27"   --->   Operation 5095 'bitconcatenate' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5096 [1/1] (0.00ns)   --->   "%zext_ln578_90 = zext i53 %p_Result_196"   --->   Operation 5096 'zext' 'zext_ln578_90' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5097 [1/1] (1.10ns)   --->   "%man_V_86 = sub i54 0, i54 %zext_ln578_90"   --->   Operation 5097 'sub' 'man_V_86' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5098 [1/1] (0.40ns)   --->   "%man_V_87 = select i1 %tmp_122, i54 %zext_ln578_90, i54 %man_V_86"   --->   Operation 5098 'select' 'man_V_87' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5099 [1/1] (1.13ns)   --->   "%icmp_ln580_90 = icmp_eq  i63 %trunc_ln208, i63 0"   --->   Operation 5099 'icmp' 'icmp_ln580_90' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5100 [1/1] (0.80ns)   --->   "%F2_27 = sub i12 1075, i12 %zext_ln501_90"   --->   Operation 5100 'sub' 'F2_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5101 [1/1] (0.97ns)   --->   "%icmp_ln590_93 = icmp_sgt  i12 %F2_27, i12 8"   --->   Operation 5101 'icmp' 'icmp_ln590_93' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5102 [1/1] (0.80ns)   --->   "%add_ln590_93 = add i12 %F2_27, i12 4088"   --->   Operation 5102 'add' 'add_ln590_93' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5103 [1/1] (0.80ns)   --->   "%sub_ln590_93 = sub i12 8, i12 %F2_27"   --->   Operation 5103 'sub' 'sub_ln590_93' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5104 [1/1] (0.37ns)   --->   "%sh_amt_27 = select i1 %icmp_ln590_93, i12 %add_ln590_93, i12 %sub_ln590_93"   --->   Operation 5104 'select' 'sh_amt_27' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%sext_ln590_93 = sext i12 %sh_amt_27"   --->   Operation 5105 'sext' 'sext_ln590_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5106 [1/1] (0.97ns)   --->   "%icmp_ln591_93 = icmp_eq  i12 %F2_27, i12 8"   --->   Operation 5106 'icmp' 'icmp_ln591_93' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5107 [1/1] (0.00ns)   --->   "%trunc_ln592_26 = trunc i54 %man_V_87"   --->   Operation 5107 'trunc' 'trunc_ln592_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5108 [1/1] (0.97ns)   --->   "%icmp_ln594_93 = icmp_ult  i12 %sh_amt_27, i12 54"   --->   Operation 5108 'icmp' 'icmp_ln594_93' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5109 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_27, i32 4, i32 11"   --->   Operation 5109 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5110 [1/1] (0.84ns)   --->   "%icmp_ln612_26 = icmp_eq  i8 %tmp_123, i8 0"   --->   Operation 5110 'icmp' 'icmp_ln612_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%trunc_ln595_51 = trunc i12 %sh_amt_27"   --->   Operation 5111 'trunc' 'trunc_ln595_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%zext_ln595_93 = zext i6 %trunc_ln595_51"   --->   Operation 5112 'zext' 'zext_ln595_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%ashr_ln595_93 = ashr i54 %man_V_87, i54 %zext_ln595_93"   --->   Operation 5113 'ashr' 'ashr_ln595_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%trunc_ln595_52 = trunc i54 %ashr_ln595_93"   --->   Operation 5114 'trunc' 'trunc_ln595_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_90, i32 63"   --->   Operation 5115 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%select_ln597_25 = select i1 %tmp_124, i16 65535, i16 0"   --->   Operation 5116 'select' 'select_ln597_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%sext_ln590_93cast = trunc i31 %sext_ln590_93"   --->   Operation 5117 'trunc' 'sext_ln590_93cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%shl_ln613_93 = shl i16 %trunc_ln592_26, i16 %sext_ln590_93cast"   --->   Operation 5118 'shl' 'shl_ln613_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%xor_ln580_25 = xor i1 %icmp_ln580_90, i1 1"   --->   Operation 5119 'xor' 'xor_ln580_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln591_25 = and i1 %icmp_ln591_93, i1 %xor_ln580_25"   --->   Operation 5120 'and' 'and_ln591_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%select_ln591_2 = select i1 %and_ln591_25, i16 %trunc_ln592_26, i16 0"   --->   Operation 5121 'select' 'select_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5122 [1/1] (0.28ns)   --->   "%or_ln591_25 = or i1 %icmp_ln580_90, i1 %icmp_ln591_93"   --->   Operation 5122 'or' 'or_ln591_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_25)   --->   "%xor_ln591_25 = xor i1 %or_ln591_25, i1 1"   --->   Operation 5123 'xor' 'xor_ln591_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5124 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_25 = and i1 %icmp_ln590_93, i1 %xor_ln591_25"   --->   Operation 5124 'and' 'and_ln590_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%xor_ln594_3 = xor i1 %icmp_ln594_93, i1 1"   --->   Operation 5125 'xor' 'xor_ln594_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_28 = and i1 %and_ln590_25, i1 %xor_ln594_3"   --->   Operation 5126 'and' 'and_ln594_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5127 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_4 = select i1 %and_ln594_28, i16 %select_ln597_25, i16 %select_ln591_2"   --->   Operation 5127 'select' 'select_ln594_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_29 = and i1 %and_ln590_25, i1 %icmp_ln594_93"   --->   Operation 5128 'and' 'and_ln594_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5129 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_5 = select i1 %and_ln594_29, i16 %trunc_ln595_52, i16 %select_ln594_4"   --->   Operation 5129 'select' 'select_ln594_5' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_25)   --->   "%or_ln590_25 = or i1 %or_ln591_25, i1 %icmp_ln590_93"   --->   Operation 5130 'or' 'or_ln590_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_25)   --->   "%xor_ln590_25 = xor i1 %or_ln590_25, i1 1"   --->   Operation 5131 'xor' 'xor_ln590_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5132 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_25 = and i1 %icmp_ln612_26, i1 %xor_ln590_25"   --->   Operation 5132 'and' 'and_ln612_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%select_ln612_6 = select i1 %and_ln612_25, i16 %shl_ln613_93, i16 %select_ln594_5"   --->   Operation 5133 'select' 'select_ln612_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5134 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_116 = select i1 %icmp_ln580_90, i16 0, i16 %select_ln612_6"   --->   Operation 5134 'select' 'select_ln580_116' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5135 [2/2] (2.59ns)   --->   "%call_ret28_i = call i128 @CORDIC_R, i16 %select_ln580_80, i16 %agg_tmp662_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:208]   --->   Operation 5135 'call' 'call_ret28_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5136 [2/2] (2.59ns)   --->   "%call_ret29_i = call i128 @CORDIC_R, i16 %select_ln580_90, i16 %agg_tmp672_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:209]   --->   Operation 5136 'call' 'call_ret29_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5137 [2/2] (2.59ns)   --->   "%call_ret30_i = call i128 @CORDIC_R, i16 %select_ln580_100, i16 %agg_tmp682_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:210]   --->   Operation 5137 'call' 'call_ret30_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5138 [2/2] (2.59ns)   --->   "%call_ret31_i = call i128 @CORDIC_R, i16 %select_ln580_110, i16 %agg_tmp692_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:211]   --->   Operation 5138 'call' 'call_ret31_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5139 [1/1] (0.00ns)   --->   "%ireg_91 = bitcast i64 %temp_c1_o1_13"   --->   Operation 5139 'bitcast' 'ireg_91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5140 [1/1] (0.00ns)   --->   "%trunc_ln564_23 = trunc i64 %ireg_91"   --->   Operation 5140 'trunc' 'trunc_ln564_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5141 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_91, i32 63"   --->   Operation 5141 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5142 [1/1] (0.00ns)   --->   "%exp_tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_91, i32 52, i32 62"   --->   Operation 5142 'partselect' 'exp_tmp_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5143 [1/1] (0.00ns)   --->   "%zext_ln501_91 = zext i11 %exp_tmp_35"   --->   Operation 5143 'zext' 'zext_ln501_91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5144 [1/1] (0.00ns)   --->   "%trunc_ln574_28 = trunc i64 %ireg_91"   --->   Operation 5144 'trunc' 'trunc_ln574_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5145 [1/1] (0.00ns)   --->   "%p_Result_198 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_28"   --->   Operation 5145 'bitconcatenate' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5146 [1/1] (0.00ns)   --->   "%zext_ln578_91 = zext i53 %p_Result_198"   --->   Operation 5146 'zext' 'zext_ln578_91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5147 [1/1] (1.10ns)   --->   "%man_V_89 = sub i54 0, i54 %zext_ln578_91"   --->   Operation 5147 'sub' 'man_V_89' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5148 [1/1] (0.40ns)   --->   "%man_V_90 = select i1 %p_Result_197, i54 %man_V_89, i54 %zext_ln578_91"   --->   Operation 5148 'select' 'man_V_90' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5149 [1/1] (1.13ns)   --->   "%icmp_ln580_91 = icmp_eq  i63 %trunc_ln564_23, i63 0"   --->   Operation 5149 'icmp' 'icmp_ln580_91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5150 [1/1] (0.80ns)   --->   "%F2_28 = sub i12 1075, i12 %zext_ln501_91"   --->   Operation 5150 'sub' 'F2_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5151 [1/1] (0.97ns)   --->   "%icmp_ln590_97 = icmp_sgt  i12 %F2_28, i12 8"   --->   Operation 5151 'icmp' 'icmp_ln590_97' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5152 [1/1] (0.80ns)   --->   "%add_ln590_97 = add i12 %F2_28, i12 4088"   --->   Operation 5152 'add' 'add_ln590_97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5153 [1/1] (0.80ns)   --->   "%sub_ln590_97 = sub i12 8, i12 %F2_28"   --->   Operation 5153 'sub' 'sub_ln590_97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5154 [1/1] (0.37ns)   --->   "%sh_amt_28 = select i1 %icmp_ln590_97, i12 %add_ln590_97, i12 %sub_ln590_97"   --->   Operation 5154 'select' 'sh_amt_28' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%sext_ln590_97 = sext i12 %sh_amt_28"   --->   Operation 5155 'sext' 'sext_ln590_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5156 [1/1] (0.97ns)   --->   "%icmp_ln591_97 = icmp_eq  i12 %F2_28, i12 8"   --->   Operation 5156 'icmp' 'icmp_ln591_97' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5157 [1/1] (0.00ns)   --->   "%trunc_ln592_27 = trunc i54 %man_V_90"   --->   Operation 5157 'trunc' 'trunc_ln592_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5158 [1/1] (0.97ns)   --->   "%icmp_ln594_97 = icmp_ult  i12 %sh_amt_28, i12 54"   --->   Operation 5158 'icmp' 'icmp_ln594_97' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5159 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_28, i32 4, i32 11"   --->   Operation 5159 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5160 [1/1] (0.84ns)   --->   "%icmp_ln612_27 = icmp_eq  i8 %tmp_126, i8 0"   --->   Operation 5160 'icmp' 'icmp_ln612_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%trunc_ln595_53 = trunc i12 %sh_amt_28"   --->   Operation 5161 'trunc' 'trunc_ln595_53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5162 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%zext_ln595_97 = zext i6 %trunc_ln595_53"   --->   Operation 5162 'zext' 'zext_ln595_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%ashr_ln595_97 = ashr i54 %man_V_90, i54 %zext_ln595_97"   --->   Operation 5163 'ashr' 'ashr_ln595_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%trunc_ln595_54 = trunc i54 %ashr_ln595_97"   --->   Operation 5164 'trunc' 'trunc_ln595_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_91, i32 63"   --->   Operation 5165 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%select_ln597_26 = select i1 %tmp_127, i16 65535, i16 0"   --->   Operation 5166 'select' 'select_ln597_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%sext_ln590_97cast = trunc i31 %sext_ln590_97"   --->   Operation 5167 'trunc' 'sext_ln590_97cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%shl_ln613_97 = shl i16 %trunc_ln592_27, i16 %sext_ln590_97cast"   --->   Operation 5168 'shl' 'shl_ln613_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%xor_ln580_26 = xor i1 %icmp_ln580_91, i1 1"   --->   Operation 5169 'xor' 'xor_ln580_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%and_ln591_26 = and i1 %icmp_ln591_97, i1 %xor_ln580_26"   --->   Operation 5170 'and' 'and_ln591_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5171 [1/1] (0.28ns)   --->   "%or_ln591_26 = or i1 %icmp_ln580_91, i1 %icmp_ln591_97"   --->   Operation 5171 'or' 'or_ln591_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_26)   --->   "%xor_ln591_26 = xor i1 %or_ln591_26, i1 1"   --->   Operation 5172 'xor' 'xor_ln591_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5173 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_26 = and i1 %icmp_ln590_97, i1 %xor_ln591_26"   --->   Operation 5173 'and' 'and_ln590_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_118)   --->   "%and_ln594_30 = and i1 %and_ln590_26, i1 %icmp_ln594_97"   --->   Operation 5174 'and' 'and_ln594_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%or_ln590_26 = or i1 %or_ln591_26, i1 %icmp_ln590_97"   --->   Operation 5175 'or' 'or_ln590_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%xor_ln590_26 = xor i1 %or_ln590_26, i1 1"   --->   Operation 5176 'xor' 'xor_ln590_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%and_ln612_26 = and i1 %icmp_ln612_27, i1 %xor_ln590_26"   --->   Operation 5177 'and' 'and_ln612_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%select_ln580_117 = select i1 %icmp_ln580_91, i16 0, i16 %shl_ln613_97"   --->   Operation 5178 'select' 'select_ln580_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5179 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_45 = or i1 %icmp_ln580_91, i1 %and_ln612_26"   --->   Operation 5179 'or' 'or_ln580_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5180 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_118 = select i1 %and_ln594_30, i16 %trunc_ln595_54, i16 %select_ln597_26"   --->   Operation 5180 'select' 'select_ln580_118' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5181 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_119 = select i1 %and_ln591_26, i16 %trunc_ln592_27, i16 0"   --->   Operation 5181 'select' 'select_ln580_119' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5182 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_120 = select i1 %or_ln580_45, i16 %select_ln580_117, i16 %select_ln580_118"   --->   Operation 5182 'select' 'select_ln580_120' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node HH_V_73)   --->   "%or_ln580_46 = or i1 %or_ln580_45, i1 %and_ln590_26"   --->   Operation 5183 'or' 'or_ln580_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5184 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_73 = select i1 %or_ln580_46, i16 %select_ln580_120, i16 %select_ln580_119"   --->   Operation 5184 'select' 'HH_V_73' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5185 [1/1] (0.62ns)   --->   "%store_ln221 = store i16 %HH_V_72, i16 %HH_V_68" [src/QRD.cpp:221]   --->   Operation 5185 'store' 'store_ln221' <Predicate = true> <Delay = 0.62>
ST_41 : Operation 5186 [1/1] (0.62ns)   --->   "%store_ln221 = store i16 %HH_V_70, i16 %HH_V_66" [src/QRD.cpp:221]   --->   Operation 5186 'store' 'store_ln221' <Predicate = true> <Delay = 0.62>
ST_41 : Operation 5187 [1/1] (0.42ns)   --->   "%store_ln221 = store i16 %HH_V_71, i16 %HH_V_64" [src/QRD.cpp:221]   --->   Operation 5187 'store' 'store_ln221' <Predicate = true> <Delay = 0.42>

State 42 <SV = 10> <Delay = 15.9>
ST_42 : Operation 5188 [1/2] (9.11ns)   --->   "%call_ret28_i = call i128 @CORDIC_R, i16 %select_ln580_80, i16 %agg_tmp662_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:208]   --->   Operation 5188 'call' 'call_ret28_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 5189 [1/1] (0.00ns)   --->   "%temp_c2_o1_12 = extractvalue i128 %call_ret28_i" [src/QRD.cpp:208]   --->   Operation 5189 'extractvalue' 'temp_c2_o1_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5190 [1/1] (0.00ns)   --->   "%temp_c2_o2_12 = extractvalue i128 %call_ret28_i" [src/QRD.cpp:208]   --->   Operation 5190 'extractvalue' 'temp_c2_o2_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5191 [1/2] (9.11ns)   --->   "%call_ret29_i = call i128 @CORDIC_R, i16 %select_ln580_90, i16 %agg_tmp672_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:209]   --->   Operation 5191 'call' 'call_ret29_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 5192 [1/1] (0.00ns)   --->   "%temp_c3_o1_11 = extractvalue i128 %call_ret29_i" [src/QRD.cpp:209]   --->   Operation 5192 'extractvalue' 'temp_c3_o1_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5193 [1/1] (0.00ns)   --->   "%temp_c3_o2_11 = extractvalue i128 %call_ret29_i" [src/QRD.cpp:209]   --->   Operation 5193 'extractvalue' 'temp_c3_o2_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5194 [1/2] (9.11ns)   --->   "%call_ret30_i = call i128 @CORDIC_R, i16 %select_ln580_100, i16 %agg_tmp682_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:210]   --->   Operation 5194 'call' 'call_ret30_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 5195 [1/1] (0.00ns)   --->   "%temp_c4_o1_8 = extractvalue i128 %call_ret30_i" [src/QRD.cpp:210]   --->   Operation 5195 'extractvalue' 'temp_c4_o1_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5196 [1/1] (0.00ns)   --->   "%temp_c4_o2_8 = extractvalue i128 %call_ret30_i" [src/QRD.cpp:210]   --->   Operation 5196 'extractvalue' 'temp_c4_o2_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5197 [1/2] (9.11ns)   --->   "%call_ret31_i = call i128 @CORDIC_R, i16 %select_ln580_110, i16 %agg_tmp692_0_i_load, i16 %select_ln580_116, i8 %cordic_phase_V" [src/QRD.cpp:211]   --->   Operation 5197 'call' 'call_ret31_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 5198 [1/1] (0.00ns)   --->   "%temp_c5_o1_6 = extractvalue i128 %call_ret31_i" [src/QRD.cpp:211]   --->   Operation 5198 'extractvalue' 'temp_c5_o1_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5199 [1/1] (0.00ns)   --->   "%temp_c5_o2_6 = extractvalue i128 %call_ret31_i" [src/QRD.cpp:211]   --->   Operation 5199 'extractvalue' 'temp_c5_o2_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5200 [1/1] (0.00ns)   --->   "%ireg_92 = bitcast i64 %temp_c2_o1_12"   --->   Operation 5200 'bitcast' 'ireg_92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5201 [1/1] (0.00ns)   --->   "%trunc_ln564_24 = trunc i64 %ireg_92"   --->   Operation 5201 'trunc' 'trunc_ln564_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5202 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_92, i32 63"   --->   Operation 5202 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5203 [1/1] (0.00ns)   --->   "%exp_tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_92, i32 52, i32 62"   --->   Operation 5203 'partselect' 'exp_tmp_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5204 [1/1] (0.00ns)   --->   "%zext_ln501_92 = zext i11 %exp_tmp_36"   --->   Operation 5204 'zext' 'zext_ln501_92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5205 [1/1] (0.00ns)   --->   "%trunc_ln574_29 = trunc i64 %ireg_92"   --->   Operation 5205 'trunc' 'trunc_ln574_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5206 [1/1] (0.00ns)   --->   "%p_Result_200 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_29"   --->   Operation 5206 'bitconcatenate' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5207 [1/1] (0.00ns)   --->   "%zext_ln578_92 = zext i53 %p_Result_200"   --->   Operation 5207 'zext' 'zext_ln578_92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5208 [1/1] (1.10ns)   --->   "%man_V_92 = sub i54 0, i54 %zext_ln578_92"   --->   Operation 5208 'sub' 'man_V_92' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5209 [1/1] (0.40ns)   --->   "%man_V_93 = select i1 %p_Result_199, i54 %man_V_92, i54 %zext_ln578_92"   --->   Operation 5209 'select' 'man_V_93' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5210 [1/1] (1.13ns)   --->   "%icmp_ln580_92 = icmp_eq  i63 %trunc_ln564_24, i63 0"   --->   Operation 5210 'icmp' 'icmp_ln580_92' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5211 [1/1] (0.80ns)   --->   "%F2_29 = sub i12 1075, i12 %zext_ln501_92"   --->   Operation 5211 'sub' 'F2_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5212 [1/1] (0.97ns)   --->   "%icmp_ln590_101 = icmp_sgt  i12 %F2_29, i12 8"   --->   Operation 5212 'icmp' 'icmp_ln590_101' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5213 [1/1] (0.80ns)   --->   "%add_ln590_101 = add i12 %F2_29, i12 4088"   --->   Operation 5213 'add' 'add_ln590_101' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5214 [1/1] (0.80ns)   --->   "%sub_ln590_101 = sub i12 8, i12 %F2_29"   --->   Operation 5214 'sub' 'sub_ln590_101' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5215 [1/1] (0.37ns)   --->   "%sh_amt_29 = select i1 %icmp_ln590_101, i12 %add_ln590_101, i12 %sub_ln590_101"   --->   Operation 5215 'select' 'sh_amt_29' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%sext_ln590_101 = sext i12 %sh_amt_29"   --->   Operation 5216 'sext' 'sext_ln590_101' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5217 [1/1] (0.97ns)   --->   "%icmp_ln591_101 = icmp_eq  i12 %F2_29, i12 8"   --->   Operation 5217 'icmp' 'icmp_ln591_101' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5218 [1/1] (0.00ns)   --->   "%trunc_ln592_28 = trunc i54 %man_V_93"   --->   Operation 5218 'trunc' 'trunc_ln592_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5219 [1/1] (0.97ns)   --->   "%icmp_ln594_101 = icmp_ult  i12 %sh_amt_29, i12 54"   --->   Operation 5219 'icmp' 'icmp_ln594_101' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5220 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_29, i32 4, i32 11"   --->   Operation 5220 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5221 [1/1] (0.84ns)   --->   "%icmp_ln612_28 = icmp_eq  i8 %tmp_129, i8 0"   --->   Operation 5221 'icmp' 'icmp_ln612_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%trunc_ln595_55 = trunc i12 %sh_amt_29"   --->   Operation 5222 'trunc' 'trunc_ln595_55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%zext_ln595_101 = zext i6 %trunc_ln595_55"   --->   Operation 5223 'zext' 'zext_ln595_101' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%ashr_ln595_101 = ashr i54 %man_V_93, i54 %zext_ln595_101"   --->   Operation 5224 'ashr' 'ashr_ln595_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%trunc_ln595_56 = trunc i54 %ashr_ln595_101"   --->   Operation 5225 'trunc' 'trunc_ln595_56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_92, i32 63"   --->   Operation 5226 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%select_ln597_27 = select i1 %tmp_130, i16 65535, i16 0"   --->   Operation 5227 'select' 'select_ln597_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%sext_ln590_101cast = trunc i31 %sext_ln590_101"   --->   Operation 5228 'trunc' 'sext_ln590_101cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%shl_ln613_101 = shl i16 %trunc_ln592_28, i16 %sext_ln590_101cast"   --->   Operation 5229 'shl' 'shl_ln613_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%xor_ln580_27 = xor i1 %icmp_ln580_92, i1 1"   --->   Operation 5230 'xor' 'xor_ln580_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%and_ln591_27 = and i1 %icmp_ln591_101, i1 %xor_ln580_27"   --->   Operation 5231 'and' 'and_ln591_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5232 [1/1] (0.28ns)   --->   "%or_ln591_27 = or i1 %icmp_ln580_92, i1 %icmp_ln591_101"   --->   Operation 5232 'or' 'or_ln591_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_27)   --->   "%xor_ln591_27 = xor i1 %or_ln591_27, i1 1"   --->   Operation 5233 'xor' 'xor_ln591_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5234 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_27 = and i1 %icmp_ln590_101, i1 %xor_ln591_27"   --->   Operation 5234 'and' 'and_ln590_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_123)   --->   "%and_ln594_31 = and i1 %and_ln590_27, i1 %icmp_ln594_101"   --->   Operation 5235 'and' 'and_ln594_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%or_ln590_27 = or i1 %or_ln591_27, i1 %icmp_ln590_101"   --->   Operation 5236 'or' 'or_ln590_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%xor_ln590_27 = xor i1 %or_ln590_27, i1 1"   --->   Operation 5237 'xor' 'xor_ln590_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%and_ln612_27 = and i1 %icmp_ln612_28, i1 %xor_ln590_27"   --->   Operation 5238 'and' 'and_ln612_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%select_ln580_122 = select i1 %icmp_ln580_92, i16 0, i16 %shl_ln613_101"   --->   Operation 5239 'select' 'select_ln580_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5240 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_47 = or i1 %icmp_ln580_92, i1 %and_ln612_27"   --->   Operation 5240 'or' 'or_ln580_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5241 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_123 = select i1 %and_ln594_31, i16 %trunc_ln595_56, i16 %select_ln597_27"   --->   Operation 5241 'select' 'select_ln580_123' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5242 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_124 = select i1 %and_ln591_27, i16 %trunc_ln592_28, i16 0"   --->   Operation 5242 'select' 'select_ln580_124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5243 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_125 = select i1 %or_ln580_47, i16 %select_ln580_122, i16 %select_ln580_123"   --->   Operation 5243 'select' 'select_ln580_125' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node HH_V_74)   --->   "%or_ln580_48 = or i1 %or_ln580_47, i1 %and_ln590_27"   --->   Operation 5244 'or' 'or_ln580_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5245 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_74 = select i1 %or_ln580_48, i16 %select_ln580_125, i16 %select_ln580_124"   --->   Operation 5245 'select' 'HH_V_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5246 [1/1] (0.00ns)   --->   "%ireg_93 = bitcast i64 %temp_c2_o2_12"   --->   Operation 5246 'bitcast' 'ireg_93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5247 [1/1] (0.00ns)   --->   "%trunc_ln564_25 = trunc i64 %ireg_93"   --->   Operation 5247 'trunc' 'trunc_ln564_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5248 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_93, i32 63"   --->   Operation 5248 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5249 [1/1] (0.00ns)   --->   "%exp_tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_93, i32 52, i32 62"   --->   Operation 5249 'partselect' 'exp_tmp_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5250 [1/1] (0.00ns)   --->   "%zext_ln501_93 = zext i11 %exp_tmp_37"   --->   Operation 5250 'zext' 'zext_ln501_93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5251 [1/1] (0.00ns)   --->   "%trunc_ln574_30 = trunc i64 %ireg_93"   --->   Operation 5251 'trunc' 'trunc_ln574_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5252 [1/1] (0.00ns)   --->   "%p_Result_202 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_30"   --->   Operation 5252 'bitconcatenate' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5253 [1/1] (0.00ns)   --->   "%zext_ln578_93 = zext i53 %p_Result_202"   --->   Operation 5253 'zext' 'zext_ln578_93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5254 [1/1] (1.10ns)   --->   "%man_V_95 = sub i54 0, i54 %zext_ln578_93"   --->   Operation 5254 'sub' 'man_V_95' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5255 [1/1] (0.40ns)   --->   "%man_V_96 = select i1 %p_Result_201, i54 %man_V_95, i54 %zext_ln578_93"   --->   Operation 5255 'select' 'man_V_96' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5256 [1/1] (1.13ns)   --->   "%icmp_ln580_93 = icmp_eq  i63 %trunc_ln564_25, i63 0"   --->   Operation 5256 'icmp' 'icmp_ln580_93' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5257 [1/1] (0.80ns)   --->   "%F2_30 = sub i12 1075, i12 %zext_ln501_93"   --->   Operation 5257 'sub' 'F2_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5258 [1/1] (0.97ns)   --->   "%icmp_ln590_102 = icmp_sgt  i12 %F2_30, i12 8"   --->   Operation 5258 'icmp' 'icmp_ln590_102' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5259 [1/1] (0.80ns)   --->   "%add_ln590_102 = add i12 %F2_30, i12 4088"   --->   Operation 5259 'add' 'add_ln590_102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5260 [1/1] (0.80ns)   --->   "%sub_ln590_102 = sub i12 8, i12 %F2_30"   --->   Operation 5260 'sub' 'sub_ln590_102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5261 [1/1] (0.37ns)   --->   "%sh_amt_30 = select i1 %icmp_ln590_102, i12 %add_ln590_102, i12 %sub_ln590_102"   --->   Operation 5261 'select' 'sh_amt_30' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%sext_ln590_102 = sext i12 %sh_amt_30"   --->   Operation 5262 'sext' 'sext_ln590_102' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5263 [1/1] (0.97ns)   --->   "%icmp_ln591_102 = icmp_eq  i12 %F2_30, i12 8"   --->   Operation 5263 'icmp' 'icmp_ln591_102' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5264 [1/1] (0.00ns)   --->   "%trunc_ln592_29 = trunc i54 %man_V_96"   --->   Operation 5264 'trunc' 'trunc_ln592_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5265 [1/1] (0.97ns)   --->   "%icmp_ln594_102 = icmp_ult  i12 %sh_amt_30, i12 54"   --->   Operation 5265 'icmp' 'icmp_ln594_102' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5266 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_30, i32 4, i32 11"   --->   Operation 5266 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5267 [1/1] (0.84ns)   --->   "%icmp_ln612_29 = icmp_eq  i8 %tmp_132, i8 0"   --->   Operation 5267 'icmp' 'icmp_ln612_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%trunc_ln595_57 = trunc i12 %sh_amt_30"   --->   Operation 5268 'trunc' 'trunc_ln595_57' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%zext_ln595_102 = zext i6 %trunc_ln595_57"   --->   Operation 5269 'zext' 'zext_ln595_102' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%ashr_ln595_102 = ashr i54 %man_V_96, i54 %zext_ln595_102"   --->   Operation 5270 'ashr' 'ashr_ln595_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%trunc_ln595_58 = trunc i54 %ashr_ln595_102"   --->   Operation 5271 'trunc' 'trunc_ln595_58' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_93, i32 63"   --->   Operation 5272 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%select_ln597_28 = select i1 %tmp_133, i16 65535, i16 0"   --->   Operation 5273 'select' 'select_ln597_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%sext_ln590_102cast = trunc i31 %sext_ln590_102"   --->   Operation 5274 'trunc' 'sext_ln590_102cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%shl_ln613_102 = shl i16 %trunc_ln592_29, i16 %sext_ln590_102cast"   --->   Operation 5275 'shl' 'shl_ln613_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%xor_ln580_28 = xor i1 %icmp_ln580_93, i1 1"   --->   Operation 5276 'xor' 'xor_ln580_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%and_ln591_28 = and i1 %icmp_ln591_102, i1 %xor_ln580_28"   --->   Operation 5277 'and' 'and_ln591_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5278 [1/1] (0.28ns)   --->   "%or_ln591_28 = or i1 %icmp_ln580_93, i1 %icmp_ln591_102"   --->   Operation 5278 'or' 'or_ln591_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_28)   --->   "%xor_ln591_28 = xor i1 %or_ln591_28, i1 1"   --->   Operation 5279 'xor' 'xor_ln591_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5280 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_28 = and i1 %icmp_ln590_102, i1 %xor_ln591_28"   --->   Operation 5280 'and' 'and_ln590_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_128)   --->   "%and_ln594_32 = and i1 %and_ln590_28, i1 %icmp_ln594_102"   --->   Operation 5281 'and' 'and_ln594_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%or_ln590_28 = or i1 %or_ln591_28, i1 %icmp_ln590_102"   --->   Operation 5282 'or' 'or_ln590_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%xor_ln590_28 = xor i1 %or_ln590_28, i1 1"   --->   Operation 5283 'xor' 'xor_ln590_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%and_ln612_28 = and i1 %icmp_ln612_29, i1 %xor_ln590_28"   --->   Operation 5284 'and' 'and_ln612_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%select_ln580_127 = select i1 %icmp_ln580_93, i16 0, i16 %shl_ln613_102"   --->   Operation 5285 'select' 'select_ln580_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5286 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_49 = or i1 %icmp_ln580_93, i1 %and_ln612_28"   --->   Operation 5286 'or' 'or_ln580_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5287 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_128 = select i1 %and_ln594_32, i16 %trunc_ln595_58, i16 %select_ln597_28"   --->   Operation 5287 'select' 'select_ln580_128' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5288 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_129 = select i1 %and_ln591_28, i16 %trunc_ln592_29, i16 0"   --->   Operation 5288 'select' 'select_ln580_129' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5289 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_130 = select i1 %or_ln580_49, i16 %select_ln580_127, i16 %select_ln580_128"   --->   Operation 5289 'select' 'select_ln580_130' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node HH_V_75)   --->   "%or_ln580_50 = or i1 %or_ln580_49, i1 %and_ln590_28"   --->   Operation 5290 'or' 'or_ln580_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5291 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_75 = select i1 %or_ln580_50, i16 %select_ln580_130, i16 %select_ln580_129"   --->   Operation 5291 'select' 'HH_V_75' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5292 [1/1] (0.00ns)   --->   "%ireg_94 = bitcast i64 %temp_c3_o1_11"   --->   Operation 5292 'bitcast' 'ireg_94' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5293 [1/1] (0.00ns)   --->   "%trunc_ln564_26 = trunc i64 %ireg_94"   --->   Operation 5293 'trunc' 'trunc_ln564_26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5294 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_94, i32 63"   --->   Operation 5294 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5295 [1/1] (0.00ns)   --->   "%exp_tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_94, i32 52, i32 62"   --->   Operation 5295 'partselect' 'exp_tmp_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5296 [1/1] (0.00ns)   --->   "%zext_ln501_94 = zext i11 %exp_tmp_38"   --->   Operation 5296 'zext' 'zext_ln501_94' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5297 [1/1] (0.00ns)   --->   "%trunc_ln574_31 = trunc i64 %ireg_94"   --->   Operation 5297 'trunc' 'trunc_ln574_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5298 [1/1] (0.00ns)   --->   "%p_Result_204 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_31"   --->   Operation 5298 'bitconcatenate' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln578_94 = zext i53 %p_Result_204"   --->   Operation 5299 'zext' 'zext_ln578_94' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5300 [1/1] (1.10ns)   --->   "%man_V_98 = sub i54 0, i54 %zext_ln578_94"   --->   Operation 5300 'sub' 'man_V_98' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5301 [1/1] (0.40ns)   --->   "%man_V_99 = select i1 %p_Result_203, i54 %man_V_98, i54 %zext_ln578_94"   --->   Operation 5301 'select' 'man_V_99' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5302 [1/1] (1.13ns)   --->   "%icmp_ln580_94 = icmp_eq  i63 %trunc_ln564_26, i63 0"   --->   Operation 5302 'icmp' 'icmp_ln580_94' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5303 [1/1] (0.80ns)   --->   "%F2_31 = sub i12 1075, i12 %zext_ln501_94"   --->   Operation 5303 'sub' 'F2_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5304 [1/1] (0.97ns)   --->   "%icmp_ln590_103 = icmp_sgt  i12 %F2_31, i12 8"   --->   Operation 5304 'icmp' 'icmp_ln590_103' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5305 [1/1] (0.80ns)   --->   "%add_ln590_103 = add i12 %F2_31, i12 4088"   --->   Operation 5305 'add' 'add_ln590_103' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5306 [1/1] (0.80ns)   --->   "%sub_ln590_103 = sub i12 8, i12 %F2_31"   --->   Operation 5306 'sub' 'sub_ln590_103' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5307 [1/1] (0.37ns)   --->   "%sh_amt_31 = select i1 %icmp_ln590_103, i12 %add_ln590_103, i12 %sub_ln590_103"   --->   Operation 5307 'select' 'sh_amt_31' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%sext_ln590_103 = sext i12 %sh_amt_31"   --->   Operation 5308 'sext' 'sext_ln590_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5309 [1/1] (0.97ns)   --->   "%icmp_ln591_103 = icmp_eq  i12 %F2_31, i12 8"   --->   Operation 5309 'icmp' 'icmp_ln591_103' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5310 [1/1] (0.00ns)   --->   "%trunc_ln592_30 = trunc i54 %man_V_99"   --->   Operation 5310 'trunc' 'trunc_ln592_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5311 [1/1] (0.97ns)   --->   "%icmp_ln594_103 = icmp_ult  i12 %sh_amt_31, i12 54"   --->   Operation 5311 'icmp' 'icmp_ln594_103' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5312 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_31, i32 4, i32 11"   --->   Operation 5312 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5313 [1/1] (0.84ns)   --->   "%icmp_ln612_30 = icmp_eq  i8 %tmp_135, i8 0"   --->   Operation 5313 'icmp' 'icmp_ln612_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%trunc_ln595_59 = trunc i12 %sh_amt_31"   --->   Operation 5314 'trunc' 'trunc_ln595_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%zext_ln595_103 = zext i6 %trunc_ln595_59"   --->   Operation 5315 'zext' 'zext_ln595_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%ashr_ln595_103 = ashr i54 %man_V_99, i54 %zext_ln595_103"   --->   Operation 5316 'ashr' 'ashr_ln595_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%trunc_ln595_60 = trunc i54 %ashr_ln595_103"   --->   Operation 5317 'trunc' 'trunc_ln595_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_94, i32 63"   --->   Operation 5318 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%select_ln597_29 = select i1 %tmp_136, i16 65535, i16 0"   --->   Operation 5319 'select' 'select_ln597_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%sext_ln590_103cast = trunc i31 %sext_ln590_103"   --->   Operation 5320 'trunc' 'sext_ln590_103cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%shl_ln613_103 = shl i16 %trunc_ln592_30, i16 %sext_ln590_103cast"   --->   Operation 5321 'shl' 'shl_ln613_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%xor_ln580_29 = xor i1 %icmp_ln580_94, i1 1"   --->   Operation 5322 'xor' 'xor_ln580_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%and_ln591_29 = and i1 %icmp_ln591_103, i1 %xor_ln580_29"   --->   Operation 5323 'and' 'and_ln591_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5324 [1/1] (0.28ns)   --->   "%or_ln591_29 = or i1 %icmp_ln580_94, i1 %icmp_ln591_103"   --->   Operation 5324 'or' 'or_ln591_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_29)   --->   "%xor_ln591_29 = xor i1 %or_ln591_29, i1 1"   --->   Operation 5325 'xor' 'xor_ln591_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5326 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_29 = and i1 %icmp_ln590_103, i1 %xor_ln591_29"   --->   Operation 5326 'and' 'and_ln590_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_133)   --->   "%and_ln594_33 = and i1 %and_ln590_29, i1 %icmp_ln594_103"   --->   Operation 5327 'and' 'and_ln594_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%or_ln590_29 = or i1 %or_ln591_29, i1 %icmp_ln590_103"   --->   Operation 5328 'or' 'or_ln590_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%xor_ln590_29 = xor i1 %or_ln590_29, i1 1"   --->   Operation 5329 'xor' 'xor_ln590_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%and_ln612_29 = and i1 %icmp_ln612_30, i1 %xor_ln590_29"   --->   Operation 5330 'and' 'and_ln612_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%select_ln580_132 = select i1 %icmp_ln580_94, i16 0, i16 %shl_ln613_103"   --->   Operation 5331 'select' 'select_ln580_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5332 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_51 = or i1 %icmp_ln580_94, i1 %and_ln612_29"   --->   Operation 5332 'or' 'or_ln580_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5333 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_133 = select i1 %and_ln594_33, i16 %trunc_ln595_60, i16 %select_ln597_29"   --->   Operation 5333 'select' 'select_ln580_133' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5334 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_134 = select i1 %and_ln591_29, i16 %trunc_ln592_30, i16 0"   --->   Operation 5334 'select' 'select_ln580_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5335 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_135 = select i1 %or_ln580_51, i16 %select_ln580_132, i16 %select_ln580_133"   --->   Operation 5335 'select' 'select_ln580_135' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node HH_V_76)   --->   "%or_ln580_52 = or i1 %or_ln580_51, i1 %and_ln590_29"   --->   Operation 5336 'or' 'or_ln580_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5337 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_76 = select i1 %or_ln580_52, i16 %select_ln580_135, i16 %select_ln580_134"   --->   Operation 5337 'select' 'HH_V_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5338 [1/1] (0.00ns)   --->   "%ireg_95 = bitcast i64 %temp_c3_o2_11"   --->   Operation 5338 'bitcast' 'ireg_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5339 [1/1] (0.00ns)   --->   "%trunc_ln564_27 = trunc i64 %ireg_95"   --->   Operation 5339 'trunc' 'trunc_ln564_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5340 [1/1] (0.00ns)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_95, i32 63"   --->   Operation 5340 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5341 [1/1] (0.00ns)   --->   "%exp_tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_95, i32 52, i32 62"   --->   Operation 5341 'partselect' 'exp_tmp_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5342 [1/1] (0.00ns)   --->   "%zext_ln501_95 = zext i11 %exp_tmp_39"   --->   Operation 5342 'zext' 'zext_ln501_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5343 [1/1] (0.00ns)   --->   "%trunc_ln574_32 = trunc i64 %ireg_95"   --->   Operation 5343 'trunc' 'trunc_ln574_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5344 [1/1] (0.00ns)   --->   "%p_Result_206 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_32"   --->   Operation 5344 'bitconcatenate' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5345 [1/1] (0.00ns)   --->   "%zext_ln578_95 = zext i53 %p_Result_206"   --->   Operation 5345 'zext' 'zext_ln578_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5346 [1/1] (1.10ns)   --->   "%man_V_101 = sub i54 0, i54 %zext_ln578_95"   --->   Operation 5346 'sub' 'man_V_101' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5347 [1/1] (0.40ns)   --->   "%man_V_102 = select i1 %p_Result_205, i54 %man_V_101, i54 %zext_ln578_95"   --->   Operation 5347 'select' 'man_V_102' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5348 [1/1] (1.13ns)   --->   "%icmp_ln580_95 = icmp_eq  i63 %trunc_ln564_27, i63 0"   --->   Operation 5348 'icmp' 'icmp_ln580_95' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5349 [1/1] (0.80ns)   --->   "%F2_32 = sub i12 1075, i12 %zext_ln501_95"   --->   Operation 5349 'sub' 'F2_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5350 [1/1] (0.97ns)   --->   "%icmp_ln590_104 = icmp_sgt  i12 %F2_32, i12 8"   --->   Operation 5350 'icmp' 'icmp_ln590_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5351 [1/1] (0.80ns)   --->   "%add_ln590_104 = add i12 %F2_32, i12 4088"   --->   Operation 5351 'add' 'add_ln590_104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5352 [1/1] (0.80ns)   --->   "%sub_ln590_104 = sub i12 8, i12 %F2_32"   --->   Operation 5352 'sub' 'sub_ln590_104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5353 [1/1] (0.37ns)   --->   "%sh_amt_32 = select i1 %icmp_ln590_104, i12 %add_ln590_104, i12 %sub_ln590_104"   --->   Operation 5353 'select' 'sh_amt_32' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%sext_ln590_104 = sext i12 %sh_amt_32"   --->   Operation 5354 'sext' 'sext_ln590_104' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5355 [1/1] (0.97ns)   --->   "%icmp_ln591_104 = icmp_eq  i12 %F2_32, i12 8"   --->   Operation 5355 'icmp' 'icmp_ln591_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5356 [1/1] (0.00ns)   --->   "%trunc_ln592_31 = trunc i54 %man_V_102"   --->   Operation 5356 'trunc' 'trunc_ln592_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5357 [1/1] (0.97ns)   --->   "%icmp_ln594_104 = icmp_ult  i12 %sh_amt_32, i12 54"   --->   Operation 5357 'icmp' 'icmp_ln594_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5358 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_32, i32 4, i32 11"   --->   Operation 5358 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5359 [1/1] (0.84ns)   --->   "%icmp_ln612_31 = icmp_eq  i8 %tmp_138, i8 0"   --->   Operation 5359 'icmp' 'icmp_ln612_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%trunc_ln595_61 = trunc i12 %sh_amt_32"   --->   Operation 5360 'trunc' 'trunc_ln595_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%zext_ln595_104 = zext i6 %trunc_ln595_61"   --->   Operation 5361 'zext' 'zext_ln595_104' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%ashr_ln595_104 = ashr i54 %man_V_102, i54 %zext_ln595_104"   --->   Operation 5362 'ashr' 'ashr_ln595_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%trunc_ln595_62 = trunc i54 %ashr_ln595_104"   --->   Operation 5363 'trunc' 'trunc_ln595_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_95, i32 63"   --->   Operation 5364 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%select_ln597_30 = select i1 %tmp_139, i16 65535, i16 0"   --->   Operation 5365 'select' 'select_ln597_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%sext_ln590_104cast = trunc i31 %sext_ln590_104"   --->   Operation 5366 'trunc' 'sext_ln590_104cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%shl_ln613_104 = shl i16 %trunc_ln592_31, i16 %sext_ln590_104cast"   --->   Operation 5367 'shl' 'shl_ln613_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%xor_ln580_30 = xor i1 %icmp_ln580_95, i1 1"   --->   Operation 5368 'xor' 'xor_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%and_ln591_30 = and i1 %icmp_ln591_104, i1 %xor_ln580_30"   --->   Operation 5369 'and' 'and_ln591_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5370 [1/1] (0.28ns)   --->   "%or_ln591_30 = or i1 %icmp_ln580_95, i1 %icmp_ln591_104"   --->   Operation 5370 'or' 'or_ln591_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_30)   --->   "%xor_ln591_30 = xor i1 %or_ln591_30, i1 1"   --->   Operation 5371 'xor' 'xor_ln591_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5372 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_30 = and i1 %icmp_ln590_104, i1 %xor_ln591_30"   --->   Operation 5372 'and' 'and_ln590_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_138)   --->   "%and_ln594_34 = and i1 %and_ln590_30, i1 %icmp_ln594_104"   --->   Operation 5373 'and' 'and_ln594_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%or_ln590_30 = or i1 %or_ln591_30, i1 %icmp_ln590_104"   --->   Operation 5374 'or' 'or_ln590_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%xor_ln590_30 = xor i1 %or_ln590_30, i1 1"   --->   Operation 5375 'xor' 'xor_ln590_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%and_ln612_30 = and i1 %icmp_ln612_31, i1 %xor_ln590_30"   --->   Operation 5376 'and' 'and_ln612_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%select_ln580_137 = select i1 %icmp_ln580_95, i16 0, i16 %shl_ln613_104"   --->   Operation 5377 'select' 'select_ln580_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5378 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_53 = or i1 %icmp_ln580_95, i1 %and_ln612_30"   --->   Operation 5378 'or' 'or_ln580_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5379 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_138 = select i1 %and_ln594_34, i16 %trunc_ln595_62, i16 %select_ln597_30"   --->   Operation 5379 'select' 'select_ln580_138' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5380 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_139 = select i1 %and_ln591_30, i16 %trunc_ln592_31, i16 0"   --->   Operation 5380 'select' 'select_ln580_139' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5381 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_140 = select i1 %or_ln580_53, i16 %select_ln580_137, i16 %select_ln580_138"   --->   Operation 5381 'select' 'select_ln580_140' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node HH_V_81)   --->   "%or_ln580_54 = or i1 %or_ln580_53, i1 %and_ln590_30"   --->   Operation 5382 'or' 'or_ln580_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5383 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_81 = select i1 %or_ln580_54, i16 %select_ln580_140, i16 %select_ln580_139"   --->   Operation 5383 'select' 'HH_V_81' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5384 [1/1] (0.00ns)   --->   "%ireg_96 = bitcast i64 %temp_c4_o1_8"   --->   Operation 5384 'bitcast' 'ireg_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5385 [1/1] (0.00ns)   --->   "%trunc_ln564_28 = trunc i64 %ireg_96"   --->   Operation 5385 'trunc' 'trunc_ln564_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5386 [1/1] (0.00ns)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_96, i32 63"   --->   Operation 5386 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5387 [1/1] (0.00ns)   --->   "%exp_tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_96, i32 52, i32 62"   --->   Operation 5387 'partselect' 'exp_tmp_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5388 [1/1] (0.00ns)   --->   "%zext_ln501_96 = zext i11 %exp_tmp_40"   --->   Operation 5388 'zext' 'zext_ln501_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5389 [1/1] (0.00ns)   --->   "%trunc_ln574_33 = trunc i64 %ireg_96"   --->   Operation 5389 'trunc' 'trunc_ln574_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5390 [1/1] (0.00ns)   --->   "%p_Result_208 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_33"   --->   Operation 5390 'bitconcatenate' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5391 [1/1] (0.00ns)   --->   "%zext_ln578_96 = zext i53 %p_Result_208"   --->   Operation 5391 'zext' 'zext_ln578_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5392 [1/1] (1.10ns)   --->   "%man_V_104 = sub i54 0, i54 %zext_ln578_96"   --->   Operation 5392 'sub' 'man_V_104' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5393 [1/1] (0.40ns)   --->   "%man_V_105 = select i1 %p_Result_207, i54 %man_V_104, i54 %zext_ln578_96"   --->   Operation 5393 'select' 'man_V_105' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5394 [1/1] (1.13ns)   --->   "%icmp_ln580_96 = icmp_eq  i63 %trunc_ln564_28, i63 0"   --->   Operation 5394 'icmp' 'icmp_ln580_96' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5395 [1/1] (0.80ns)   --->   "%F2_33 = sub i12 1075, i12 %zext_ln501_96"   --->   Operation 5395 'sub' 'F2_33' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5396 [1/1] (0.97ns)   --->   "%icmp_ln590_105 = icmp_sgt  i12 %F2_33, i12 8"   --->   Operation 5396 'icmp' 'icmp_ln590_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5397 [1/1] (0.80ns)   --->   "%add_ln590_105 = add i12 %F2_33, i12 4088"   --->   Operation 5397 'add' 'add_ln590_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5398 [1/1] (0.80ns)   --->   "%sub_ln590_105 = sub i12 8, i12 %F2_33"   --->   Operation 5398 'sub' 'sub_ln590_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5399 [1/1] (0.37ns)   --->   "%sh_amt_33 = select i1 %icmp_ln590_105, i12 %add_ln590_105, i12 %sub_ln590_105"   --->   Operation 5399 'select' 'sh_amt_33' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%sext_ln590_105 = sext i12 %sh_amt_33"   --->   Operation 5400 'sext' 'sext_ln590_105' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5401 [1/1] (0.97ns)   --->   "%icmp_ln591_105 = icmp_eq  i12 %F2_33, i12 8"   --->   Operation 5401 'icmp' 'icmp_ln591_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5402 [1/1] (0.00ns)   --->   "%trunc_ln592_32 = trunc i54 %man_V_105"   --->   Operation 5402 'trunc' 'trunc_ln592_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5403 [1/1] (0.97ns)   --->   "%icmp_ln594_105 = icmp_ult  i12 %sh_amt_33, i12 54"   --->   Operation 5403 'icmp' 'icmp_ln594_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5404 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_33, i32 4, i32 11"   --->   Operation 5404 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5405 [1/1] (0.84ns)   --->   "%icmp_ln612_32 = icmp_eq  i8 %tmp_141, i8 0"   --->   Operation 5405 'icmp' 'icmp_ln612_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%trunc_ln595_63 = trunc i12 %sh_amt_33"   --->   Operation 5406 'trunc' 'trunc_ln595_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%zext_ln595_105 = zext i6 %trunc_ln595_63"   --->   Operation 5407 'zext' 'zext_ln595_105' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%ashr_ln595_105 = ashr i54 %man_V_105, i54 %zext_ln595_105"   --->   Operation 5408 'ashr' 'ashr_ln595_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%trunc_ln595_64 = trunc i54 %ashr_ln595_105"   --->   Operation 5409 'trunc' 'trunc_ln595_64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_96, i32 63"   --->   Operation 5410 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%select_ln597_31 = select i1 %tmp_142, i16 65535, i16 0"   --->   Operation 5411 'select' 'select_ln597_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%sext_ln590_105cast = trunc i31 %sext_ln590_105"   --->   Operation 5412 'trunc' 'sext_ln590_105cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%shl_ln613_105 = shl i16 %trunc_ln592_32, i16 %sext_ln590_105cast"   --->   Operation 5413 'shl' 'shl_ln613_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%xor_ln580_31 = xor i1 %icmp_ln580_96, i1 1"   --->   Operation 5414 'xor' 'xor_ln580_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%and_ln591_31 = and i1 %icmp_ln591_105, i1 %xor_ln580_31"   --->   Operation 5415 'and' 'and_ln591_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5416 [1/1] (0.28ns)   --->   "%or_ln591_31 = or i1 %icmp_ln580_96, i1 %icmp_ln591_105"   --->   Operation 5416 'or' 'or_ln591_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_31)   --->   "%xor_ln591_31 = xor i1 %or_ln591_31, i1 1"   --->   Operation 5417 'xor' 'xor_ln591_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5418 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_31 = and i1 %icmp_ln590_105, i1 %xor_ln591_31"   --->   Operation 5418 'and' 'and_ln590_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_143)   --->   "%and_ln594_35 = and i1 %and_ln590_31, i1 %icmp_ln594_105"   --->   Operation 5419 'and' 'and_ln594_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%or_ln590_31 = or i1 %or_ln591_31, i1 %icmp_ln590_105"   --->   Operation 5420 'or' 'or_ln590_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%xor_ln590_31 = xor i1 %or_ln590_31, i1 1"   --->   Operation 5421 'xor' 'xor_ln590_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%and_ln612_31 = and i1 %icmp_ln612_32, i1 %xor_ln590_31"   --->   Operation 5422 'and' 'and_ln612_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%select_ln580_142 = select i1 %icmp_ln580_96, i16 0, i16 %shl_ln613_105"   --->   Operation 5423 'select' 'select_ln580_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5424 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_55 = or i1 %icmp_ln580_96, i1 %and_ln612_31"   --->   Operation 5424 'or' 'or_ln580_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5425 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_143 = select i1 %and_ln594_35, i16 %trunc_ln595_64, i16 %select_ln597_31"   --->   Operation 5425 'select' 'select_ln580_143' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5426 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_144 = select i1 %and_ln591_31, i16 %trunc_ln592_32, i16 0"   --->   Operation 5426 'select' 'select_ln580_144' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5427 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_145 = select i1 %or_ln580_55, i16 %select_ln580_142, i16 %select_ln580_143"   --->   Operation 5427 'select' 'select_ln580_145' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node HH_V_82)   --->   "%or_ln580_56 = or i1 %or_ln580_55, i1 %and_ln590_31"   --->   Operation 5428 'or' 'or_ln580_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5429 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_82 = select i1 %or_ln580_56, i16 %select_ln580_145, i16 %select_ln580_144"   --->   Operation 5429 'select' 'HH_V_82' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5430 [1/1] (0.00ns)   --->   "%ireg_97 = bitcast i64 %temp_c4_o2_8"   --->   Operation 5430 'bitcast' 'ireg_97' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5431 [1/1] (0.00ns)   --->   "%trunc_ln564_29 = trunc i64 %ireg_97"   --->   Operation 5431 'trunc' 'trunc_ln564_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5432 [1/1] (0.00ns)   --->   "%p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_97, i32 63"   --->   Operation 5432 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5433 [1/1] (0.00ns)   --->   "%exp_tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_97, i32 52, i32 62"   --->   Operation 5433 'partselect' 'exp_tmp_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5434 [1/1] (0.00ns)   --->   "%zext_ln501_97 = zext i11 %exp_tmp_41"   --->   Operation 5434 'zext' 'zext_ln501_97' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5435 [1/1] (0.00ns)   --->   "%trunc_ln574_34 = trunc i64 %ireg_97"   --->   Operation 5435 'trunc' 'trunc_ln574_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5436 [1/1] (0.00ns)   --->   "%p_Result_210 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_34"   --->   Operation 5436 'bitconcatenate' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5437 [1/1] (0.00ns)   --->   "%zext_ln578_97 = zext i53 %p_Result_210"   --->   Operation 5437 'zext' 'zext_ln578_97' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5438 [1/1] (1.10ns)   --->   "%man_V_107 = sub i54 0, i54 %zext_ln578_97"   --->   Operation 5438 'sub' 'man_V_107' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5439 [1/1] (0.40ns)   --->   "%man_V_108 = select i1 %p_Result_209, i54 %man_V_107, i54 %zext_ln578_97"   --->   Operation 5439 'select' 'man_V_108' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5440 [1/1] (1.13ns)   --->   "%icmp_ln580_97 = icmp_eq  i63 %trunc_ln564_29, i63 0"   --->   Operation 5440 'icmp' 'icmp_ln580_97' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5441 [1/1] (0.80ns)   --->   "%F2_34 = sub i12 1075, i12 %zext_ln501_97"   --->   Operation 5441 'sub' 'F2_34' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5442 [1/1] (0.97ns)   --->   "%icmp_ln590_106 = icmp_sgt  i12 %F2_34, i12 8"   --->   Operation 5442 'icmp' 'icmp_ln590_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5443 [1/1] (0.80ns)   --->   "%add_ln590_106 = add i12 %F2_34, i12 4088"   --->   Operation 5443 'add' 'add_ln590_106' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5444 [1/1] (0.80ns)   --->   "%sub_ln590_106 = sub i12 8, i12 %F2_34"   --->   Operation 5444 'sub' 'sub_ln590_106' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5445 [1/1] (0.37ns)   --->   "%sh_amt_34 = select i1 %icmp_ln590_106, i12 %add_ln590_106, i12 %sub_ln590_106"   --->   Operation 5445 'select' 'sh_amt_34' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%sext_ln590_106 = sext i12 %sh_amt_34"   --->   Operation 5446 'sext' 'sext_ln590_106' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5447 [1/1] (0.97ns)   --->   "%icmp_ln591_106 = icmp_eq  i12 %F2_34, i12 8"   --->   Operation 5447 'icmp' 'icmp_ln591_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5448 [1/1] (0.00ns)   --->   "%trunc_ln592_33 = trunc i54 %man_V_108"   --->   Operation 5448 'trunc' 'trunc_ln592_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5449 [1/1] (0.97ns)   --->   "%icmp_ln594_106 = icmp_ult  i12 %sh_amt_34, i12 54"   --->   Operation 5449 'icmp' 'icmp_ln594_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5450 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_34, i32 4, i32 11"   --->   Operation 5450 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5451 [1/1] (0.84ns)   --->   "%icmp_ln612_33 = icmp_eq  i8 %tmp_144, i8 0"   --->   Operation 5451 'icmp' 'icmp_ln612_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%trunc_ln595_65 = trunc i12 %sh_amt_34"   --->   Operation 5452 'trunc' 'trunc_ln595_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%zext_ln595_106 = zext i6 %trunc_ln595_65"   --->   Operation 5453 'zext' 'zext_ln595_106' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%ashr_ln595_106 = ashr i54 %man_V_108, i54 %zext_ln595_106"   --->   Operation 5454 'ashr' 'ashr_ln595_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%trunc_ln595_66 = trunc i54 %ashr_ln595_106"   --->   Operation 5455 'trunc' 'trunc_ln595_66' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_97, i32 63"   --->   Operation 5456 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%select_ln597_32 = select i1 %tmp_145, i16 65535, i16 0"   --->   Operation 5457 'select' 'select_ln597_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%sext_ln590_106cast = trunc i31 %sext_ln590_106"   --->   Operation 5458 'trunc' 'sext_ln590_106cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%shl_ln613_106 = shl i16 %trunc_ln592_33, i16 %sext_ln590_106cast"   --->   Operation 5459 'shl' 'shl_ln613_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%xor_ln580_32 = xor i1 %icmp_ln580_97, i1 1"   --->   Operation 5460 'xor' 'xor_ln580_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%and_ln591_32 = and i1 %icmp_ln591_106, i1 %xor_ln580_32"   --->   Operation 5461 'and' 'and_ln591_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5462 [1/1] (0.28ns)   --->   "%or_ln591_32 = or i1 %icmp_ln580_97, i1 %icmp_ln591_106"   --->   Operation 5462 'or' 'or_ln591_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_32)   --->   "%xor_ln591_32 = xor i1 %or_ln591_32, i1 1"   --->   Operation 5463 'xor' 'xor_ln591_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_32 = and i1 %icmp_ln590_106, i1 %xor_ln591_32"   --->   Operation 5464 'and' 'and_ln590_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_148)   --->   "%and_ln594_36 = and i1 %and_ln590_32, i1 %icmp_ln594_106"   --->   Operation 5465 'and' 'and_ln594_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%or_ln590_32 = or i1 %or_ln591_32, i1 %icmp_ln590_106"   --->   Operation 5466 'or' 'or_ln590_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%xor_ln590_32 = xor i1 %or_ln590_32, i1 1"   --->   Operation 5467 'xor' 'xor_ln590_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%and_ln612_32 = and i1 %icmp_ln612_33, i1 %xor_ln590_32"   --->   Operation 5468 'and' 'and_ln612_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%select_ln580_147 = select i1 %icmp_ln580_97, i16 0, i16 %shl_ln613_106"   --->   Operation 5469 'select' 'select_ln580_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5470 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_57 = or i1 %icmp_ln580_97, i1 %and_ln612_32"   --->   Operation 5470 'or' 'or_ln580_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5471 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_148 = select i1 %and_ln594_36, i16 %trunc_ln595_66, i16 %select_ln597_32"   --->   Operation 5471 'select' 'select_ln580_148' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5472 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_149 = select i1 %and_ln591_32, i16 %trunc_ln592_33, i16 0"   --->   Operation 5472 'select' 'select_ln580_149' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5473 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_150 = select i1 %or_ln580_57, i16 %select_ln580_147, i16 %select_ln580_148"   --->   Operation 5473 'select' 'select_ln580_150' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node HH_V_83)   --->   "%or_ln580_58 = or i1 %or_ln580_57, i1 %and_ln590_32"   --->   Operation 5474 'or' 'or_ln580_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5475 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_83 = select i1 %or_ln580_58, i16 %select_ln580_150, i16 %select_ln580_149"   --->   Operation 5475 'select' 'HH_V_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5476 [1/1] (0.00ns)   --->   "%ireg_98 = bitcast i64 %temp_c5_o1_6"   --->   Operation 5476 'bitcast' 'ireg_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5477 [1/1] (0.00ns)   --->   "%trunc_ln564_30 = trunc i64 %ireg_98"   --->   Operation 5477 'trunc' 'trunc_ln564_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5478 [1/1] (0.00ns)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_98, i32 63"   --->   Operation 5478 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5479 [1/1] (0.00ns)   --->   "%exp_tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_98, i32 52, i32 62"   --->   Operation 5479 'partselect' 'exp_tmp_42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5480 [1/1] (0.00ns)   --->   "%zext_ln501_98 = zext i11 %exp_tmp_42"   --->   Operation 5480 'zext' 'zext_ln501_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5481 [1/1] (0.00ns)   --->   "%trunc_ln574_35 = trunc i64 %ireg_98"   --->   Operation 5481 'trunc' 'trunc_ln574_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5482 [1/1] (0.00ns)   --->   "%p_Result_212 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_35"   --->   Operation 5482 'bitconcatenate' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5483 [1/1] (0.00ns)   --->   "%zext_ln578_98 = zext i53 %p_Result_212"   --->   Operation 5483 'zext' 'zext_ln578_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5484 [1/1] (1.10ns)   --->   "%man_V_110 = sub i54 0, i54 %zext_ln578_98"   --->   Operation 5484 'sub' 'man_V_110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5485 [1/1] (0.40ns)   --->   "%man_V_111 = select i1 %p_Result_211, i54 %man_V_110, i54 %zext_ln578_98"   --->   Operation 5485 'select' 'man_V_111' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5486 [1/1] (1.13ns)   --->   "%icmp_ln580_98 = icmp_eq  i63 %trunc_ln564_30, i63 0"   --->   Operation 5486 'icmp' 'icmp_ln580_98' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5487 [1/1] (0.80ns)   --->   "%F2_35 = sub i12 1075, i12 %zext_ln501_98"   --->   Operation 5487 'sub' 'F2_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5488 [1/1] (0.97ns)   --->   "%icmp_ln590_107 = icmp_sgt  i12 %F2_35, i12 8"   --->   Operation 5488 'icmp' 'icmp_ln590_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5489 [1/1] (0.80ns)   --->   "%add_ln590_107 = add i12 %F2_35, i12 4088"   --->   Operation 5489 'add' 'add_ln590_107' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5490 [1/1] (0.80ns)   --->   "%sub_ln590_107 = sub i12 8, i12 %F2_35"   --->   Operation 5490 'sub' 'sub_ln590_107' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5491 [1/1] (0.37ns)   --->   "%sh_amt_35 = select i1 %icmp_ln590_107, i12 %add_ln590_107, i12 %sub_ln590_107"   --->   Operation 5491 'select' 'sh_amt_35' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%sext_ln590_107 = sext i12 %sh_amt_35"   --->   Operation 5492 'sext' 'sext_ln590_107' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5493 [1/1] (0.97ns)   --->   "%icmp_ln591_107 = icmp_eq  i12 %F2_35, i12 8"   --->   Operation 5493 'icmp' 'icmp_ln591_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5494 [1/1] (0.00ns)   --->   "%trunc_ln592_34 = trunc i54 %man_V_111"   --->   Operation 5494 'trunc' 'trunc_ln592_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5495 [1/1] (0.97ns)   --->   "%icmp_ln594_107 = icmp_ult  i12 %sh_amt_35, i12 54"   --->   Operation 5495 'icmp' 'icmp_ln594_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5496 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_35, i32 4, i32 11"   --->   Operation 5496 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5497 [1/1] (0.84ns)   --->   "%icmp_ln612_34 = icmp_eq  i8 %tmp_147, i8 0"   --->   Operation 5497 'icmp' 'icmp_ln612_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%trunc_ln595_67 = trunc i12 %sh_amt_35"   --->   Operation 5498 'trunc' 'trunc_ln595_67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%zext_ln595_107 = zext i6 %trunc_ln595_67"   --->   Operation 5499 'zext' 'zext_ln595_107' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%ashr_ln595_107 = ashr i54 %man_V_111, i54 %zext_ln595_107"   --->   Operation 5500 'ashr' 'ashr_ln595_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%trunc_ln595_68 = trunc i54 %ashr_ln595_107"   --->   Operation 5501 'trunc' 'trunc_ln595_68' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_98, i32 63"   --->   Operation 5502 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%select_ln597_33 = select i1 %tmp_148, i16 65535, i16 0"   --->   Operation 5503 'select' 'select_ln597_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%sext_ln590_107cast = trunc i31 %sext_ln590_107"   --->   Operation 5504 'trunc' 'sext_ln590_107cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%shl_ln613_107 = shl i16 %trunc_ln592_34, i16 %sext_ln590_107cast"   --->   Operation 5505 'shl' 'shl_ln613_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_154)   --->   "%xor_ln580_33 = xor i1 %icmp_ln580_98, i1 1"   --->   Operation 5506 'xor' 'xor_ln580_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_154)   --->   "%and_ln591_33 = and i1 %icmp_ln591_107, i1 %xor_ln580_33"   --->   Operation 5507 'and' 'and_ln591_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5508 [1/1] (0.28ns)   --->   "%or_ln591_33 = or i1 %icmp_ln580_98, i1 %icmp_ln591_107"   --->   Operation 5508 'or' 'or_ln591_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_33)   --->   "%xor_ln591_33 = xor i1 %or_ln591_33, i1 1"   --->   Operation 5509 'xor' 'xor_ln591_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5510 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_33 = and i1 %icmp_ln590_107, i1 %xor_ln591_33"   --->   Operation 5510 'and' 'and_ln590_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%and_ln594_37 = and i1 %and_ln590_33, i1 %icmp_ln594_107"   --->   Operation 5511 'and' 'and_ln594_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%or_ln590_33 = or i1 %or_ln591_33, i1 %icmp_ln590_107"   --->   Operation 5512 'or' 'or_ln590_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%xor_ln590_33 = xor i1 %or_ln590_33, i1 1"   --->   Operation 5513 'xor' 'xor_ln590_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%and_ln612_33 = and i1 %icmp_ln612_34, i1 %xor_ln590_33"   --->   Operation 5514 'and' 'and_ln612_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%select_ln580_152 = select i1 %icmp_ln580_98, i16 0, i16 %shl_ln613_107"   --->   Operation 5515 'select' 'select_ln580_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5516 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_59 = or i1 %icmp_ln580_98, i1 %and_ln612_33"   --->   Operation 5516 'or' 'or_ln580_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5517 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_153 = select i1 %and_ln594_37, i16 %trunc_ln595_68, i16 %select_ln597_33"   --->   Operation 5517 'select' 'select_ln580_153' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5518 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_154 = select i1 %and_ln591_33, i16 %trunc_ln592_34, i16 0"   --->   Operation 5518 'select' 'select_ln580_154' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5519 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_155 = select i1 %or_ln580_59, i16 %select_ln580_152, i16 %select_ln580_153"   --->   Operation 5519 'select' 'select_ln580_155' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node HH_V_84)   --->   "%or_ln580_60 = or i1 %or_ln580_59, i1 %and_ln590_33"   --->   Operation 5520 'or' 'or_ln580_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5521 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_84 = select i1 %or_ln580_60, i16 %select_ln580_155, i16 %select_ln580_154"   --->   Operation 5521 'select' 'HH_V_84' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5522 [1/1] (0.00ns)   --->   "%ireg_99 = bitcast i64 %temp_c5_o2_6"   --->   Operation 5522 'bitcast' 'ireg_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5523 [1/1] (0.00ns)   --->   "%trunc_ln564_31 = trunc i64 %ireg_99"   --->   Operation 5523 'trunc' 'trunc_ln564_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5524 [1/1] (0.00ns)   --->   "%p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_99, i32 63"   --->   Operation 5524 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5525 [1/1] (0.00ns)   --->   "%exp_tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_99, i32 52, i32 62"   --->   Operation 5525 'partselect' 'exp_tmp_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5526 [1/1] (0.00ns)   --->   "%zext_ln501_99 = zext i11 %exp_tmp_43"   --->   Operation 5526 'zext' 'zext_ln501_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5527 [1/1] (0.00ns)   --->   "%trunc_ln574_36 = trunc i64 %ireg_99"   --->   Operation 5527 'trunc' 'trunc_ln574_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5528 [1/1] (0.00ns)   --->   "%p_Result_214 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_36"   --->   Operation 5528 'bitconcatenate' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5529 [1/1] (0.00ns)   --->   "%zext_ln578_99 = zext i53 %p_Result_214"   --->   Operation 5529 'zext' 'zext_ln578_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5530 [1/1] (1.10ns)   --->   "%man_V_113 = sub i54 0, i54 %zext_ln578_99"   --->   Operation 5530 'sub' 'man_V_113' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5531 [1/1] (0.40ns)   --->   "%man_V_114 = select i1 %p_Result_213, i54 %man_V_113, i54 %zext_ln578_99"   --->   Operation 5531 'select' 'man_V_114' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5532 [1/1] (1.13ns)   --->   "%icmp_ln580_99 = icmp_eq  i63 %trunc_ln564_31, i63 0"   --->   Operation 5532 'icmp' 'icmp_ln580_99' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5533 [1/1] (0.80ns)   --->   "%F2_36 = sub i12 1075, i12 %zext_ln501_99"   --->   Operation 5533 'sub' 'F2_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5534 [1/1] (0.97ns)   --->   "%icmp_ln590_108 = icmp_sgt  i12 %F2_36, i12 8"   --->   Operation 5534 'icmp' 'icmp_ln590_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5535 [1/1] (0.80ns)   --->   "%add_ln590_108 = add i12 %F2_36, i12 4088"   --->   Operation 5535 'add' 'add_ln590_108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5536 [1/1] (0.80ns)   --->   "%sub_ln590_108 = sub i12 8, i12 %F2_36"   --->   Operation 5536 'sub' 'sub_ln590_108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5537 [1/1] (0.37ns)   --->   "%sh_amt_36 = select i1 %icmp_ln590_108, i12 %add_ln590_108, i12 %sub_ln590_108"   --->   Operation 5537 'select' 'sh_amt_36' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%sext_ln590_108 = sext i12 %sh_amt_36"   --->   Operation 5538 'sext' 'sext_ln590_108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5539 [1/1] (0.97ns)   --->   "%icmp_ln591_108 = icmp_eq  i12 %F2_36, i12 8"   --->   Operation 5539 'icmp' 'icmp_ln591_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5540 [1/1] (0.00ns)   --->   "%trunc_ln592_35 = trunc i54 %man_V_114"   --->   Operation 5540 'trunc' 'trunc_ln592_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5541 [1/1] (0.97ns)   --->   "%icmp_ln594_108 = icmp_ult  i12 %sh_amt_36, i12 54"   --->   Operation 5541 'icmp' 'icmp_ln594_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5542 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_36, i32 4, i32 11"   --->   Operation 5542 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5543 [1/1] (0.84ns)   --->   "%icmp_ln612_35 = icmp_eq  i8 %tmp_150, i8 0"   --->   Operation 5543 'icmp' 'icmp_ln612_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_8)   --->   "%trunc_ln595_69 = trunc i12 %sh_amt_36"   --->   Operation 5544 'trunc' 'trunc_ln595_69' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_8)   --->   "%zext_ln595_108 = zext i6 %trunc_ln595_69"   --->   Operation 5545 'zext' 'zext_ln595_108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_8)   --->   "%ashr_ln595_108 = ashr i54 %man_V_114, i54 %zext_ln595_108"   --->   Operation 5546 'ashr' 'ashr_ln595_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_8)   --->   "%trunc_ln595_70 = trunc i54 %ashr_ln595_108"   --->   Operation 5547 'trunc' 'trunc_ln595_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_99, i32 63"   --->   Operation 5548 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%select_ln597_34 = select i1 %tmp_151, i16 65535, i16 0"   --->   Operation 5549 'select' 'select_ln597_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%sext_ln590_108cast = trunc i31 %sext_ln590_108"   --->   Operation 5550 'trunc' 'sext_ln590_108cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%shl_ln613_108 = shl i16 %trunc_ln592_35, i16 %sext_ln590_108cast"   --->   Operation 5551 'shl' 'shl_ln613_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5552 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%xor_ln580_34 = xor i1 %icmp_ln580_99, i1 1"   --->   Operation 5552 'xor' 'xor_ln580_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%and_ln591_34 = and i1 %icmp_ln591_108, i1 %xor_ln580_34"   --->   Operation 5553 'and' 'and_ln591_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5554 [1/1] (0.28ns)   --->   "%or_ln591_34 = or i1 %icmp_ln580_99, i1 %icmp_ln591_108"   --->   Operation 5554 'or' 'or_ln591_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_34)   --->   "%xor_ln591_34 = xor i1 %or_ln591_34, i1 1"   --->   Operation 5555 'xor' 'xor_ln591_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5556 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_34 = and i1 %icmp_ln590_108, i1 %xor_ln591_34"   --->   Operation 5556 'and' 'and_ln590_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5557 [1/1] (0.28ns)   --->   "%and_ln594_38 = and i1 %and_ln590_34, i1 %icmp_ln594_108"   --->   Operation 5557 'and' 'and_ln594_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_3)   --->   "%xor_ln594_4 = xor i1 %icmp_ln594_108, i1 1"   --->   Operation 5558 'xor' 'xor_ln594_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_3)   --->   "%and_ln594_39 = and i1 %and_ln590_34, i1 %xor_ln594_4"   --->   Operation 5559 'and' 'and_ln594_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_34)   --->   "%or_ln590_34 = or i1 %or_ln591_34, i1 %icmp_ln590_108"   --->   Operation 5560 'or' 'or_ln590_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_34)   --->   "%xor_ln590_34 = xor i1 %or_ln590_34, i1 1"   --->   Operation 5561 'xor' 'xor_ln590_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5562 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_34 = and i1 %icmp_ln612_35, i1 %xor_ln590_34"   --->   Operation 5562 'and' 'and_ln612_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%select_ln612_7 = select i1 %and_ln612_34, i16 %shl_ln613_108, i16 %select_ln597_34"   --->   Operation 5563 'select' 'select_ln612_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5564 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_3 = or i1 %and_ln612_34, i1 %and_ln594_39"   --->   Operation 5564 'or' 'or_ln612_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5565 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln612_8 = select i1 %and_ln594_38, i16 %trunc_ln595_70, i16 %trunc_ln592_35"   --->   Operation 5565 'select' 'select_ln612_8' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%or_ln612_4 = or i1 %and_ln594_38, i1 %and_ln591_34"   --->   Operation 5566 'or' 'or_ln612_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5567 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln612_9 = select i1 %or_ln612_3, i16 %select_ln612_7, i16 %select_ln612_8"   --->   Operation 5567 'select' 'select_ln612_9' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5568 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_5 = or i1 %or_ln612_3, i1 %or_ln612_4"   --->   Operation 5568 'or' 'or_ln612_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5569 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln612_10 = select i1 %or_ln612_5, i16 %select_ln612_9, i16 0"   --->   Operation 5569 'select' 'select_ln612_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5570 [1/1] (0.62ns)   --->   "%store_ln221 = store i16 %select_ln612_10, i16 %agg_tmp806_0_i" [src/QRD.cpp:221]   --->   Operation 5570 'store' 'store_ln221' <Predicate = true> <Delay = 0.62>
ST_42 : Operation 5571 [1/1] (0.62ns)   --->   "%store_ln221 = store i16 %HH_V_81, i16 %HH_V_67" [src/QRD.cpp:221]   --->   Operation 5571 'store' 'store_ln221' <Predicate = true> <Delay = 0.62>
ST_42 : Operation 5572 [1/1] (0.42ns)   --->   "%store_ln221 = store i16 %HH_V_83, i16 %HH_V_65" [src/QRD.cpp:221]   --->   Operation 5572 'store' 'store_ln221' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 5573 [1/1] (0.42ns)   --->   "%br_ln221 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2639.i" [src/QRD.cpp:221]   --->   Operation 5573 'br' 'br_ln221' <Predicate = true> <Delay = 0.42>

State 43 <SV = 11> <Delay = 4.69>
ST_43 : Operation 5574 [1/1] (0.00ns)   --->   "%agg_tmp788_0_i = phi i16 %p_0_0_033412065313031343136_i, void %arrayidx758268.exit.i, i16 %HH_V_75, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2567.i_ifconv"   --->   Operation 5574 'phi' 'agg_tmp788_0_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5575 [1/1] (0.00ns)   --->   "%agg_tmp785_0_i = phi i16 %p_0_0_033412063313131333137_i, void %arrayidx758268.exit.i, i16 %HH_V_69, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2567.i_ifconv"   --->   Operation 5575 'phi' 'agg_tmp785_0_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5576 [1/1] (0.00ns)   --->   "%i_20 = load i4 %i_17" [src/QRD.cpp:224]   --->   Operation 5576 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5577 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_20, i32 3" [src/QRD.cpp:221]   --->   Operation 5577 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5578 [1/1] (0.00ns)   --->   "%empty_408 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 5578 'speclooptripcount' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5579 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %tmp_154, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2639.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2579.i_ifconv" [src/QRD.cpp:221]   --->   Operation 5579 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5580 [1/1] (0.00ns)   --->   "%HH_V_64_load_1 = load i16 %HH_V_64" [src/QRD.cpp:222]   --->   Operation 5580 'load' 'HH_V_64_load_1' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_43 : Operation 5581 [1/1] (0.00ns)   --->   "%HH_V_65_load_1 = load i16 %HH_V_65" [src/QRD.cpp:222]   --->   Operation 5581 'load' 'HH_V_65_load_1' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_43 : Operation 5582 [1/1] (0.72ns)   --->   "%icmp_ln222 = icmp_eq  i4 %i_20, i4 6" [src/QRD.cpp:222]   --->   Operation 5582 'icmp' 'icmp_ln222' <Predicate = (!tmp_154)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5583 [1/1] (0.35ns)   --->   "%select_ln222 = select i1 %icmp_ln222, i16 %agg_tmp788_0_i, i16 %agg_tmp785_0_i" [src/QRD.cpp:222]   --->   Operation 5583 'select' 'select_ln222' <Predicate = (!tmp_154)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 5584 [1/1] (0.35ns)   --->   "%select_ln222_1 = select i1 %icmp_ln222, i16 %HH_V_65_load_1, i16 %HH_V_64_load_1" [src/QRD.cpp:222]   --->   Operation 5584 'select' 'select_ln222_1' <Predicate = (!tmp_154)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 5585 [2/2] (3.61ns)   --->   "%call_ret32_i = call i128 @CORDIC_V, i16 %select_ln222, i16 %select_ln222_1, i8 %cordic_phase_V30" [src/QRD.cpp:222]   --->   Operation 5585 'call' 'call_ret32_i' <Predicate = (!tmp_154)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 5586 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5586 'alloca' 'j' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5587 [1/1] (0.00ns)   --->   "%conv_i_i_i1582975_lcssa1488_i = alloca i32 1"   --->   Operation 5587 'alloca' 'conv_i_i_i1582975_lcssa1488_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5588 [1/1] (0.00ns)   --->   "%conv_i_i_i1582979_lcssa1490_i = alloca i32 1"   --->   Operation 5588 'alloca' 'conv_i_i_i1582979_lcssa1490_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5589 [1/1] (0.00ns)   --->   "%conv_i_i_i1582983_lcssa1492_i = alloca i32 1"   --->   Operation 5589 'alloca' 'conv_i_i_i1582983_lcssa1492_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5590 [1/1] (0.00ns)   --->   "%conv_i_i_i1582987_lcssa1494_i = alloca i32 1"   --->   Operation 5590 'alloca' 'conv_i_i_i1582987_lcssa1494_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5591 [1/1] (0.00ns)   --->   "%conv_i_i_i1582991_lcssa1496_i = alloca i32 1"   --->   Operation 5591 'alloca' 'conv_i_i_i1582991_lcssa1496_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5592 [1/1] (0.00ns)   --->   "%conv_i_i_i1582995_lcssa1498_i = alloca i32 1"   --->   Operation 5592 'alloca' 'conv_i_i_i1582995_lcssa1498_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5593 [1/1] (0.00ns)   --->   "%conv_i_i_i1582999_lcssa1500_i = alloca i32 1"   --->   Operation 5593 'alloca' 'conv_i_i_i1582999_lcssa1500_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5594 [1/1] (0.00ns)   --->   "%conv_i_i_i15821003_lcssa1502_i = alloca i32 1"   --->   Operation 5594 'alloca' 'conv_i_i_i15821003_lcssa1502_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5595 [1/1] (0.00ns)   --->   "%conv_i_i_i13181007_lcssa1504_i = alloca i32 1"   --->   Operation 5595 'alloca' 'conv_i_i_i13181007_lcssa1504_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5596 [1/1] (0.00ns)   --->   "%conv_i_i_i12851011_lcssa1506_i = alloca i32 1"   --->   Operation 5596 'alloca' 'conv_i_i_i12851011_lcssa1506_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5597 [1/1] (0.00ns)   --->   "%conv_i_i_i12521015_lcssa1508_i = alloca i32 1"   --->   Operation 5597 'alloca' 'conv_i_i_i12521015_lcssa1508_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5598 [1/1] (0.00ns)   --->   "%conv_i_i_i12191019_lcssa1510_i = alloca i32 1"   --->   Operation 5598 'alloca' 'conv_i_i_i12191019_lcssa1510_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5599 [1/1] (0.00ns)   --->   "%conv_i_i_i11861023_lcssa1512_i = alloca i32 1"   --->   Operation 5599 'alloca' 'conv_i_i_i11861023_lcssa1512_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5600 [1/1] (0.00ns)   --->   "%conv_i_i_i11531027_lcssa1514_i = alloca i32 1"   --->   Operation 5600 'alloca' 'conv_i_i_i11531027_lcssa1514_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5601 [1/1] (0.00ns)   --->   "%conv_i_i_i11201031_lcssa1516_i = alloca i32 1"   --->   Operation 5601 'alloca' 'conv_i_i_i11201031_lcssa1516_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5602 [1/1] (0.00ns)   --->   "%conv_i_i_i3621035_lcssa1518_i = alloca i32 1"   --->   Operation 5602 'alloca' 'conv_i_i_i3621035_lcssa1518_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5603 [1/1] (0.00ns)   --->   "%conv_i_i_i13181039_lcssa1520_i = alloca i32 1"   --->   Operation 5603 'alloca' 'conv_i_i_i13181039_lcssa1520_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5604 [1/1] (0.00ns)   --->   "%conv_i_i_i12851043_lcssa1522_i = alloca i32 1"   --->   Operation 5604 'alloca' 'conv_i_i_i12851043_lcssa1522_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5605 [1/1] (0.00ns)   --->   "%conv_i_i_i12521047_lcssa1524_i = alloca i32 1"   --->   Operation 5605 'alloca' 'conv_i_i_i12521047_lcssa1524_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5606 [1/1] (0.00ns)   --->   "%conv_i_i_i12191051_lcssa1526_i = alloca i32 1"   --->   Operation 5606 'alloca' 'conv_i_i_i12191051_lcssa1526_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5607 [1/1] (0.00ns)   --->   "%conv_i_i_i11861055_lcssa1528_i = alloca i32 1"   --->   Operation 5607 'alloca' 'conv_i_i_i11861055_lcssa1528_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5608 [1/1] (0.00ns)   --->   "%conv_i_i_i11531059_lcssa1530_i = alloca i32 1"   --->   Operation 5608 'alloca' 'conv_i_i_i11531059_lcssa1530_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5609 [1/1] (0.00ns)   --->   "%conv_i_i_i11201063_lcssa1532_i = alloca i32 1"   --->   Operation 5609 'alloca' 'conv_i_i_i11201063_lcssa1532_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5610 [1/1] (0.00ns)   --->   "%conv_i_i_i3621067_lcssa1534_i = alloca i32 1"   --->   Operation 5610 'alloca' 'conv_i_i_i3621067_lcssa1534_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5611 [1/1] (0.00ns)   --->   "%conv_i_i_i13181071_lcssa1536_i = alloca i32 1"   --->   Operation 5611 'alloca' 'conv_i_i_i13181071_lcssa1536_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5612 [1/1] (0.00ns)   --->   "%conv_i_i_i12851075_lcssa1538_i = alloca i32 1"   --->   Operation 5612 'alloca' 'conv_i_i_i12851075_lcssa1538_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5613 [1/1] (0.00ns)   --->   "%conv_i_i_i12521079_lcssa1540_i = alloca i32 1"   --->   Operation 5613 'alloca' 'conv_i_i_i12521079_lcssa1540_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5614 [1/1] (0.00ns)   --->   "%conv_i_i_i12191083_lcssa1542_i = alloca i32 1"   --->   Operation 5614 'alloca' 'conv_i_i_i12191083_lcssa1542_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5615 [1/1] (0.00ns)   --->   "%conv_i_i_i11861087_lcssa1544_i = alloca i32 1"   --->   Operation 5615 'alloca' 'conv_i_i_i11861087_lcssa1544_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5616 [1/1] (0.00ns)   --->   "%conv_i_i_i11531091_lcssa1546_i = alloca i32 1"   --->   Operation 5616 'alloca' 'conv_i_i_i11531091_lcssa1546_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5617 [1/1] (0.00ns)   --->   "%conv_i_i_i11201095_lcssa1548_i = alloca i32 1"   --->   Operation 5617 'alloca' 'conv_i_i_i11201095_lcssa1548_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5618 [1/1] (0.00ns)   --->   "%conv_i_i_i3621099_lcssa1550_i = alloca i32 1"   --->   Operation 5618 'alloca' 'conv_i_i_i3621099_lcssa1550_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5619 [1/1] (0.00ns)   --->   "%conv_i_i_i13181103_lcssa1552_i = alloca i32 1"   --->   Operation 5619 'alloca' 'conv_i_i_i13181103_lcssa1552_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5620 [1/1] (0.00ns)   --->   "%conv_i_i_i12851107_lcssa1554_i = alloca i32 1"   --->   Operation 5620 'alloca' 'conv_i_i_i12851107_lcssa1554_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5621 [1/1] (0.00ns)   --->   "%conv_i_i_i12521111_lcssa1556_i = alloca i32 1"   --->   Operation 5621 'alloca' 'conv_i_i_i12521111_lcssa1556_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5622 [1/1] (0.00ns)   --->   "%conv_i_i_i12191115_lcssa1558_i = alloca i32 1"   --->   Operation 5622 'alloca' 'conv_i_i_i12191115_lcssa1558_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5623 [1/1] (0.00ns)   --->   "%conv_i_i_i11861119_lcssa1560_i = alloca i32 1"   --->   Operation 5623 'alloca' 'conv_i_i_i11861119_lcssa1560_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5624 [1/1] (0.00ns)   --->   "%conv_i_i_i11531123_lcssa1562_i = alloca i32 1"   --->   Operation 5624 'alloca' 'conv_i_i_i11531123_lcssa1562_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5625 [1/1] (0.00ns)   --->   "%conv_i_i_i11201127_lcssa1564_i = alloca i32 1"   --->   Operation 5625 'alloca' 'conv_i_i_i11201127_lcssa1564_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5626 [1/1] (0.00ns)   --->   "%conv_i_i_i3621131_lcssa1566_i = alloca i32 1"   --->   Operation 5626 'alloca' 'conv_i_i_i3621131_lcssa1566_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5627 [1/1] (0.00ns)   --->   "%conv_i_i_i13181135_lcssa1568_i = alloca i32 1"   --->   Operation 5627 'alloca' 'conv_i_i_i13181135_lcssa1568_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5628 [1/1] (0.00ns)   --->   "%conv_i_i_i12851139_lcssa1570_i = alloca i32 1"   --->   Operation 5628 'alloca' 'conv_i_i_i12851139_lcssa1570_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5629 [1/1] (0.00ns)   --->   "%conv_i_i_i12521143_lcssa1572_i = alloca i32 1"   --->   Operation 5629 'alloca' 'conv_i_i_i12521143_lcssa1572_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5630 [1/1] (0.00ns)   --->   "%conv_i_i_i12191147_lcssa1574_i = alloca i32 1"   --->   Operation 5630 'alloca' 'conv_i_i_i12191147_lcssa1574_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5631 [1/1] (0.00ns)   --->   "%conv_i_i_i11861151_lcssa1576_i = alloca i32 1"   --->   Operation 5631 'alloca' 'conv_i_i_i11861151_lcssa1576_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5632 [1/1] (0.00ns)   --->   "%conv_i_i_i11531155_lcssa1578_i = alloca i32 1"   --->   Operation 5632 'alloca' 'conv_i_i_i11531155_lcssa1578_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5633 [1/1] (0.00ns)   --->   "%conv_i_i_i11201159_lcssa1580_i = alloca i32 1"   --->   Operation 5633 'alloca' 'conv_i_i_i11201159_lcssa1580_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5634 [1/1] (0.00ns)   --->   "%conv_i_i_i3621163_lcssa1582_i = alloca i32 1"   --->   Operation 5634 'alloca' 'conv_i_i_i3621163_lcssa1582_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5635 [1/1] (0.00ns)   --->   "%conv_i_i_i13181167_lcssa1584_i = alloca i32 1"   --->   Operation 5635 'alloca' 'conv_i_i_i13181167_lcssa1584_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5636 [1/1] (0.00ns)   --->   "%conv_i_i_i12851171_lcssa1586_i = alloca i32 1"   --->   Operation 5636 'alloca' 'conv_i_i_i12851171_lcssa1586_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5637 [1/1] (0.00ns)   --->   "%conv_i_i_i12521175_lcssa1588_i = alloca i32 1"   --->   Operation 5637 'alloca' 'conv_i_i_i12521175_lcssa1588_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5638 [1/1] (0.00ns)   --->   "%conv_i_i_i12191179_lcssa1590_i = alloca i32 1"   --->   Operation 5638 'alloca' 'conv_i_i_i12191179_lcssa1590_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5639 [1/1] (0.00ns)   --->   "%conv_i_i_i11861183_lcssa1592_i = alloca i32 1"   --->   Operation 5639 'alloca' 'conv_i_i_i11861183_lcssa1592_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5640 [1/1] (0.00ns)   --->   "%conv_i_i_i11531187_lcssa1594_i = alloca i32 1"   --->   Operation 5640 'alloca' 'conv_i_i_i11531187_lcssa1594_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5641 [1/1] (0.00ns)   --->   "%conv_i_i_i11201191_lcssa1596_i = alloca i32 1"   --->   Operation 5641 'alloca' 'conv_i_i_i11201191_lcssa1596_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5642 [1/1] (0.00ns)   --->   "%conv_i_i_i3621195_lcssa1598_i = alloca i32 1"   --->   Operation 5642 'alloca' 'conv_i_i_i3621195_lcssa1598_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5643 [1/1] (0.00ns)   --->   "%conv_i_i_i13181199_lcssa1600_i = alloca i32 1"   --->   Operation 5643 'alloca' 'conv_i_i_i13181199_lcssa1600_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5644 [1/1] (0.00ns)   --->   "%conv_i_i_i12851203_lcssa1602_i = alloca i32 1"   --->   Operation 5644 'alloca' 'conv_i_i_i12851203_lcssa1602_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5645 [1/1] (0.00ns)   --->   "%conv_i_i_i12521207_lcssa1604_i = alloca i32 1"   --->   Operation 5645 'alloca' 'conv_i_i_i12521207_lcssa1604_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5646 [1/1] (0.00ns)   --->   "%conv_i_i_i12191211_lcssa1606_i = alloca i32 1"   --->   Operation 5646 'alloca' 'conv_i_i_i12191211_lcssa1606_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5647 [1/1] (0.00ns)   --->   "%conv_i_i_i11861215_lcssa1608_i = alloca i32 1"   --->   Operation 5647 'alloca' 'conv_i_i_i11861215_lcssa1608_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5648 [1/1] (0.00ns)   --->   "%conv_i_i_i11531219_lcssa1610_i = alloca i32 1"   --->   Operation 5648 'alloca' 'conv_i_i_i11531219_lcssa1610_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5649 [1/1] (0.00ns)   --->   "%conv_i_i_i11201223_lcssa1612_i = alloca i32 1"   --->   Operation 5649 'alloca' 'conv_i_i_i11201223_lcssa1612_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5650 [1/1] (0.00ns)   --->   "%conv_i_i_i3621227_lcssa1614_i = alloca i32 1"   --->   Operation 5650 'alloca' 'conv_i_i_i3621227_lcssa1614_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5651 [1/1] (0.00ns)   --->   "%conv_i_i_i13181231_lcssa1616_i = alloca i32 1"   --->   Operation 5651 'alloca' 'conv_i_i_i13181231_lcssa1616_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5652 [1/1] (0.00ns)   --->   "%conv_i_i_i12851235_lcssa1618_i = alloca i32 1"   --->   Operation 5652 'alloca' 'conv_i_i_i12851235_lcssa1618_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5653 [1/1] (0.00ns)   --->   "%conv_i_i_i12521239_lcssa1620_i = alloca i32 1"   --->   Operation 5653 'alloca' 'conv_i_i_i12521239_lcssa1620_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5654 [1/1] (0.00ns)   --->   "%conv_i_i_i12191243_lcssa1622_i = alloca i32 1"   --->   Operation 5654 'alloca' 'conv_i_i_i12191243_lcssa1622_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5655 [1/1] (0.00ns)   --->   "%conv_i_i_i11861247_lcssa1624_i = alloca i32 1"   --->   Operation 5655 'alloca' 'conv_i_i_i11861247_lcssa1624_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5656 [1/1] (0.00ns)   --->   "%conv_i_i_i11531251_lcssa1626_i = alloca i32 1"   --->   Operation 5656 'alloca' 'conv_i_i_i11531251_lcssa1626_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5657 [1/1] (0.00ns)   --->   "%conv_i_i_i11201255_lcssa1628_i = alloca i32 1"   --->   Operation 5657 'alloca' 'conv_i_i_i11201255_lcssa1628_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5658 [1/1] (0.00ns)   --->   "%conv_i_i_i3621259_lcssa1630_i = alloca i32 1"   --->   Operation 5658 'alloca' 'conv_i_i_i3621259_lcssa1630_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5659 [1/1] (0.00ns)   --->   "%conv_i_i_i15491263_lcssa1632_i = alloca i32 1"   --->   Operation 5659 'alloca' 'conv_i_i_i15491263_lcssa1632_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5660 [1/1] (0.00ns)   --->   "%conv_i_i_i15491267_lcssa1634_i = alloca i32 1"   --->   Operation 5660 'alloca' 'conv_i_i_i15491267_lcssa1634_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5661 [1/1] (0.00ns)   --->   "%conv_i_i_i15491271_lcssa1636_i = alloca i32 1"   --->   Operation 5661 'alloca' 'conv_i_i_i15491271_lcssa1636_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5662 [1/1] (0.00ns)   --->   "%conv_i_i_i15491275_lcssa1638_i = alloca i32 1"   --->   Operation 5662 'alloca' 'conv_i_i_i15491275_lcssa1638_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5663 [1/1] (0.00ns)   --->   "%conv_i_i_i15491279_lcssa1640_i = alloca i32 1"   --->   Operation 5663 'alloca' 'conv_i_i_i15491279_lcssa1640_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5664 [1/1] (0.00ns)   --->   "%conv_i_i_i15491283_lcssa1642_i = alloca i32 1"   --->   Operation 5664 'alloca' 'conv_i_i_i15491283_lcssa1642_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5665 [1/1] (0.00ns)   --->   "%conv_i_i_i15491287_lcssa1644_i = alloca i32 1"   --->   Operation 5665 'alloca' 'conv_i_i_i15491287_lcssa1644_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5666 [1/1] (0.00ns)   --->   "%conv_i_i_i15491291_lcssa1646_i = alloca i32 1"   --->   Operation 5666 'alloca' 'conv_i_i_i15491291_lcssa1646_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5667 [1/1] (0.00ns)   --->   "%conv_i_i_i15161295_lcssa1648_i = alloca i32 1"   --->   Operation 5667 'alloca' 'conv_i_i_i15161295_lcssa1648_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5668 [1/1] (0.00ns)   --->   "%conv_i_i_i15161299_lcssa1650_i = alloca i32 1"   --->   Operation 5668 'alloca' 'conv_i_i_i15161299_lcssa1650_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5669 [1/1] (0.00ns)   --->   "%conv_i_i_i15161303_lcssa1652_i = alloca i32 1"   --->   Operation 5669 'alloca' 'conv_i_i_i15161303_lcssa1652_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5670 [1/1] (0.00ns)   --->   "%conv_i_i_i15161307_lcssa1654_i = alloca i32 1"   --->   Operation 5670 'alloca' 'conv_i_i_i15161307_lcssa1654_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5671 [1/1] (0.00ns)   --->   "%conv_i_i_i15161311_lcssa1656_i = alloca i32 1"   --->   Operation 5671 'alloca' 'conv_i_i_i15161311_lcssa1656_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5672 [1/1] (0.00ns)   --->   "%conv_i_i_i15161315_lcssa1658_i = alloca i32 1"   --->   Operation 5672 'alloca' 'conv_i_i_i15161315_lcssa1658_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5673 [1/1] (0.00ns)   --->   "%conv_i_i_i15161319_lcssa1660_i = alloca i32 1"   --->   Operation 5673 'alloca' 'conv_i_i_i15161319_lcssa1660_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5674 [1/1] (0.00ns)   --->   "%conv_i_i_i15161323_lcssa1662_i = alloca i32 1"   --->   Operation 5674 'alloca' 'conv_i_i_i15161323_lcssa1662_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5675 [1/1] (0.00ns)   --->   "%conv_i_i_i14831327_lcssa1664_i = alloca i32 1"   --->   Operation 5675 'alloca' 'conv_i_i_i14831327_lcssa1664_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5676 [1/1] (0.00ns)   --->   "%conv_i_i_i14831331_lcssa1666_i = alloca i32 1"   --->   Operation 5676 'alloca' 'conv_i_i_i14831331_lcssa1666_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5677 [1/1] (0.00ns)   --->   "%conv_i_i_i14831335_lcssa1668_i = alloca i32 1"   --->   Operation 5677 'alloca' 'conv_i_i_i14831335_lcssa1668_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5678 [1/1] (0.00ns)   --->   "%conv_i_i_i14831339_lcssa1670_i = alloca i32 1"   --->   Operation 5678 'alloca' 'conv_i_i_i14831339_lcssa1670_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5679 [1/1] (0.00ns)   --->   "%conv_i_i_i14831343_lcssa1672_i = alloca i32 1"   --->   Operation 5679 'alloca' 'conv_i_i_i14831343_lcssa1672_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5680 [1/1] (0.00ns)   --->   "%conv_i_i_i14831347_lcssa1674_i = alloca i32 1"   --->   Operation 5680 'alloca' 'conv_i_i_i14831347_lcssa1674_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5681 [1/1] (0.00ns)   --->   "%conv_i_i_i14831351_lcssa1676_i = alloca i32 1"   --->   Operation 5681 'alloca' 'conv_i_i_i14831351_lcssa1676_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5682 [1/1] (0.00ns)   --->   "%conv_i_i_i14831355_lcssa1678_i = alloca i32 1"   --->   Operation 5682 'alloca' 'conv_i_i_i14831355_lcssa1678_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5683 [1/1] (0.00ns)   --->   "%conv_i_i_i14501359_lcssa1680_i = alloca i32 1"   --->   Operation 5683 'alloca' 'conv_i_i_i14501359_lcssa1680_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5684 [1/1] (0.00ns)   --->   "%conv_i_i_i14501363_lcssa1682_i = alloca i32 1"   --->   Operation 5684 'alloca' 'conv_i_i_i14501363_lcssa1682_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5685 [1/1] (0.00ns)   --->   "%conv_i_i_i14501367_lcssa1684_i = alloca i32 1"   --->   Operation 5685 'alloca' 'conv_i_i_i14501367_lcssa1684_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5686 [1/1] (0.00ns)   --->   "%conv_i_i_i14501371_lcssa1686_i = alloca i32 1"   --->   Operation 5686 'alloca' 'conv_i_i_i14501371_lcssa1686_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5687 [1/1] (0.00ns)   --->   "%conv_i_i_i14501375_lcssa1688_i = alloca i32 1"   --->   Operation 5687 'alloca' 'conv_i_i_i14501375_lcssa1688_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5688 [1/1] (0.00ns)   --->   "%conv_i_i_i14501379_lcssa1690_i = alloca i32 1"   --->   Operation 5688 'alloca' 'conv_i_i_i14501379_lcssa1690_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5689 [1/1] (0.00ns)   --->   "%conv_i_i_i14501383_lcssa1692_i = alloca i32 1"   --->   Operation 5689 'alloca' 'conv_i_i_i14501383_lcssa1692_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5690 [1/1] (0.00ns)   --->   "%conv_i_i_i14501387_lcssa1694_i = alloca i32 1"   --->   Operation 5690 'alloca' 'conv_i_i_i14501387_lcssa1694_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5691 [1/1] (0.00ns)   --->   "%conv_i_i_i14171391_lcssa1696_i = alloca i32 1"   --->   Operation 5691 'alloca' 'conv_i_i_i14171391_lcssa1696_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5692 [1/1] (0.00ns)   --->   "%conv_i_i_i14171395_lcssa1698_i = alloca i32 1"   --->   Operation 5692 'alloca' 'conv_i_i_i14171395_lcssa1698_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5693 [1/1] (0.00ns)   --->   "%conv_i_i_i14171399_lcssa1700_i = alloca i32 1"   --->   Operation 5693 'alloca' 'conv_i_i_i14171399_lcssa1700_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5694 [1/1] (0.00ns)   --->   "%conv_i_i_i14171403_lcssa1702_i = alloca i32 1"   --->   Operation 5694 'alloca' 'conv_i_i_i14171403_lcssa1702_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5695 [1/1] (0.00ns)   --->   "%conv_i_i_i14171407_lcssa1704_i = alloca i32 1"   --->   Operation 5695 'alloca' 'conv_i_i_i14171407_lcssa1704_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5696 [1/1] (0.00ns)   --->   "%conv_i_i_i14171411_lcssa1706_i = alloca i32 1"   --->   Operation 5696 'alloca' 'conv_i_i_i14171411_lcssa1706_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5697 [1/1] (0.00ns)   --->   "%conv_i_i_i14171415_lcssa1708_i = alloca i32 1"   --->   Operation 5697 'alloca' 'conv_i_i_i14171415_lcssa1708_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5698 [1/1] (0.00ns)   --->   "%conv_i_i_i14171419_lcssa1710_i = alloca i32 1"   --->   Operation 5698 'alloca' 'conv_i_i_i14171419_lcssa1710_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5699 [1/1] (0.00ns)   --->   "%conv_i_i_i13841423_lcssa1712_i = alloca i32 1"   --->   Operation 5699 'alloca' 'conv_i_i_i13841423_lcssa1712_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5700 [1/1] (0.00ns)   --->   "%conv_i_i_i13841427_lcssa1714_i = alloca i32 1"   --->   Operation 5700 'alloca' 'conv_i_i_i13841427_lcssa1714_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5701 [1/1] (0.00ns)   --->   "%conv_i_i_i13841431_lcssa1716_i = alloca i32 1"   --->   Operation 5701 'alloca' 'conv_i_i_i13841431_lcssa1716_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5702 [1/1] (0.00ns)   --->   "%conv_i_i_i13841435_lcssa1718_i = alloca i32 1"   --->   Operation 5702 'alloca' 'conv_i_i_i13841435_lcssa1718_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5703 [1/1] (0.00ns)   --->   "%conv_i_i_i13841439_lcssa1720_i = alloca i32 1"   --->   Operation 5703 'alloca' 'conv_i_i_i13841439_lcssa1720_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5704 [1/1] (0.00ns)   --->   "%conv_i_i_i13841443_lcssa1722_i = alloca i32 1"   --->   Operation 5704 'alloca' 'conv_i_i_i13841443_lcssa1722_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5705 [1/1] (0.00ns)   --->   "%conv_i_i_i13841447_lcssa1724_i = alloca i32 1"   --->   Operation 5705 'alloca' 'conv_i_i_i13841447_lcssa1724_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5706 [1/1] (0.00ns)   --->   "%conv_i_i_i13841451_lcssa1726_i = alloca i32 1"   --->   Operation 5706 'alloca' 'conv_i_i_i13841451_lcssa1726_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5707 [1/1] (0.00ns)   --->   "%conv_i_i_i13511455_lcssa1728_i = alloca i32 1"   --->   Operation 5707 'alloca' 'conv_i_i_i13511455_lcssa1728_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5708 [1/1] (0.00ns)   --->   "%conv_i_i_i13511459_lcssa1730_i = alloca i32 1"   --->   Operation 5708 'alloca' 'conv_i_i_i13511459_lcssa1730_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5709 [1/1] (0.00ns)   --->   "%conv_i_i_i13511463_lcssa1732_i = alloca i32 1"   --->   Operation 5709 'alloca' 'conv_i_i_i13511463_lcssa1732_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5710 [1/1] (0.00ns)   --->   "%conv_i_i_i13511467_lcssa1734_i = alloca i32 1"   --->   Operation 5710 'alloca' 'conv_i_i_i13511467_lcssa1734_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5711 [1/1] (0.00ns)   --->   "%conv_i_i_i13511471_lcssa1736_i = alloca i32 1"   --->   Operation 5711 'alloca' 'conv_i_i_i13511471_lcssa1736_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5712 [1/1] (0.00ns)   --->   "%conv_i_i_i13511475_lcssa1738_i = alloca i32 1"   --->   Operation 5712 'alloca' 'conv_i_i_i13511475_lcssa1738_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5713 [1/1] (0.00ns)   --->   "%conv_i_i_i13511479_lcssa1740_i = alloca i32 1"   --->   Operation 5713 'alloca' 'conv_i_i_i13511479_lcssa1740_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5714 [1/1] (0.00ns)   --->   "%conv_i_i_i13511483_lcssa1742_i = alloca i32 1"   --->   Operation 5714 'alloca' 'conv_i_i_i13511483_lcssa1742_i' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5715 [2/2] (3.61ns)   --->   "%call_ret33_i = call i128 @CORDIC_V, i16 %agg_tmp785_0_i, i16 %agg_tmp788_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:228]   --->   Operation 5715 'call' 'call_ret33_i' <Predicate = (tmp_154)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 5716 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i13511483_lcssa1742_i" [src/QRD.cpp:276]   --->   Operation 5716 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5717 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511479_lcssa1740_i" [src/QRD.cpp:276]   --->   Operation 5717 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5718 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511475_lcssa1738_i" [src/QRD.cpp:276]   --->   Operation 5718 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5719 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511471_lcssa1736_i" [src/QRD.cpp:276]   --->   Operation 5719 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5720 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511467_lcssa1734_i" [src/QRD.cpp:276]   --->   Operation 5720 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5721 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511463_lcssa1732_i" [src/QRD.cpp:276]   --->   Operation 5721 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5722 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511459_lcssa1730_i" [src/QRD.cpp:276]   --->   Operation 5722 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5723 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13511455_lcssa1728_i" [src/QRD.cpp:276]   --->   Operation 5723 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5724 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841451_lcssa1726_i" [src/QRD.cpp:276]   --->   Operation 5724 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5725 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i13841447_lcssa1724_i" [src/QRD.cpp:276]   --->   Operation 5725 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5726 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841443_lcssa1722_i" [src/QRD.cpp:276]   --->   Operation 5726 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5727 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841439_lcssa1720_i" [src/QRD.cpp:276]   --->   Operation 5727 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5728 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841435_lcssa1718_i" [src/QRD.cpp:276]   --->   Operation 5728 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5729 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841431_lcssa1716_i" [src/QRD.cpp:276]   --->   Operation 5729 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5730 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841427_lcssa1714_i" [src/QRD.cpp:276]   --->   Operation 5730 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5731 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i13841423_lcssa1712_i" [src/QRD.cpp:276]   --->   Operation 5731 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5732 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171419_lcssa1710_i" [src/QRD.cpp:276]   --->   Operation 5732 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5733 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171415_lcssa1708_i" [src/QRD.cpp:276]   --->   Operation 5733 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5734 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i14171411_lcssa1706_i" [src/QRD.cpp:276]   --->   Operation 5734 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5735 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171407_lcssa1704_i" [src/QRD.cpp:276]   --->   Operation 5735 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5736 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171403_lcssa1702_i" [src/QRD.cpp:276]   --->   Operation 5736 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5737 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171399_lcssa1700_i" [src/QRD.cpp:276]   --->   Operation 5737 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5738 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171395_lcssa1698_i" [src/QRD.cpp:276]   --->   Operation 5738 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5739 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14171391_lcssa1696_i" [src/QRD.cpp:276]   --->   Operation 5739 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5740 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501387_lcssa1694_i" [src/QRD.cpp:276]   --->   Operation 5740 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5741 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501383_lcssa1692_i" [src/QRD.cpp:276]   --->   Operation 5741 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5742 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501379_lcssa1690_i" [src/QRD.cpp:276]   --->   Operation 5742 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5743 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i14501375_lcssa1688_i" [src/QRD.cpp:276]   --->   Operation 5743 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5744 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501371_lcssa1686_i" [src/QRD.cpp:276]   --->   Operation 5744 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5745 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501367_lcssa1684_i" [src/QRD.cpp:276]   --->   Operation 5745 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5746 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501363_lcssa1682_i" [src/QRD.cpp:276]   --->   Operation 5746 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5747 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14501359_lcssa1680_i" [src/QRD.cpp:276]   --->   Operation 5747 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5748 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831355_lcssa1678_i" [src/QRD.cpp:276]   --->   Operation 5748 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5749 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831351_lcssa1676_i" [src/QRD.cpp:276]   --->   Operation 5749 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5750 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831347_lcssa1674_i" [src/QRD.cpp:276]   --->   Operation 5750 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5751 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831343_lcssa1672_i" [src/QRD.cpp:276]   --->   Operation 5751 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5752 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i14831339_lcssa1670_i" [src/QRD.cpp:276]   --->   Operation 5752 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5753 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831335_lcssa1668_i" [src/QRD.cpp:276]   --->   Operation 5753 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5754 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831331_lcssa1666_i" [src/QRD.cpp:276]   --->   Operation 5754 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5755 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i14831327_lcssa1664_i" [src/QRD.cpp:276]   --->   Operation 5755 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5756 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161323_lcssa1662_i" [src/QRD.cpp:276]   --->   Operation 5756 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5757 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161319_lcssa1660_i" [src/QRD.cpp:276]   --->   Operation 5757 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5758 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161315_lcssa1658_i" [src/QRD.cpp:276]   --->   Operation 5758 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5759 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161311_lcssa1656_i" [src/QRD.cpp:276]   --->   Operation 5759 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5760 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161307_lcssa1654_i" [src/QRD.cpp:276]   --->   Operation 5760 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5761 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i15161303_lcssa1652_i" [src/QRD.cpp:276]   --->   Operation 5761 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5762 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161299_lcssa1650_i" [src/QRD.cpp:276]   --->   Operation 5762 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5763 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15161295_lcssa1648_i" [src/QRD.cpp:276]   --->   Operation 5763 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5764 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491291_lcssa1646_i" [src/QRD.cpp:276]   --->   Operation 5764 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5765 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491287_lcssa1644_i" [src/QRD.cpp:276]   --->   Operation 5765 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5766 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491283_lcssa1642_i" [src/QRD.cpp:276]   --->   Operation 5766 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5767 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491279_lcssa1640_i" [src/QRD.cpp:276]   --->   Operation 5767 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5768 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491275_lcssa1638_i" [src/QRD.cpp:276]   --->   Operation 5768 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5769 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491271_lcssa1636_i" [src/QRD.cpp:276]   --->   Operation 5769 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5770 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i15491267_lcssa1634_i" [src/QRD.cpp:276]   --->   Operation 5770 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5771 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15491263_lcssa1632_i" [src/QRD.cpp:276]   --->   Operation 5771 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5772 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i15821003_lcssa1502_i" [src/QRD.cpp:276]   --->   Operation 5772 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5773 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582999_lcssa1500_i" [src/QRD.cpp:276]   --->   Operation 5773 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5774 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582995_lcssa1498_i" [src/QRD.cpp:276]   --->   Operation 5774 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5775 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582991_lcssa1496_i" [src/QRD.cpp:276]   --->   Operation 5775 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5776 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582987_lcssa1494_i" [src/QRD.cpp:276]   --->   Operation 5776 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5777 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582983_lcssa1492_i" [src/QRD.cpp:276]   --->   Operation 5777 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5778 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 0, i16 %conv_i_i_i1582979_lcssa1490_i" [src/QRD.cpp:276]   --->   Operation 5778 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5779 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 256, i16 %conv_i_i_i1582975_lcssa1488_i" [src/QRD.cpp:276]   --->   Operation 5779 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.00>
ST_43 : Operation 5780 [1/1] (0.42ns)   --->   "%store_ln276 = store i4 0, i4 %j" [src/QRD.cpp:276]   --->   Operation 5780 'store' 'store_ln276' <Predicate = (tmp_154)> <Delay = 0.42>

State 44 <SV = 12> <Delay = 13.1>
ST_44 : Operation 5781 [1/1] (0.00ns)   --->   "%HH_V_66_load_1 = load i16 %HH_V_66" [src/QRD.cpp:223]   --->   Operation 5781 'load' 'HH_V_66_load_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_44 : Operation 5782 [1/1] (0.00ns)   --->   "%HH_V_67_load_1 = load i16 %HH_V_67" [src/QRD.cpp:223]   --->   Operation 5782 'load' 'HH_V_67_load_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_44 : Operation 5783 [1/1] (0.00ns)   --->   "%HH_V_68_load_1 = load i16 %HH_V_68" [src/QRD.cpp:223]   --->   Operation 5783 'load' 'HH_V_68_load_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_44 : Operation 5784 [1/1] (0.00ns)   --->   "%agg_tmp806_0_i_load_1 = load i16 %agg_tmp806_0_i" [src/QRD.cpp:223]   --->   Operation 5784 'load' 'agg_tmp806_0_i_load_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_44 : Operation 5785 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/QRD.cpp:118]   --->   Operation 5785 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5786 [1/2] (9.11ns)   --->   "%call_ret32_i = call i128 @CORDIC_V, i16 %select_ln222, i16 %select_ln222_1, i8 %cordic_phase_V30" [src/QRD.cpp:222]   --->   Operation 5786 'call' 'call_ret32_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 5787 [1/1] (0.00ns)   --->   "%temp_c1_o1_14 = extractvalue i128 %call_ret32_i" [src/QRD.cpp:222]   --->   Operation 5787 'extractvalue' 'temp_c1_o1_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5788 [1/1] (0.00ns)   --->   "%temp_c1_o2_6 = extractvalue i128 %call_ret32_i" [src/QRD.cpp:222]   --->   Operation 5788 'extractvalue' 'temp_c1_o2_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5789 [1/1] (0.35ns)   --->   "%select_ln223 = select i1 %icmp_ln222, i16 %HH_V_67_load_1, i16 %HH_V_66_load_1" [src/QRD.cpp:223]   --->   Operation 5789 'select' 'select_ln223' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5790 [1/1] (0.35ns)   --->   "%select_ln223_1 = select i1 %icmp_ln222, i16 %agg_tmp806_0_i_load_1, i16 %HH_V_68_load_1" [src/QRD.cpp:223]   --->   Operation 5790 'select' 'select_ln223_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5791 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i64 %temp_c1_o2_6" [src/QRD.cpp:223]   --->   Operation 5791 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5792 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %bitcast_ln223" [src/QRD.cpp:223]   --->   Operation 5792 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5793 [1/1] (0.37ns)   --->   "%ireg_100 = xor i64 %bitcast_ln223, i64 9223372036854775808" [src/QRD.cpp:223]   --->   Operation 5793 'xor' 'ireg_100' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5794 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln223, i32 63"   --->   Operation 5794 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5795 [1/1] (0.00ns)   --->   "%exp_tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_100, i32 52, i32 62"   --->   Operation 5795 'partselect' 'exp_tmp_120' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5796 [1/1] (0.00ns)   --->   "%zext_ln501_100 = zext i11 %exp_tmp_120"   --->   Operation 5796 'zext' 'zext_ln501_100' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5797 [1/1] (0.00ns)   --->   "%trunc_ln574_45 = trunc i64 %ireg_100"   --->   Operation 5797 'trunc' 'trunc_ln574_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5798 [1/1] (0.00ns)   --->   "%p_Result_215 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_45"   --->   Operation 5798 'bitconcatenate' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5799 [1/1] (0.00ns)   --->   "%zext_ln578_100 = zext i53 %p_Result_215"   --->   Operation 5799 'zext' 'zext_ln578_100' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5800 [1/1] (1.10ns)   --->   "%man_V_178 = sub i54 0, i54 %zext_ln578_100"   --->   Operation 5800 'sub' 'man_V_178' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5801 [1/1] (0.40ns)   --->   "%man_V_179 = select i1 %tmp_177, i54 %zext_ln578_100, i54 %man_V_178"   --->   Operation 5801 'select' 'man_V_179' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5802 [1/1] (1.13ns)   --->   "%icmp_ln580_100 = icmp_eq  i63 %trunc_ln223, i63 0"   --->   Operation 5802 'icmp' 'icmp_ln580_100' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5803 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_100, void, void %ap_fixed_base.exit5425.i"   --->   Operation 5803 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_44 : Operation 5804 [1/1] (0.80ns)   --->   "%F2_130 = sub i12 1075, i12 %zext_ln501_100"   --->   Operation 5804 'sub' 'F2_130' <Predicate = (!icmp_ln580_100)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5805 [1/1] (0.97ns)   --->   "%icmp_ln590_116 = icmp_sgt  i12 %F2_130, i12 8"   --->   Operation 5805 'icmp' 'icmp_ln590_116' <Predicate = (!icmp_ln580_100)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5806 [1/1] (0.80ns)   --->   "%add_ln590_116 = add i12 %F2_130, i12 4088"   --->   Operation 5806 'add' 'add_ln590_116' <Predicate = (!icmp_ln580_100)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5807 [1/1] (0.80ns)   --->   "%sub_ln590_116 = sub i12 8, i12 %F2_130"   --->   Operation 5807 'sub' 'sub_ln590_116' <Predicate = (!icmp_ln580_100)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5808 [1/1] (0.37ns)   --->   "%sh_amt_130 = select i1 %icmp_ln590_116, i12 %add_ln590_116, i12 %sub_ln590_116"   --->   Operation 5808 'select' 'sh_amt_130' <Predicate = (!icmp_ln580_100)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5809 [1/1] (0.00ns)   --->   "%sext_ln590_116 = sext i12 %sh_amt_130"   --->   Operation 5809 'sext' 'sext_ln590_116' <Predicate = (!icmp_ln580_100)> <Delay = 0.00>
ST_44 : Operation 5810 [1/1] (0.97ns)   --->   "%icmp_ln591_116 = icmp_eq  i12 %F2_130, i12 8"   --->   Operation 5810 'icmp' 'icmp_ln591_116' <Predicate = (!icmp_ln580_100)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5811 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_116, void, void"   --->   Operation 5811 'br' 'br_ln191' <Predicate = (!icmp_ln580_100)> <Delay = 0.00>
ST_44 : Operation 5812 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_116, void, void"   --->   Operation 5812 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116)> <Delay = 0.00>
ST_44 : Operation 5813 [1/1] (0.00ns)   --->   "%trunc_ln611_4 = trunc i54 %man_V_179"   --->   Operation 5813 'trunc' 'trunc_ln611_4' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.00>
ST_44 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_130, i32 4, i32 11"   --->   Operation 5814 'partselect' 'tmp_183' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.00>
ST_44 : Operation 5815 [1/1] (0.84ns)   --->   "%icmp_ln612_46 = icmp_eq  i8 %tmp_183, i8 0"   --->   Operation 5815 'icmp' 'icmp_ln612_46' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5816 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_46, void %ap_fixed_base.exit5425.i, void"   --->   Operation 5816 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.57>
ST_44 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln590_116cast = trunc i31 %sext_ln590_116"   --->   Operation 5817 'trunc' 'sext_ln590_116cast' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.00>
ST_44 : Operation 5818 [1/1] (0.90ns)   --->   "%shl_ln613_116 = shl i16 %trunc_ln611_4, i16 %sext_ln590_116cast"   --->   Operation 5818 'shl' 'shl_ln613_116' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5819 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5425.i"   --->   Operation 5819 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.57>
ST_44 : Operation 5820 [1/1] (0.97ns)   --->   "%icmp_ln594_116 = icmp_ult  i12 %sh_amt_130, i12 54"   --->   Operation 5820 'icmp' 'icmp_ln594_116' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5821 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_116, void, void"   --->   Operation 5821 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116)> <Delay = 0.00>
ST_44 : Operation 5822 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_100, i32 63"   --->   Operation 5822 'bitselect' 'tmp_185' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.00>
ST_44 : Operation 5823 [1/1] (0.17ns)   --->   "%select_ln597_46 = select i1 %tmp_185, i16 65535, i16 0"   --->   Operation 5823 'select' 'select_ln597_46' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5824 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5425.i"   --->   Operation 5824 'br' 'br_ln0' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.57>
ST_44 : Operation 5825 [1/1] (0.00ns)   --->   "%trunc_ln595_93 = trunc i12 %sh_amt_130"   --->   Operation 5825 'trunc' 'trunc_ln595_93' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_44 : Operation 5826 [1/1] (0.00ns)   --->   "%zext_ln595_116 = zext i6 %trunc_ln595_93"   --->   Operation 5826 'zext' 'zext_ln595_116' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_44 : Operation 5827 [1/1] (1.50ns)   --->   "%ashr_ln595_116 = ashr i54 %man_V_179, i54 %zext_ln595_116"   --->   Operation 5827 'ashr' 'ashr_ln595_116' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5828 [1/1] (0.00ns)   --->   "%trunc_ln595_94 = trunc i54 %ashr_ln595_116"   --->   Operation 5828 'trunc' 'trunc_ln595_94' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_44 : Operation 5829 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5425.i"   --->   Operation 5829 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.57>
ST_44 : Operation 5830 [1/1] (0.00ns)   --->   "%trunc_ln592_46 = trunc i54 %man_V_179"   --->   Operation 5830 'trunc' 'trunc_ln592_46' <Predicate = (!icmp_ln580_100 & icmp_ln591_116)> <Delay = 0.00>
ST_44 : Operation 5831 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5425.i"   --->   Operation 5831 'br' 'br_ln191' <Predicate = (!icmp_ln580_100 & icmp_ln591_116)> <Delay = 0.57>

State 45 <SV = 13> <Delay = 2.59>
ST_45 : Operation 5832 [1/1] (0.00ns)   --->   "%this_V_25_0_i = phi i16 %trunc_ln592_46, void, i16 %select_ln597_46, void, i16 %trunc_ln595_94, void, i16 %shl_ln613_116, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2639.split.i, i16 0, void"   --->   Operation 5832 'phi' 'this_V_25_0_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5833 [2/2] (2.59ns)   --->   "%call_ret34_i = call i128 @CORDIC_R, i16 %select_ln223, i16 %select_ln223_1, i16 %this_V_25_0_i, i8 %cordic_phase_V" [src/QRD.cpp:223]   --->   Operation 5833 'call' 'call_ret34_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 14> <Delay = 9.11>
ST_46 : Operation 5834 [1/2] (9.11ns)   --->   "%call_ret34_i = call i128 @CORDIC_R, i16 %select_ln223, i16 %select_ln223_1, i16 %this_V_25_0_i, i8 %cordic_phase_V" [src/QRD.cpp:223]   --->   Operation 5834 'call' 'call_ret34_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 5835 [1/1] (0.00ns)   --->   "%temp_c2_o1_13 = extractvalue i128 %call_ret34_i" [src/QRD.cpp:223]   --->   Operation 5835 'extractvalue' 'temp_c2_o1_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5836 [1/1] (0.00ns)   --->   "%temp_c2_o2_13 = extractvalue i128 %call_ret34_i" [src/QRD.cpp:223]   --->   Operation 5836 'extractvalue' 'temp_c2_o2_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5837 [1/1] (0.00ns)   --->   "%ireg_101 = bitcast i64 %temp_c1_o1_14"   --->   Operation 5837 'bitcast' 'ireg_101' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5838 [1/1] (0.00ns)   --->   "%trunc_ln564_38 = trunc i64 %ireg_101"   --->   Operation 5838 'trunc' 'trunc_ln564_38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5839 [1/1] (0.00ns)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_101, i32 63"   --->   Operation 5839 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5840 [1/1] (0.00ns)   --->   "%exp_tmp_121 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_101, i32 52, i32 62"   --->   Operation 5840 'partselect' 'exp_tmp_121' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5841 [1/1] (0.00ns)   --->   "%zext_ln501_103 = zext i11 %exp_tmp_121"   --->   Operation 5841 'zext' 'zext_ln501_103' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5842 [1/1] (0.00ns)   --->   "%trunc_ln574_46 = trunc i64 %ireg_101"   --->   Operation 5842 'trunc' 'trunc_ln574_46' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5843 [1/1] (0.00ns)   --->   "%p_Result_217 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_46"   --->   Operation 5843 'bitconcatenate' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5844 [1/1] (0.00ns)   --->   "%zext_ln578_103 = zext i53 %p_Result_217"   --->   Operation 5844 'zext' 'zext_ln578_103' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5845 [1/1] (1.10ns)   --->   "%man_V_191 = sub i54 0, i54 %zext_ln578_103"   --->   Operation 5845 'sub' 'man_V_191' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5846 [1/1] (0.40ns)   --->   "%man_V_194 = select i1 %p_Result_216, i54 %man_V_191, i54 %zext_ln578_103"   --->   Operation 5846 'select' 'man_V_194' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5847 [1/1] (1.13ns)   --->   "%icmp_ln580_103 = icmp_eq  i63 %trunc_ln564_38, i63 0"   --->   Operation 5847 'icmp' 'icmp_ln580_103' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5848 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_103, void, void %ap_fixed_base.exit5396.i"   --->   Operation 5848 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_46 : Operation 5849 [1/1] (0.80ns)   --->   "%F2_134 = sub i12 1075, i12 %zext_ln501_103"   --->   Operation 5849 'sub' 'F2_134' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5850 [1/1] (0.97ns)   --->   "%icmp_ln590_117 = icmp_sgt  i12 %F2_134, i12 8"   --->   Operation 5850 'icmp' 'icmp_ln590_117' <Predicate = (!icmp_ln580_103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5851 [1/1] (0.80ns)   --->   "%add_ln590_117 = add i12 %F2_134, i12 4088"   --->   Operation 5851 'add' 'add_ln590_117' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5852 [1/1] (0.80ns)   --->   "%sub_ln590_117 = sub i12 8, i12 %F2_134"   --->   Operation 5852 'sub' 'sub_ln590_117' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5853 [1/1] (0.37ns)   --->   "%sh_amt_134 = select i1 %icmp_ln590_117, i12 %add_ln590_117, i12 %sub_ln590_117"   --->   Operation 5853 'select' 'sh_amt_134' <Predicate = (!icmp_ln580_103)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln590_117 = sext i12 %sh_amt_134"   --->   Operation 5854 'sext' 'sext_ln590_117' <Predicate = (!icmp_ln580_103)> <Delay = 0.00>
ST_46 : Operation 5855 [1/1] (0.97ns)   --->   "%icmp_ln591_117 = icmp_eq  i12 %F2_134, i12 8"   --->   Operation 5855 'icmp' 'icmp_ln591_117' <Predicate = (!icmp_ln580_103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5856 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_117, void, void"   --->   Operation 5856 'br' 'br_ln191' <Predicate = (!icmp_ln580_103)> <Delay = 0.00>
ST_46 : Operation 5857 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_117, void, void"   --->   Operation 5857 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117)> <Delay = 0.00>
ST_46 : Operation 5858 [1/1] (0.00ns)   --->   "%trunc_ln611_8 = trunc i54 %man_V_194"   --->   Operation 5858 'trunc' 'trunc_ln611_8' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.00>
ST_46 : Operation 5859 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_134, i32 4, i32 11"   --->   Operation 5859 'partselect' 'tmp_194' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.00>
ST_46 : Operation 5860 [1/1] (0.84ns)   --->   "%icmp_ln612_50 = icmp_eq  i8 %tmp_194, i8 0"   --->   Operation 5860 'icmp' 'icmp_ln612_50' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5861 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_50, void %ap_fixed_base.exit5396.i, void"   --->   Operation 5861 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.57>
ST_46 : Operation 5862 [1/1] (0.00ns)   --->   "%sext_ln590_117cast = trunc i31 %sext_ln590_117"   --->   Operation 5862 'trunc' 'sext_ln590_117cast' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.00>
ST_46 : Operation 5863 [1/1] (0.90ns)   --->   "%shl_ln613_117 = shl i16 %trunc_ln611_8, i16 %sext_ln590_117cast"   --->   Operation 5863 'shl' 'shl_ln613_117' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5864 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5396.i"   --->   Operation 5864 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.57>
ST_46 : Operation 5865 [1/1] (0.97ns)   --->   "%icmp_ln594_117 = icmp_ult  i12 %sh_amt_134, i12 54"   --->   Operation 5865 'icmp' 'icmp_ln594_117' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5866 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_117, void, void"   --->   Operation 5866 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117)> <Delay = 0.00>
ST_46 : Operation 5867 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_101, i32 63"   --->   Operation 5867 'bitselect' 'tmp_196' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.00>
ST_46 : Operation 5868 [1/1] (0.17ns)   --->   "%select_ln597_50 = select i1 %tmp_196, i16 65535, i16 0"   --->   Operation 5868 'select' 'select_ln597_50' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 5869 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5396.i"   --->   Operation 5869 'br' 'br_ln0' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.57>
ST_46 : Operation 5870 [1/1] (0.00ns)   --->   "%trunc_ln595_101 = trunc i12 %sh_amt_134"   --->   Operation 5870 'trunc' 'trunc_ln595_101' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_46 : Operation 5871 [1/1] (0.00ns)   --->   "%zext_ln595_117 = zext i6 %trunc_ln595_101"   --->   Operation 5871 'zext' 'zext_ln595_117' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_46 : Operation 5872 [1/1] (1.50ns)   --->   "%ashr_ln595_117 = ashr i54 %man_V_194, i54 %zext_ln595_117"   --->   Operation 5872 'ashr' 'ashr_ln595_117' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5873 [1/1] (0.00ns)   --->   "%trunc_ln595_102 = trunc i54 %ashr_ln595_117"   --->   Operation 5873 'trunc' 'trunc_ln595_102' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_46 : Operation 5874 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5396.i"   --->   Operation 5874 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.57>
ST_46 : Operation 5875 [1/1] (0.00ns)   --->   "%trunc_ln592_50 = trunc i54 %man_V_194"   --->   Operation 5875 'trunc' 'trunc_ln592_50' <Predicate = (!icmp_ln580_103 & icmp_ln591_117)> <Delay = 0.00>
ST_46 : Operation 5876 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5396.i"   --->   Operation 5876 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & icmp_ln591_117)> <Delay = 0.57>

State 47 <SV = 15> <Delay = 4.28>
ST_47 : Operation 5877 [1/1] (0.00ns)   --->   "%storemerge5_i5395_i = phi i16 %trunc_ln592_50, void, i16 %select_ln597_50, void, i16 %trunc_ln595_102, void, i16 %shl_ln613_117, void, i16 0, void %ap_fixed_base.exit5425.i, i16 0, void"   --->   Operation 5877 'phi' 'storemerge5_i5395_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5878 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i4 %i_20" [src/QRD.cpp:224]   --->   Operation 5878 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5879 [1/1] (0.58ns)   --->   "%icmp_ln224 = icmp_eq  i3 %trunc_ln224, i3 4" [src/QRD.cpp:224]   --->   Operation 5879 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5880 [1/1] (0.00ns)   --->   "%ireg_102 = bitcast i64 %temp_c2_o1_13"   --->   Operation 5880 'bitcast' 'ireg_102' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5881 [1/1] (0.00ns)   --->   "%trunc_ln564_41 = trunc i64 %ireg_102"   --->   Operation 5881 'trunc' 'trunc_ln564_41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5882 [1/1] (0.00ns)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 5882 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5883 [1/1] (0.00ns)   --->   "%exp_tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_102, i32 52, i32 62"   --->   Operation 5883 'partselect' 'exp_tmp_123' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5884 [1/1] (0.00ns)   --->   "%zext_ln501_105 = zext i11 %exp_tmp_123"   --->   Operation 5884 'zext' 'zext_ln501_105' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5885 [1/1] (0.00ns)   --->   "%trunc_ln574_49 = trunc i64 %ireg_102"   --->   Operation 5885 'trunc' 'trunc_ln574_49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5886 [1/1] (0.00ns)   --->   "%p_Result_219 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_49"   --->   Operation 5886 'bitconcatenate' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5887 [1/1] (0.00ns)   --->   "%zext_ln578_105 = zext i53 %p_Result_219"   --->   Operation 5887 'zext' 'zext_ln578_105' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5888 [1/1] (1.10ns)   --->   "%man_V_222 = sub i54 0, i54 %zext_ln578_105"   --->   Operation 5888 'sub' 'man_V_222' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5889 [1/1] (0.40ns)   --->   "%man_V_225 = select i1 %p_Result_218, i54 %man_V_222, i54 %zext_ln578_105"   --->   Operation 5889 'select' 'man_V_225' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5890 [1/1] (1.13ns)   --->   "%icmp_ln580_105 = icmp_eq  i63 %trunc_ln564_41, i63 0"   --->   Operation 5890 'icmp' 'icmp_ln580_105' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5891 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %arrayidx758268.case.7.i, void %arrayidx753267.exit.thread.i" [src/QRD.cpp:224]   --->   Operation 5891 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5892 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_105, void, void %arrayidx758268.case.7.i.ap_fixed_base.exit5309.i_crit_edge"   --->   Operation 5892 'br' 'br_ln191' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5893 [1/1] (0.80ns)   --->   "%F2_140 = sub i12 1075, i12 %zext_ln501_105"   --->   Operation 5893 'sub' 'F2_140' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5894 [1/1] (0.97ns)   --->   "%icmp_ln590_119 = icmp_sgt  i12 %F2_140, i12 8"   --->   Operation 5894 'icmp' 'icmp_ln590_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5895 [1/1] (0.80ns)   --->   "%add_ln590_119 = add i12 %F2_140, i12 4088"   --->   Operation 5895 'add' 'add_ln590_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5896 [1/1] (0.80ns)   --->   "%sub_ln590_119 = sub i12 8, i12 %F2_140"   --->   Operation 5896 'sub' 'sub_ln590_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5897 [1/1] (0.37ns)   --->   "%sh_amt_140 = select i1 %icmp_ln590_119, i12 %add_ln590_119, i12 %sub_ln590_119"   --->   Operation 5897 'select' 'sh_amt_140' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5898 [1/1] (0.00ns)   --->   "%sext_ln590_119 = sext i12 %sh_amt_140"   --->   Operation 5898 'sext' 'sext_ln590_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 5899 [1/1] (0.97ns)   --->   "%icmp_ln591_119 = icmp_eq  i12 %F2_140, i12 8"   --->   Operation 5899 'icmp' 'icmp_ln591_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5900 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_119, void, void"   --->   Operation 5900 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 5901 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_119, void, void"   --->   Operation 5901 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119)> <Delay = 0.00>
ST_47 : Operation 5902 [1/1] (0.00ns)   --->   "%trunc_ln611_14 = trunc i54 %man_V_225"   --->   Operation 5902 'trunc' 'trunc_ln611_14' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_47 : Operation 5903 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_140, i32 4, i32 11"   --->   Operation 5903 'partselect' 'tmp_212' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_47 : Operation 5904 [1/1] (0.84ns)   --->   "%icmp_ln612_56 = icmp_eq  i8 %tmp_212, i8 0"   --->   Operation 5904 'icmp' 'icmp_ln612_56' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5905 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_56, void %.ap_fixed_base.exit5309.i_crit_edge, void"   --->   Operation 5905 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_47 : Operation 5906 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_67"   --->   Operation 5906 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & !icmp_ln612_56)> <Delay = 0.62>
ST_47 : Operation 5907 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5907 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & !icmp_ln612_56)> <Delay = 0.00>
ST_47 : Operation 5908 [1/1] (0.00ns)   --->   "%sext_ln590_119cast = trunc i31 %sext_ln590_119"   --->   Operation 5908 'trunc' 'sext_ln590_119cast' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.00>
ST_47 : Operation 5909 [1/1] (0.90ns)   --->   "%shl_ln613_119 = shl i16 %trunc_ln611_14, i16 %sext_ln590_119cast"   --->   Operation 5909 'shl' 'shl_ln613_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5910 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_119, i16 %HH_V_67"   --->   Operation 5910 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.62>
ST_47 : Operation 5911 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5911 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.00>
ST_47 : Operation 5912 [1/1] (0.97ns)   --->   "%icmp_ln594_119 = icmp_ult  i12 %sh_amt_140, i12 54"   --->   Operation 5912 'icmp' 'icmp_ln594_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5913 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_119, void, void"   --->   Operation 5913 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119)> <Delay = 0.00>
ST_47 : Operation 5914 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 5914 'bitselect' 'tmp_215' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5915 [1/1] (0.17ns)   --->   "%select_ln597_56 = select i1 %tmp_215, i16 65535, i16 0"   --->   Operation 5915 'select' 'select_ln597_56' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5916 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_56, i16 %HH_V_67"   --->   Operation 5916 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.62>
ST_47 : Operation 5917 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5917 'br' 'br_ln0' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5918 [1/1] (0.00ns)   --->   "%trunc_ln595_113 = trunc i12 %sh_amt_140"   --->   Operation 5918 'trunc' 'trunc_ln595_113' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5919 [1/1] (0.00ns)   --->   "%zext_ln595_119 = zext i6 %trunc_ln595_113"   --->   Operation 5919 'zext' 'zext_ln595_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5920 [1/1] (1.50ns)   --->   "%ashr_ln595_119 = ashr i54 %man_V_225, i54 %zext_ln595_119"   --->   Operation 5920 'ashr' 'ashr_ln595_119' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5921 [1/1] (0.00ns)   --->   "%trunc_ln595_114 = trunc i54 %ashr_ln595_119"   --->   Operation 5921 'trunc' 'trunc_ln595_114' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5922 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_114, i16 %HH_V_67"   --->   Operation 5922 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.62>
ST_47 : Operation 5923 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5923 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_47 : Operation 5924 [1/1] (0.00ns)   --->   "%trunc_ln592_56 = trunc i54 %man_V_225"   --->   Operation 5924 'trunc' 'trunc_ln592_56' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & icmp_ln591_119)> <Delay = 0.00>
ST_47 : Operation 5925 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_56, i16 %HH_V_67"   --->   Operation 5925 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & icmp_ln591_119)> <Delay = 0.62>
ST_47 : Operation 5926 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5926 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_105 & icmp_ln591_119)> <Delay = 0.00>
ST_47 : Operation 5927 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_67"   --->   Operation 5927 'store' 'store_ln191' <Predicate = (!icmp_ln224 & icmp_ln580_105)> <Delay = 0.62>
ST_47 : Operation 5928 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5309.i"   --->   Operation 5928 'br' 'br_ln191' <Predicate = (!icmp_ln224 & icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 5929 [1/1] (0.00ns)   --->   "%ireg_104 = bitcast i64 %temp_c2_o2_13"   --->   Operation 5929 'bitcast' 'ireg_104' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5930 [1/1] (0.00ns)   --->   "%trunc_ln564_50 = trunc i64 %ireg_104"   --->   Operation 5930 'trunc' 'trunc_ln564_50' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5931 [1/1] (0.00ns)   --->   "%p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_104, i32 63"   --->   Operation 5931 'bitselect' 'p_Result_222' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5932 [1/1] (0.00ns)   --->   "%exp_tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_104, i32 52, i32 62"   --->   Operation 5932 'partselect' 'exp_tmp_128' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5933 [1/1] (0.00ns)   --->   "%zext_ln501_109 = zext i11 %exp_tmp_128"   --->   Operation 5933 'zext' 'zext_ln501_109' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5934 [1/1] (0.00ns)   --->   "%trunc_ln574_58 = trunc i64 %ireg_104"   --->   Operation 5934 'trunc' 'trunc_ln574_58' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5935 [1/1] (0.00ns)   --->   "%p_Result_223 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_58"   --->   Operation 5935 'bitconcatenate' 'p_Result_223' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5936 [1/1] (0.00ns)   --->   "%zext_ln578_109 = zext i53 %p_Result_223"   --->   Operation 5936 'zext' 'zext_ln578_109' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5937 [1/1] (1.10ns)   --->   "%man_V_307 = sub i54 0, i54 %zext_ln578_109"   --->   Operation 5937 'sub' 'man_V_307' <Predicate = (!icmp_ln224)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5938 [1/1] (0.40ns)   --->   "%man_V_310 = select i1 %p_Result_222, i54 %man_V_307, i54 %zext_ln578_109"   --->   Operation 5938 'select' 'man_V_310' <Predicate = (!icmp_ln224)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5939 [1/1] (1.13ns)   --->   "%icmp_ln580_109 = icmp_eq  i63 %trunc_ln564_50, i63 0"   --->   Operation 5939 'icmp' 'icmp_ln580_109' <Predicate = (!icmp_ln224)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5940 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_109, void, void %ap_fixed_base.exit5309.i.arrayidx758268.exit.i_crit_edge"   --->   Operation 5940 'br' 'br_ln191' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5941 [1/1] (0.80ns)   --->   "%F2_150 = sub i12 1075, i12 %zext_ln501_109"   --->   Operation 5941 'sub' 'F2_150' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5942 [1/1] (0.97ns)   --->   "%icmp_ln590_121 = icmp_sgt  i12 %F2_150, i12 8"   --->   Operation 5942 'icmp' 'icmp_ln590_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5943 [1/1] (0.80ns)   --->   "%add_ln590_121 = add i12 %F2_150, i12 4088"   --->   Operation 5943 'add' 'add_ln590_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5944 [1/1] (0.80ns)   --->   "%sub_ln590_121 = sub i12 8, i12 %F2_150"   --->   Operation 5944 'sub' 'sub_ln590_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5945 [1/1] (0.37ns)   --->   "%sh_amt_150 = select i1 %icmp_ln590_121, i12 %add_ln590_121, i12 %sub_ln590_121"   --->   Operation 5945 'select' 'sh_amt_150' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5946 [1/1] (0.00ns)   --->   "%sext_ln590_121 = sext i12 %sh_amt_150"   --->   Operation 5946 'sext' 'sext_ln590_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.00>
ST_47 : Operation 5947 [1/1] (0.97ns)   --->   "%icmp_ln591_121 = icmp_eq  i12 %F2_150, i12 8"   --->   Operation 5947 'icmp' 'icmp_ln591_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5948 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_121, void, void"   --->   Operation 5948 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109)> <Delay = 0.00>
ST_47 : Operation 5949 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_121, void, void"   --->   Operation 5949 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121)> <Delay = 0.00>
ST_47 : Operation 5950 [1/1] (0.00ns)   --->   "%trunc_ln611_24 = trunc i54 %man_V_310"   --->   Operation 5950 'trunc' 'trunc_ln611_24' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_47 : Operation 5951 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_150, i32 4, i32 11"   --->   Operation 5951 'partselect' 'tmp_242' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_47 : Operation 5952 [1/1] (0.84ns)   --->   "%icmp_ln612_66 = icmp_eq  i8 %tmp_242, i8 0"   --->   Operation 5952 'icmp' 'icmp_ln612_66' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5953 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_66, void %.arrayidx758268.exit.i_crit_edge, void"   --->   Operation 5953 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_47 : Operation 5954 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp806_0_i"   --->   Operation 5954 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.62>
ST_47 : Operation 5955 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_65"   --->   Operation 5955 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.42>
ST_47 : Operation 5956 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 5956 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.42>
ST_47 : Operation 5957 [1/1] (0.00ns)   --->   "%sext_ln590_121cast = trunc i31 %sext_ln590_121"   --->   Operation 5957 'trunc' 'sext_ln590_121cast' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.00>
ST_47 : Operation 5958 [1/1] (0.90ns)   --->   "%shl_ln613_121 = shl i16 %trunc_ln611_24, i16 %sext_ln590_121cast"   --->   Operation 5958 'shl' 'shl_ln613_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5959 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_121, i16 %agg_tmp806_0_i"   --->   Operation 5959 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.62>
ST_47 : Operation 5960 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_65"   --->   Operation 5960 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.42>
ST_47 : Operation 5961 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 5961 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.42>
ST_47 : Operation 5962 [1/1] (0.97ns)   --->   "%icmp_ln594_121 = icmp_ult  i12 %sh_amt_150, i12 54"   --->   Operation 5962 'icmp' 'icmp_ln594_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5963 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_121, void, void"   --->   Operation 5963 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121)> <Delay = 0.00>
ST_47 : Operation 5964 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_104, i32 63"   --->   Operation 5964 'bitselect' 'tmp_244' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.00>
ST_47 : Operation 5965 [1/1] (0.17ns)   --->   "%select_ln597_66 = select i1 %tmp_244, i16 65535, i16 0"   --->   Operation 5965 'select' 'select_ln597_66' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5966 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_66, i16 %agg_tmp806_0_i"   --->   Operation 5966 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.62>
ST_47 : Operation 5967 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_65"   --->   Operation 5967 'store' 'store_ln0' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.42>
ST_47 : Operation 5968 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx758268.exit.i"   --->   Operation 5968 'br' 'br_ln0' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.42>
ST_47 : Operation 5969 [1/1] (0.00ns)   --->   "%trunc_ln595_133 = trunc i12 %sh_amt_150"   --->   Operation 5969 'trunc' 'trunc_ln595_133' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_47 : Operation 5970 [1/1] (0.00ns)   --->   "%zext_ln595_121 = zext i6 %trunc_ln595_133"   --->   Operation 5970 'zext' 'zext_ln595_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_47 : Operation 5971 [1/1] (1.50ns)   --->   "%ashr_ln595_121 = ashr i54 %man_V_310, i54 %zext_ln595_121"   --->   Operation 5971 'ashr' 'ashr_ln595_121' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5972 [1/1] (0.00ns)   --->   "%trunc_ln595_134 = trunc i54 %ashr_ln595_121"   --->   Operation 5972 'trunc' 'trunc_ln595_134' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_47 : Operation 5973 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_134, i16 %agg_tmp806_0_i"   --->   Operation 5973 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.62>
ST_47 : Operation 5974 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_65"   --->   Operation 5974 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.42>
ST_47 : Operation 5975 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 5975 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.42>
ST_47 : Operation 5976 [1/1] (0.00ns)   --->   "%trunc_ln592_66 = trunc i54 %man_V_310"   --->   Operation 5976 'trunc' 'trunc_ln592_66' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & icmp_ln591_121)> <Delay = 0.00>
ST_47 : Operation 5977 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_66, i16 %agg_tmp806_0_i"   --->   Operation 5977 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & icmp_ln591_121)> <Delay = 0.62>
ST_47 : Operation 5978 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_65"   --->   Operation 5978 'store' 'store_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & icmp_ln591_121)> <Delay = 0.42>
ST_47 : Operation 5979 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 5979 'br' 'br_ln191' <Predicate = (!icmp_ln224 & !icmp_ln580_109 & icmp_ln591_121)> <Delay = 0.42>
ST_47 : Operation 5980 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp806_0_i"   --->   Operation 5980 'store' 'store_ln191' <Predicate = (!icmp_ln224 & icmp_ln580_109)> <Delay = 0.62>
ST_47 : Operation 5981 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_65"   --->   Operation 5981 'store' 'store_ln191' <Predicate = (!icmp_ln224 & icmp_ln580_109)> <Delay = 0.42>
ST_47 : Operation 5982 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 5982 'br' 'br_ln191' <Predicate = (!icmp_ln224 & icmp_ln580_109)> <Delay = 0.42>
ST_47 : Operation 5983 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_105, void, void %arrayidx753267.exit.thread.i.ap_fixed_base.exit5367.i_crit_edge"   --->   Operation 5983 'br' 'br_ln191' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 5984 [1/1] (0.80ns)   --->   "%F2_139 = sub i12 1075, i12 %zext_ln501_105"   --->   Operation 5984 'sub' 'F2_139' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5985 [1/1] (0.97ns)   --->   "%icmp_ln590_118 = icmp_sgt  i12 %F2_139, i12 8"   --->   Operation 5985 'icmp' 'icmp_ln590_118' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5986 [1/1] (0.80ns)   --->   "%add_ln590_118 = add i12 %F2_139, i12 4088"   --->   Operation 5986 'add' 'add_ln590_118' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5987 [1/1] (0.80ns)   --->   "%sub_ln590_118 = sub i12 8, i12 %F2_139"   --->   Operation 5987 'sub' 'sub_ln590_118' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5988 [1/1] (0.37ns)   --->   "%sh_amt_139 = select i1 %icmp_ln590_118, i12 %add_ln590_118, i12 %sub_ln590_118"   --->   Operation 5988 'select' 'sh_amt_139' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln590_118 = sext i12 %sh_amt_139"   --->   Operation 5989 'sext' 'sext_ln590_118' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 5990 [1/1] (0.97ns)   --->   "%icmp_ln591_118 = icmp_eq  i12 %F2_139, i12 8"   --->   Operation 5990 'icmp' 'icmp_ln591_118' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5991 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_118, void, void"   --->   Operation 5991 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 5992 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_118, void, void"   --->   Operation 5992 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118)> <Delay = 0.00>
ST_47 : Operation 5993 [1/1] (0.00ns)   --->   "%trunc_ln611_13 = trunc i54 %man_V_225"   --->   Operation 5993 'trunc' 'trunc_ln611_13' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_47 : Operation 5994 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_139, i32 4, i32 11"   --->   Operation 5994 'partselect' 'tmp_211' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_47 : Operation 5995 [1/1] (0.84ns)   --->   "%icmp_ln612_55 = icmp_eq  i8 %tmp_211, i8 0"   --->   Operation 5995 'icmp' 'icmp_ln612_55' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5996 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_55, void %.ap_fixed_base.exit5367.i_crit_edge, void"   --->   Operation 5996 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_47 : Operation 5997 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_66"   --->   Operation 5997 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & !icmp_ln612_55)> <Delay = 0.62>
ST_47 : Operation 5998 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5367.i"   --->   Operation 5998 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & !icmp_ln612_55)> <Delay = 0.00>
ST_47 : Operation 5999 [1/1] (0.00ns)   --->   "%sext_ln590_118cast = trunc i31 %sext_ln590_118"   --->   Operation 5999 'trunc' 'sext_ln590_118cast' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.00>
ST_47 : Operation 6000 [1/1] (0.90ns)   --->   "%shl_ln613_118 = shl i16 %trunc_ln611_13, i16 %sext_ln590_118cast"   --->   Operation 6000 'shl' 'shl_ln613_118' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6001 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_118, i16 %HH_V_66"   --->   Operation 6001 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.62>
ST_47 : Operation 6002 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5367.i"   --->   Operation 6002 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.00>
ST_47 : Operation 6003 [1/1] (0.97ns)   --->   "%icmp_ln594_118 = icmp_ult  i12 %sh_amt_139, i12 54"   --->   Operation 6003 'icmp' 'icmp_ln594_118' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6004 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_118, void, void"   --->   Operation 6004 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118)> <Delay = 0.00>
ST_47 : Operation 6005 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 6005 'bitselect' 'tmp_214' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6006 [1/1] (0.17ns)   --->   "%select_ln597_55 = select i1 %tmp_214, i16 65535, i16 0"   --->   Operation 6006 'select' 'select_ln597_55' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6007 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_55, i16 %HH_V_66"   --->   Operation 6007 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.62>
ST_47 : Operation 6008 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5367.i"   --->   Operation 6008 'br' 'br_ln0' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6009 [1/1] (0.00ns)   --->   "%trunc_ln595_111 = trunc i12 %sh_amt_139"   --->   Operation 6009 'trunc' 'trunc_ln595_111' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6010 [1/1] (0.00ns)   --->   "%zext_ln595_118 = zext i6 %trunc_ln595_111"   --->   Operation 6010 'zext' 'zext_ln595_118' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6011 [1/1] (1.50ns)   --->   "%ashr_ln595_118 = ashr i54 %man_V_225, i54 %zext_ln595_118"   --->   Operation 6011 'ashr' 'ashr_ln595_118' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6012 [1/1] (0.00ns)   --->   "%trunc_ln595_112 = trunc i54 %ashr_ln595_118"   --->   Operation 6012 'trunc' 'trunc_ln595_112' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6013 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_112, i16 %HH_V_66"   --->   Operation 6013 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.62>
ST_47 : Operation 6014 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5367.i"   --->   Operation 6014 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_47 : Operation 6015 [1/1] (0.00ns)   --->   "%trunc_ln592_55 = trunc i54 %man_V_225"   --->   Operation 6015 'trunc' 'trunc_ln592_55' <Predicate = (icmp_ln224 & !icmp_ln580_105 & icmp_ln591_118)> <Delay = 0.00>
ST_47 : Operation 6016 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_55, i16 %HH_V_66"   --->   Operation 6016 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & icmp_ln591_118)> <Delay = 0.62>
ST_47 : Operation 6017 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5367.i"   --->   Operation 6017 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_105 & icmp_ln591_118)> <Delay = 0.00>
ST_47 : Operation 6018 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_66"   --->   Operation 6018 'store' 'store_ln191' <Predicate = (icmp_ln224 & icmp_ln580_105)> <Delay = 0.62>
ST_47 : Operation 6019 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5367.i"   --->   Operation 6019 'br' 'br_ln191' <Predicate = (icmp_ln224 & icmp_ln580_105)> <Delay = 0.00>
ST_47 : Operation 6020 [1/1] (0.00ns)   --->   "%ireg_103 = bitcast i64 %temp_c2_o2_13"   --->   Operation 6020 'bitcast' 'ireg_103' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6021 [1/1] (0.00ns)   --->   "%trunc_ln564_49 = trunc i64 %ireg_103"   --->   Operation 6021 'trunc' 'trunc_ln564_49' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6022 [1/1] (0.00ns)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_103, i32 63"   --->   Operation 6022 'bitselect' 'p_Result_220' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6023 [1/1] (0.00ns)   --->   "%exp_tmp_127 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_103, i32 52, i32 62"   --->   Operation 6023 'partselect' 'exp_tmp_127' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6024 [1/1] (0.00ns)   --->   "%zext_ln501_108 = zext i11 %exp_tmp_127"   --->   Operation 6024 'zext' 'zext_ln501_108' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6025 [1/1] (0.00ns)   --->   "%trunc_ln574_57 = trunc i64 %ireg_103"   --->   Operation 6025 'trunc' 'trunc_ln574_57' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6026 [1/1] (0.00ns)   --->   "%p_Result_221 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_57"   --->   Operation 6026 'bitconcatenate' 'p_Result_221' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6027 [1/1] (0.00ns)   --->   "%zext_ln578_108 = zext i53 %p_Result_221"   --->   Operation 6027 'zext' 'zext_ln578_108' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6028 [1/1] (1.10ns)   --->   "%man_V_298 = sub i54 0, i54 %zext_ln578_108"   --->   Operation 6028 'sub' 'man_V_298' <Predicate = (icmp_ln224)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6029 [1/1] (0.40ns)   --->   "%man_V_301 = select i1 %p_Result_220, i54 %man_V_298, i54 %zext_ln578_108"   --->   Operation 6029 'select' 'man_V_301' <Predicate = (icmp_ln224)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6030 [1/1] (1.13ns)   --->   "%icmp_ln580_108 = icmp_eq  i63 %trunc_ln564_49, i63 0"   --->   Operation 6030 'icmp' 'icmp_ln580_108' <Predicate = (icmp_ln224)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6031 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_108, void, void %ap_fixed_base.exit5367.i.arrayidx758268.exit.i_crit_edge"   --->   Operation 6031 'br' 'br_ln191' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_47 : Operation 6032 [1/1] (0.80ns)   --->   "%F2_149 = sub i12 1075, i12 %zext_ln501_108"   --->   Operation 6032 'sub' 'F2_149' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6033 [1/1] (0.97ns)   --->   "%icmp_ln590_120 = icmp_sgt  i12 %F2_149, i12 8"   --->   Operation 6033 'icmp' 'icmp_ln590_120' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6034 [1/1] (0.80ns)   --->   "%add_ln590_120 = add i12 %F2_149, i12 4088"   --->   Operation 6034 'add' 'add_ln590_120' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6035 [1/1] (0.80ns)   --->   "%sub_ln590_120 = sub i12 8, i12 %F2_149"   --->   Operation 6035 'sub' 'sub_ln590_120' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6036 [1/1] (0.37ns)   --->   "%sh_amt_149 = select i1 %icmp_ln590_120, i12 %add_ln590_120, i12 %sub_ln590_120"   --->   Operation 6036 'select' 'sh_amt_149' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6037 [1/1] (0.00ns)   --->   "%sext_ln590_120 = sext i12 %sh_amt_149"   --->   Operation 6037 'sext' 'sext_ln590_120' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.00>
ST_47 : Operation 6038 [1/1] (0.97ns)   --->   "%icmp_ln591_120 = icmp_eq  i12 %F2_149, i12 8"   --->   Operation 6038 'icmp' 'icmp_ln591_120' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6039 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_120, void, void"   --->   Operation 6039 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108)> <Delay = 0.00>
ST_47 : Operation 6040 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_120, void, void"   --->   Operation 6040 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120)> <Delay = 0.00>
ST_47 : Operation 6041 [1/1] (0.00ns)   --->   "%trunc_ln611_23 = trunc i54 %man_V_301"   --->   Operation 6041 'trunc' 'trunc_ln611_23' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_47 : Operation 6042 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_149, i32 4, i32 11"   --->   Operation 6042 'partselect' 'tmp_241' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_47 : Operation 6043 [1/1] (0.84ns)   --->   "%icmp_ln612_65 = icmp_eq  i8 %tmp_241, i8 0"   --->   Operation 6043 'icmp' 'icmp_ln612_65' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6044 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_65, void %.arrayidx758268.exit.i_crit_edge1159, void"   --->   Operation 6044 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_47 : Operation 6045 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_68"   --->   Operation 6045 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.62>
ST_47 : Operation 6046 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_64"   --->   Operation 6046 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.42>
ST_47 : Operation 6047 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 6047 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.42>
ST_47 : Operation 6048 [1/1] (0.00ns)   --->   "%sext_ln590_120cast = trunc i31 %sext_ln590_120"   --->   Operation 6048 'trunc' 'sext_ln590_120cast' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.00>
ST_47 : Operation 6049 [1/1] (0.90ns)   --->   "%shl_ln613_120 = shl i16 %trunc_ln611_23, i16 %sext_ln590_120cast"   --->   Operation 6049 'shl' 'shl_ln613_120' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6050 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_120, i16 %HH_V_68"   --->   Operation 6050 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.62>
ST_47 : Operation 6051 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_64"   --->   Operation 6051 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.42>
ST_47 : Operation 6052 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 6052 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.42>
ST_47 : Operation 6053 [1/1] (0.97ns)   --->   "%icmp_ln594_120 = icmp_ult  i12 %sh_amt_149, i12 54"   --->   Operation 6053 'icmp' 'icmp_ln594_120' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6054 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_120, void, void"   --->   Operation 6054 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120)> <Delay = 0.00>
ST_47 : Operation 6055 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_103, i32 63"   --->   Operation 6055 'bitselect' 'tmp_243' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.00>
ST_47 : Operation 6056 [1/1] (0.17ns)   --->   "%select_ln597_65 = select i1 %tmp_243, i16 65535, i16 0"   --->   Operation 6056 'select' 'select_ln597_65' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6057 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_65, i16 %HH_V_68"   --->   Operation 6057 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.62>
ST_47 : Operation 6058 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_V_64"   --->   Operation 6058 'store' 'store_ln0' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.42>
ST_47 : Operation 6059 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx758268.exit.i"   --->   Operation 6059 'br' 'br_ln0' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.42>
ST_47 : Operation 6060 [1/1] (0.00ns)   --->   "%trunc_ln595_131 = trunc i12 %sh_amt_149"   --->   Operation 6060 'trunc' 'trunc_ln595_131' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_47 : Operation 6061 [1/1] (0.00ns)   --->   "%zext_ln595_120 = zext i6 %trunc_ln595_131"   --->   Operation 6061 'zext' 'zext_ln595_120' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_47 : Operation 6062 [1/1] (1.50ns)   --->   "%ashr_ln595_120 = ashr i54 %man_V_301, i54 %zext_ln595_120"   --->   Operation 6062 'ashr' 'ashr_ln595_120' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6063 [1/1] (0.00ns)   --->   "%trunc_ln595_132 = trunc i54 %ashr_ln595_120"   --->   Operation 6063 'trunc' 'trunc_ln595_132' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_47 : Operation 6064 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_132, i16 %HH_V_68"   --->   Operation 6064 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.62>
ST_47 : Operation 6065 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_64"   --->   Operation 6065 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.42>
ST_47 : Operation 6066 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 6066 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.42>
ST_47 : Operation 6067 [1/1] (0.00ns)   --->   "%trunc_ln592_65 = trunc i54 %man_V_301"   --->   Operation 6067 'trunc' 'trunc_ln592_65' <Predicate = (icmp_ln224 & !icmp_ln580_108 & icmp_ln591_120)> <Delay = 0.00>
ST_47 : Operation 6068 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_65, i16 %HH_V_68"   --->   Operation 6068 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & icmp_ln591_120)> <Delay = 0.62>
ST_47 : Operation 6069 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_64"   --->   Operation 6069 'store' 'store_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & icmp_ln591_120)> <Delay = 0.42>
ST_47 : Operation 6070 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 6070 'br' 'br_ln191' <Predicate = (icmp_ln224 & !icmp_ln580_108 & icmp_ln591_120)> <Delay = 0.42>
ST_47 : Operation 6071 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_68"   --->   Operation 6071 'store' 'store_ln191' <Predicate = (icmp_ln224 & icmp_ln580_108)> <Delay = 0.62>
ST_47 : Operation 6072 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_V_64"   --->   Operation 6072 'store' 'store_ln191' <Predicate = (icmp_ln224 & icmp_ln580_108)> <Delay = 0.42>
ST_47 : Operation 6073 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx758268.exit.i"   --->   Operation 6073 'br' 'br_ln191' <Predicate = (icmp_ln224 & icmp_ln580_108)> <Delay = 0.42>

State 48 <SV = 16> <Delay = 1.22>
ST_48 : Operation 6074 [1/1] (0.00ns)   --->   "%p_0_0_033412063313131333137_i = phi i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %agg_tmp785_0_i, void, i16 %agg_tmp785_0_i, void, i16 %agg_tmp785_0_i, void, i16 %agg_tmp785_0_i, void, i16 %storemerge5_i5395_i, void %ap_fixed_base.exit5367.i.arrayidx758268.exit.i_crit_edge, i16 %storemerge5_i5395_i, void %.arrayidx758268.exit.i_crit_edge1159, i16 %agg_tmp785_0_i, void %ap_fixed_base.exit5309.i.arrayidx758268.exit.i_crit_edge, i16 %agg_tmp785_0_i, void %.arrayidx758268.exit.i_crit_edge"   --->   Operation 6074 'phi' 'p_0_0_033412063313131333137_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6075 [1/1] (0.00ns)   --->   "%p_0_0_033412065313031343136_i = phi i16 %agg_tmp788_0_i, void, i16 %agg_tmp788_0_i, void, i16 %agg_tmp788_0_i, void, i16 %agg_tmp788_0_i, void, i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %storemerge5_i5395_i, void, i16 %agg_tmp788_0_i, void %ap_fixed_base.exit5367.i.arrayidx758268.exit.i_crit_edge, i16 %agg_tmp788_0_i, void %.arrayidx758268.exit.i_crit_edge1159, i16 %storemerge5_i5395_i, void %ap_fixed_base.exit5309.i.arrayidx758268.exit.i_crit_edge, i16 %storemerge5_i5395_i, void %.arrayidx758268.exit.i_crit_edge"   --->   Operation 6075 'phi' 'p_0_0_033412065313031343136_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6076 [1/1] (0.79ns)   --->   "%add_ln221 = add i4 %i_20, i4 2" [src/QRD.cpp:221]   --->   Operation 6076 'add' 'add_ln221' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6077 [1/1] (0.42ns)   --->   "%store_ln221 = store i4 %add_ln221, i4 %i_17" [src/QRD.cpp:221]   --->   Operation 6077 'store' 'store_ln221' <Predicate = true> <Delay = 0.42>
ST_48 : Operation 6078 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2639.i"   --->   Operation 6078 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 12> <Delay = 17.9>
ST_49 : Operation 6079 [1/1] (0.00ns)   --->   "%HH_V_66_load = load i16 %HH_V_66" [src/QRD.cpp:229]   --->   Operation 6079 'load' 'HH_V_66_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6080 [1/1] (0.00ns)   --->   "%HH_V_67_load = load i16 %HH_V_67" [src/QRD.cpp:229]   --->   Operation 6080 'load' 'HH_V_67_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6081 [1/1] (0.00ns)   --->   "%HH_V_68_load = load i16 %HH_V_68" [src/QRD.cpp:230]   --->   Operation 6081 'load' 'HH_V_68_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6082 [1/1] (0.00ns)   --->   "%agg_tmp806_0_i_load = load i16 %agg_tmp806_0_i" [src/QRD.cpp:230]   --->   Operation 6082 'load' 'agg_tmp806_0_i_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6083 [1/2] (9.11ns)   --->   "%call_ret33_i = call i128 @CORDIC_V, i16 %agg_tmp785_0_i, i16 %agg_tmp788_0_i, i8 %cordic_phase_V30" [src/QRD.cpp:228]   --->   Operation 6083 'call' 'call_ret33_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 6084 [1/1] (0.00ns)   --->   "%temp_c1_o1_15 = extractvalue i128 %call_ret33_i" [src/QRD.cpp:228]   --->   Operation 6084 'extractvalue' 'temp_c1_o1_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6085 [1/1] (0.00ns)   --->   "%temp_c1_o2_7 = extractvalue i128 %call_ret33_i" [src/QRD.cpp:228]   --->   Operation 6085 'extractvalue' 'temp_c1_o2_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6086 [1/1] (0.00ns)   --->   "%bitcast_ln229 = bitcast i64 %temp_c1_o2_7" [src/QRD.cpp:229]   --->   Operation 6086 'bitcast' 'bitcast_ln229' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6087 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i64 %bitcast_ln229" [src/QRD.cpp:229]   --->   Operation 6087 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6088 [1/1] (0.37ns)   --->   "%ireg_105 = xor i64 %bitcast_ln229, i64 9223372036854775808" [src/QRD.cpp:229]   --->   Operation 6088 'xor' 'ireg_105' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6089 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln229, i32 63"   --->   Operation 6089 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6090 [1/1] (0.00ns)   --->   "%exp_tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_105, i32 52, i32 62"   --->   Operation 6090 'partselect' 'exp_tmp_113' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6091 [1/1] (0.00ns)   --->   "%zext_ln501_101 = zext i11 %exp_tmp_113"   --->   Operation 6091 'zext' 'zext_ln501_101' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6092 [1/1] (0.00ns)   --->   "%trunc_ln574_38 = trunc i64 %ireg_105"   --->   Operation 6092 'trunc' 'trunc_ln574_38' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6093 [1/1] (0.00ns)   --->   "%p_Result_224 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_38"   --->   Operation 6093 'bitconcatenate' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6094 [1/1] (0.00ns)   --->   "%zext_ln578_101 = zext i53 %p_Result_224"   --->   Operation 6094 'zext' 'zext_ln578_101' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6095 [1/1] (1.10ns)   --->   "%man_V_125 = sub i54 0, i54 %zext_ln578_101"   --->   Operation 6095 'sub' 'man_V_125' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6096 [1/1] (0.40ns)   --->   "%man_V_128 = select i1 %tmp_156, i54 %zext_ln578_101, i54 %man_V_125"   --->   Operation 6096 'select' 'man_V_128' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6097 [1/1] (1.13ns)   --->   "%icmp_ln580_101 = icmp_eq  i63 %trunc_ln229, i63 0"   --->   Operation 6097 'icmp' 'icmp_ln580_101' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6098 [1/1] (0.80ns)   --->   "%F2_123 = sub i12 1075, i12 %zext_ln501_101"   --->   Operation 6098 'sub' 'F2_123' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6099 [1/1] (0.97ns)   --->   "%icmp_ln590_109 = icmp_sgt  i12 %F2_123, i12 8"   --->   Operation 6099 'icmp' 'icmp_ln590_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6100 [1/1] (0.80ns)   --->   "%add_ln590_109 = add i12 %F2_123, i12 4088"   --->   Operation 6100 'add' 'add_ln590_109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6101 [1/1] (0.80ns)   --->   "%sub_ln590_109 = sub i12 8, i12 %F2_123"   --->   Operation 6101 'sub' 'sub_ln590_109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6102 [1/1] (0.37ns)   --->   "%sh_amt_123 = select i1 %icmp_ln590_109, i12 %add_ln590_109, i12 %sub_ln590_109"   --->   Operation 6102 'select' 'sh_amt_123' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%sext_ln590_109 = sext i12 %sh_amt_123"   --->   Operation 6103 'sext' 'sext_ln590_109' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6104 [1/1] (0.97ns)   --->   "%icmp_ln591_109 = icmp_eq  i12 %F2_123, i12 8"   --->   Operation 6104 'icmp' 'icmp_ln591_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6105 [1/1] (0.00ns)   --->   "%trunc_ln592_37 = trunc i54 %man_V_128"   --->   Operation 6105 'trunc' 'trunc_ln592_37' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6106 [1/1] (0.97ns)   --->   "%icmp_ln594_109 = icmp_ult  i12 %sh_amt_123, i12 54"   --->   Operation 6106 'icmp' 'icmp_ln594_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6107 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_123, i32 4, i32 11"   --->   Operation 6107 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6108 [1/1] (0.84ns)   --->   "%icmp_ln612_37 = icmp_eq  i8 %tmp_157, i8 0"   --->   Operation 6108 'icmp' 'icmp_ln612_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%trunc_ln595_73 = trunc i12 %sh_amt_123"   --->   Operation 6109 'trunc' 'trunc_ln595_73' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%zext_ln595_109 = zext i6 %trunc_ln595_73"   --->   Operation 6110 'zext' 'zext_ln595_109' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%ashr_ln595_109 = ashr i54 %man_V_128, i54 %zext_ln595_109"   --->   Operation 6111 'ashr' 'ashr_ln595_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6112 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%trunc_ln595_74 = trunc i54 %ashr_ln595_109"   --->   Operation 6112 'trunc' 'trunc_ln595_74' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_105, i32 63"   --->   Operation 6113 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6114 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%select_ln597_36 = select i1 %tmp_158, i16 65535, i16 0"   --->   Operation 6114 'select' 'select_ln597_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%sext_ln590_109cast = trunc i31 %sext_ln590_109"   --->   Operation 6115 'trunc' 'sext_ln590_109cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%shl_ln613_109 = shl i16 %trunc_ln592_37, i16 %sext_ln590_109cast"   --->   Operation 6116 'shl' 'shl_ln613_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%xor_ln580_35 = xor i1 %icmp_ln580_101, i1 1"   --->   Operation 6117 'xor' 'xor_ln580_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln591_35 = and i1 %icmp_ln591_109, i1 %xor_ln580_35"   --->   Operation 6118 'and' 'and_ln591_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%select_ln591_3 = select i1 %and_ln591_35, i16 %trunc_ln592_37, i16 0"   --->   Operation 6119 'select' 'select_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6120 [1/1] (0.28ns)   --->   "%or_ln591_35 = or i1 %icmp_ln580_101, i1 %icmp_ln591_109"   --->   Operation 6120 'or' 'or_ln591_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6121 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_35)   --->   "%xor_ln591_35 = xor i1 %or_ln591_35, i1 1"   --->   Operation 6121 'xor' 'xor_ln591_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6122 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_35 = and i1 %icmp_ln590_109, i1 %xor_ln591_35"   --->   Operation 6122 'and' 'and_ln590_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%xor_ln594_5 = xor i1 %icmp_ln594_109, i1 1"   --->   Operation 6123 'xor' 'xor_ln594_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_40 = and i1 %and_ln590_35, i1 %xor_ln594_5"   --->   Operation 6124 'and' 'and_ln594_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_6 = select i1 %and_ln594_40, i16 %select_ln597_36, i16 %select_ln591_3"   --->   Operation 6125 'select' 'select_ln594_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_41 = and i1 %and_ln590_35, i1 %icmp_ln594_109"   --->   Operation 6126 'and' 'and_ln594_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6127 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_7 = select i1 %and_ln594_41, i16 %trunc_ln595_74, i16 %select_ln594_6"   --->   Operation 6127 'select' 'select_ln594_7' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_35)   --->   "%or_ln590_35 = or i1 %or_ln591_35, i1 %icmp_ln590_109"   --->   Operation 6128 'or' 'or_ln590_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_35)   --->   "%xor_ln590_35 = xor i1 %or_ln590_35, i1 1"   --->   Operation 6129 'xor' 'xor_ln590_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6130 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_35 = and i1 %icmp_ln612_37, i1 %xor_ln590_35"   --->   Operation 6130 'and' 'and_ln612_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%select_ln612_11 = select i1 %and_ln612_35, i16 %shl_ln613_109, i16 %select_ln594_7"   --->   Operation 6131 'select' 'select_ln612_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6132 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_157 = select i1 %icmp_ln580_101, i16 0, i16 %select_ln612_11"   --->   Operation 6132 'select' 'select_ln580_157' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6133 [2/2] (2.59ns)   --->   "%call_ret35_i = call i128 @CORDIC_R, i16 %HH_V_66_load, i16 %HH_V_67_load, i16 %select_ln580_157, i8 %cordic_phase_V" [src/QRD.cpp:229]   --->   Operation 6133 'call' 'call_ret35_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 6134 [2/2] (2.59ns)   --->   "%call_ret36_i = call i128 @CORDIC_R, i16 %HH_V_68_load, i16 %agg_tmp806_0_i_load, i16 %select_ln580_157, i8 %cordic_phase_V" [src/QRD.cpp:230]   --->   Operation 6134 'call' 'call_ret36_i' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 6135 [1/1] (0.00ns)   --->   "%ireg_106 = bitcast i64 %temp_c1_o1_15"   --->   Operation 6135 'bitcast' 'ireg_106' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6136 [1/1] (0.00ns)   --->   "%trunc_ln564_32 = trunc i64 %ireg_106"   --->   Operation 6136 'trunc' 'trunc_ln564_32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6137 [1/1] (0.00ns)   --->   "%p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_106, i32 63"   --->   Operation 6137 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6138 [1/1] (0.00ns)   --->   "%exp_tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_106, i32 52, i32 62"   --->   Operation 6138 'partselect' 'exp_tmp_114' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6139 [1/1] (0.00ns)   --->   "%zext_ln501_102 = zext i11 %exp_tmp_114"   --->   Operation 6139 'zext' 'zext_ln501_102' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6140 [1/1] (0.00ns)   --->   "%trunc_ln574_39 = trunc i64 %ireg_106"   --->   Operation 6140 'trunc' 'trunc_ln574_39' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6141 [1/1] (0.00ns)   --->   "%p_Result_226 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_39"   --->   Operation 6141 'bitconcatenate' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6142 [1/1] (0.00ns)   --->   "%zext_ln578_102 = zext i53 %p_Result_226"   --->   Operation 6142 'zext' 'zext_ln578_102' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6143 [1/1] (1.10ns)   --->   "%man_V_134 = sub i54 0, i54 %zext_ln578_102"   --->   Operation 6143 'sub' 'man_V_134' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6144 [1/1] (0.40ns)   --->   "%man_V_137 = select i1 %p_Result_225, i54 %man_V_134, i54 %zext_ln578_102"   --->   Operation 6144 'select' 'man_V_137' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6145 [1/1] (1.13ns)   --->   "%icmp_ln580_102 = icmp_eq  i63 %trunc_ln564_32, i63 0"   --->   Operation 6145 'icmp' 'icmp_ln580_102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6146 [1/1] (0.80ns)   --->   "%F2_124 = sub i12 1075, i12 %zext_ln501_102"   --->   Operation 6146 'sub' 'F2_124' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6147 [1/1] (0.97ns)   --->   "%icmp_ln590_110 = icmp_sgt  i12 %F2_124, i12 8"   --->   Operation 6147 'icmp' 'icmp_ln590_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6148 [1/1] (0.80ns)   --->   "%add_ln590_110 = add i12 %F2_124, i12 4088"   --->   Operation 6148 'add' 'add_ln590_110' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6149 [1/1] (0.80ns)   --->   "%sub_ln590_110 = sub i12 8, i12 %F2_124"   --->   Operation 6149 'sub' 'sub_ln590_110' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6150 [1/1] (0.37ns)   --->   "%sh_amt_124 = select i1 %icmp_ln590_110, i12 %add_ln590_110, i12 %sub_ln590_110"   --->   Operation 6150 'select' 'sh_amt_124' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%sext_ln590_110 = sext i12 %sh_amt_124"   --->   Operation 6151 'sext' 'sext_ln590_110' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6152 [1/1] (0.97ns)   --->   "%icmp_ln591_110 = icmp_eq  i12 %F2_124, i12 8"   --->   Operation 6152 'icmp' 'icmp_ln591_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6153 [1/1] (0.00ns)   --->   "%trunc_ln592_38 = trunc i54 %man_V_137"   --->   Operation 6153 'trunc' 'trunc_ln592_38' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6154 [1/1] (0.97ns)   --->   "%icmp_ln594_110 = icmp_ult  i12 %sh_amt_124, i12 54"   --->   Operation 6154 'icmp' 'icmp_ln594_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6155 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_124, i32 4, i32 11"   --->   Operation 6155 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6156 [1/1] (0.84ns)   --->   "%icmp_ln612_38 = icmp_eq  i8 %tmp_160, i8 0"   --->   Operation 6156 'icmp' 'icmp_ln612_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%trunc_ln595_75 = trunc i12 %sh_amt_124"   --->   Operation 6157 'trunc' 'trunc_ln595_75' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%zext_ln595_110 = zext i6 %trunc_ln595_75"   --->   Operation 6158 'zext' 'zext_ln595_110' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%ashr_ln595_110 = ashr i54 %man_V_137, i54 %zext_ln595_110"   --->   Operation 6159 'ashr' 'ashr_ln595_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%trunc_ln595_76 = trunc i54 %ashr_ln595_110"   --->   Operation 6160 'trunc' 'trunc_ln595_76' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_106, i32 63"   --->   Operation 6161 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%select_ln597_37 = select i1 %tmp_161, i16 65535, i16 0"   --->   Operation 6162 'select' 'select_ln597_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%sext_ln590_110cast = trunc i31 %sext_ln590_110"   --->   Operation 6163 'trunc' 'sext_ln590_110cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%shl_ln613_110 = shl i16 %trunc_ln592_38, i16 %sext_ln590_110cast"   --->   Operation 6164 'shl' 'shl_ln613_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%xor_ln580_36 = xor i1 %icmp_ln580_102, i1 1"   --->   Operation 6165 'xor' 'xor_ln580_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%and_ln591_36 = and i1 %icmp_ln591_110, i1 %xor_ln580_36"   --->   Operation 6166 'and' 'and_ln591_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6167 [1/1] (0.28ns)   --->   "%or_ln591_36 = or i1 %icmp_ln580_102, i1 %icmp_ln591_110"   --->   Operation 6167 'or' 'or_ln591_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_36)   --->   "%xor_ln591_36 = xor i1 %or_ln591_36, i1 1"   --->   Operation 6168 'xor' 'xor_ln591_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6169 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_36 = and i1 %icmp_ln590_110, i1 %xor_ln591_36"   --->   Operation 6169 'and' 'and_ln590_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_159)   --->   "%and_ln594_42 = and i1 %and_ln590_36, i1 %icmp_ln594_110"   --->   Operation 6170 'and' 'and_ln594_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%or_ln590_36 = or i1 %or_ln591_36, i1 %icmp_ln590_110"   --->   Operation 6171 'or' 'or_ln590_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%xor_ln590_36 = xor i1 %or_ln590_36, i1 1"   --->   Operation 6172 'xor' 'xor_ln590_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%and_ln612_36 = and i1 %icmp_ln612_38, i1 %xor_ln590_36"   --->   Operation 6173 'and' 'and_ln612_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%select_ln580_158 = select i1 %icmp_ln580_102, i16 0, i16 %shl_ln613_110"   --->   Operation 6174 'select' 'select_ln580_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6175 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_61 = or i1 %icmp_ln580_102, i1 %and_ln612_36"   --->   Operation 6175 'or' 'or_ln580_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6176 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_159 = select i1 %and_ln594_42, i16 %trunc_ln595_76, i16 %select_ln597_37"   --->   Operation 6176 'select' 'select_ln580_159' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6177 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_160 = select i1 %and_ln591_36, i16 %trunc_ln592_38, i16 0"   --->   Operation 6177 'select' 'select_ln580_160' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6178 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_161 = select i1 %or_ln580_61, i16 %select_ln580_158, i16 %select_ln580_159"   --->   Operation 6178 'select' 'select_ln580_161' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node HH_V_85)   --->   "%or_ln580_62 = or i1 %or_ln580_61, i1 %and_ln590_36"   --->   Operation 6179 'or' 'or_ln580_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6180 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_85 = select i1 %or_ln580_62, i16 %select_ln580_161, i16 %select_ln580_160"   --->   Operation 6180 'select' 'HH_V_85' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 13> <Delay = 18.6>
ST_50 : Operation 6181 [1/2] (9.11ns)   --->   "%call_ret35_i = call i128 @CORDIC_R, i16 %HH_V_66_load, i16 %HH_V_67_load, i16 %select_ln580_157, i8 %cordic_phase_V" [src/QRD.cpp:229]   --->   Operation 6181 'call' 'call_ret35_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 6182 [1/1] (0.00ns)   --->   "%temp_c2_o1_14 = extractvalue i128 %call_ret35_i" [src/QRD.cpp:229]   --->   Operation 6182 'extractvalue' 'temp_c2_o1_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6183 [1/1] (0.00ns)   --->   "%temp_c2_o2_14 = extractvalue i128 %call_ret35_i" [src/QRD.cpp:229]   --->   Operation 6183 'extractvalue' 'temp_c2_o2_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6184 [1/2] (9.11ns)   --->   "%call_ret36_i = call i128 @CORDIC_R, i16 %HH_V_68_load, i16 %agg_tmp806_0_i_load, i16 %select_ln580_157, i8 %cordic_phase_V" [src/QRD.cpp:230]   --->   Operation 6184 'call' 'call_ret36_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 6185 [1/1] (0.00ns)   --->   "%temp_c3_o1_12 = extractvalue i128 %call_ret36_i" [src/QRD.cpp:230]   --->   Operation 6185 'extractvalue' 'temp_c3_o1_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6186 [1/1] (0.00ns)   --->   "%temp_c3_o2_12 = extractvalue i128 %call_ret36_i" [src/QRD.cpp:230]   --->   Operation 6186 'extractvalue' 'temp_c3_o2_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6187 [1/1] (0.00ns)   --->   "%ireg_107 = bitcast i64 %temp_c2_o1_14"   --->   Operation 6187 'bitcast' 'ireg_107' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6188 [1/1] (0.00ns)   --->   "%trunc_ln564_33 = trunc i64 %ireg_107"   --->   Operation 6188 'trunc' 'trunc_ln564_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6189 [1/1] (0.00ns)   --->   "%p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_107, i32 63"   --->   Operation 6189 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6190 [1/1] (0.00ns)   --->   "%exp_tmp_115 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_107, i32 52, i32 62"   --->   Operation 6190 'partselect' 'exp_tmp_115' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6191 [1/1] (0.00ns)   --->   "%zext_ln501_104 = zext i11 %exp_tmp_115"   --->   Operation 6191 'zext' 'zext_ln501_104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6192 [1/1] (0.00ns)   --->   "%trunc_ln574_40 = trunc i64 %ireg_107"   --->   Operation 6192 'trunc' 'trunc_ln574_40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6193 [1/1] (0.00ns)   --->   "%p_Result_228 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_40"   --->   Operation 6193 'bitconcatenate' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6194 [1/1] (0.00ns)   --->   "%zext_ln578_104 = zext i53 %p_Result_228"   --->   Operation 6194 'zext' 'zext_ln578_104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6195 [1/1] (1.10ns)   --->   "%man_V_141 = sub i54 0, i54 %zext_ln578_104"   --->   Operation 6195 'sub' 'man_V_141' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6196 [1/1] (0.40ns)   --->   "%man_V_142 = select i1 %p_Result_227, i54 %man_V_141, i54 %zext_ln578_104"   --->   Operation 6196 'select' 'man_V_142' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6197 [1/1] (1.13ns)   --->   "%icmp_ln580_104 = icmp_eq  i63 %trunc_ln564_33, i63 0"   --->   Operation 6197 'icmp' 'icmp_ln580_104' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6198 [1/1] (0.80ns)   --->   "%F2_125 = sub i12 1075, i12 %zext_ln501_104"   --->   Operation 6198 'sub' 'F2_125' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6199 [1/1] (0.97ns)   --->   "%icmp_ln590_111 = icmp_sgt  i12 %F2_125, i12 8"   --->   Operation 6199 'icmp' 'icmp_ln590_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6200 [1/1] (0.80ns)   --->   "%add_ln590_111 = add i12 %F2_125, i12 4088"   --->   Operation 6200 'add' 'add_ln590_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6201 [1/1] (0.80ns)   --->   "%sub_ln590_111 = sub i12 8, i12 %F2_125"   --->   Operation 6201 'sub' 'sub_ln590_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6202 [1/1] (0.37ns)   --->   "%sh_amt_125 = select i1 %icmp_ln590_111, i12 %add_ln590_111, i12 %sub_ln590_111"   --->   Operation 6202 'select' 'sh_amt_125' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%sext_ln590_111 = sext i12 %sh_amt_125"   --->   Operation 6203 'sext' 'sext_ln590_111' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6204 [1/1] (0.97ns)   --->   "%icmp_ln591_111 = icmp_eq  i12 %F2_125, i12 8"   --->   Operation 6204 'icmp' 'icmp_ln591_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6205 [1/1] (0.00ns)   --->   "%trunc_ln592_39 = trunc i54 %man_V_142"   --->   Operation 6205 'trunc' 'trunc_ln592_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6206 [1/1] (0.97ns)   --->   "%icmp_ln594_111 = icmp_ult  i12 %sh_amt_125, i12 54"   --->   Operation 6206 'icmp' 'icmp_ln594_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6207 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_125, i32 4, i32 11"   --->   Operation 6207 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6208 [1/1] (0.84ns)   --->   "%icmp_ln612_39 = icmp_eq  i8 %tmp_163, i8 0"   --->   Operation 6208 'icmp' 'icmp_ln612_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%trunc_ln595_77 = trunc i12 %sh_amt_125"   --->   Operation 6209 'trunc' 'trunc_ln595_77' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%zext_ln595_111 = zext i6 %trunc_ln595_77"   --->   Operation 6210 'zext' 'zext_ln595_111' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6211 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%ashr_ln595_111 = ashr i54 %man_V_142, i54 %zext_ln595_111"   --->   Operation 6211 'ashr' 'ashr_ln595_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6212 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%trunc_ln595_78 = trunc i54 %ashr_ln595_111"   --->   Operation 6212 'trunc' 'trunc_ln595_78' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_107, i32 63"   --->   Operation 6213 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%select_ln597_38 = select i1 %tmp_164, i16 65535, i16 0"   --->   Operation 6214 'select' 'select_ln597_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%sext_ln590_111cast = trunc i31 %sext_ln590_111"   --->   Operation 6215 'trunc' 'sext_ln590_111cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%shl_ln613_111 = shl i16 %trunc_ln592_39, i16 %sext_ln590_111cast"   --->   Operation 6216 'shl' 'shl_ln613_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%xor_ln580_37 = xor i1 %icmp_ln580_104, i1 1"   --->   Operation 6217 'xor' 'xor_ln580_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%and_ln591_37 = and i1 %icmp_ln591_111, i1 %xor_ln580_37"   --->   Operation 6218 'and' 'and_ln591_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6219 [1/1] (0.28ns)   --->   "%or_ln591_37 = or i1 %icmp_ln580_104, i1 %icmp_ln591_111"   --->   Operation 6219 'or' 'or_ln591_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_37)   --->   "%xor_ln591_37 = xor i1 %or_ln591_37, i1 1"   --->   Operation 6220 'xor' 'xor_ln591_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6221 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_37 = and i1 %icmp_ln590_111, i1 %xor_ln591_37"   --->   Operation 6221 'and' 'and_ln590_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_164)   --->   "%and_ln594_43 = and i1 %and_ln590_37, i1 %icmp_ln594_111"   --->   Operation 6222 'and' 'and_ln594_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%or_ln590_37 = or i1 %or_ln591_37, i1 %icmp_ln590_111"   --->   Operation 6223 'or' 'or_ln590_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%xor_ln590_37 = xor i1 %or_ln590_37, i1 1"   --->   Operation 6224 'xor' 'xor_ln590_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%and_ln612_37 = and i1 %icmp_ln612_39, i1 %xor_ln590_37"   --->   Operation 6225 'and' 'and_ln612_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%select_ln580_163 = select i1 %icmp_ln580_104, i16 0, i16 %shl_ln613_111"   --->   Operation 6226 'select' 'select_ln580_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6227 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_63 = or i1 %icmp_ln580_104, i1 %and_ln612_37"   --->   Operation 6227 'or' 'or_ln580_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6228 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_164 = select i1 %and_ln594_43, i16 %trunc_ln595_78, i16 %select_ln597_38"   --->   Operation 6228 'select' 'select_ln580_164' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6229 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_165 = select i1 %and_ln591_37, i16 %trunc_ln592_39, i16 0"   --->   Operation 6229 'select' 'select_ln580_165' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6230 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_166 = select i1 %or_ln580_63, i16 %select_ln580_163, i16 %select_ln580_164"   --->   Operation 6230 'select' 'select_ln580_166' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node HH_V_86)   --->   "%or_ln580_64 = or i1 %or_ln580_63, i1 %and_ln590_37"   --->   Operation 6231 'or' 'or_ln580_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6232 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_86 = select i1 %or_ln580_64, i16 %select_ln580_166, i16 %select_ln580_165"   --->   Operation 6232 'select' 'HH_V_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6233 [1/1] (0.00ns)   --->   "%ireg_108 = bitcast i64 %temp_c2_o2_14"   --->   Operation 6233 'bitcast' 'ireg_108' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6234 [1/1] (0.00ns)   --->   "%trunc_ln564_34 = trunc i64 %ireg_108"   --->   Operation 6234 'trunc' 'trunc_ln564_34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6235 [1/1] (0.00ns)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_108, i32 63"   --->   Operation 6235 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6236 [1/1] (0.00ns)   --->   "%exp_tmp_116 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_108, i32 52, i32 62"   --->   Operation 6236 'partselect' 'exp_tmp_116' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6237 [1/1] (0.00ns)   --->   "%zext_ln501_106 = zext i11 %exp_tmp_116"   --->   Operation 6237 'zext' 'zext_ln501_106' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6238 [1/1] (0.00ns)   --->   "%trunc_ln574_41 = trunc i64 %ireg_108"   --->   Operation 6238 'trunc' 'trunc_ln574_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6239 [1/1] (0.00ns)   --->   "%p_Result_230 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_41"   --->   Operation 6239 'bitconcatenate' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6240 [1/1] (0.00ns)   --->   "%zext_ln578_106 = zext i53 %p_Result_230"   --->   Operation 6240 'zext' 'zext_ln578_106' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6241 [1/1] (1.10ns)   --->   "%man_V_146 = sub i54 0, i54 %zext_ln578_106"   --->   Operation 6241 'sub' 'man_V_146' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6242 [1/1] (0.40ns)   --->   "%man_V_149 = select i1 %p_Result_229, i54 %man_V_146, i54 %zext_ln578_106"   --->   Operation 6242 'select' 'man_V_149' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6243 [1/1] (1.13ns)   --->   "%icmp_ln580_106 = icmp_eq  i63 %trunc_ln564_34, i63 0"   --->   Operation 6243 'icmp' 'icmp_ln580_106' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6244 [1/1] (0.80ns)   --->   "%F2_126 = sub i12 1075, i12 %zext_ln501_106"   --->   Operation 6244 'sub' 'F2_126' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6245 [1/1] (0.97ns)   --->   "%icmp_ln590_112 = icmp_sgt  i12 %F2_126, i12 8"   --->   Operation 6245 'icmp' 'icmp_ln590_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6246 [1/1] (0.80ns)   --->   "%add_ln590_112 = add i12 %F2_126, i12 4088"   --->   Operation 6246 'add' 'add_ln590_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6247 [1/1] (0.80ns)   --->   "%sub_ln590_112 = sub i12 8, i12 %F2_126"   --->   Operation 6247 'sub' 'sub_ln590_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6248 [1/1] (0.37ns)   --->   "%sh_amt_126 = select i1 %icmp_ln590_112, i12 %add_ln590_112, i12 %sub_ln590_112"   --->   Operation 6248 'select' 'sh_amt_126' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%sext_ln590_112 = sext i12 %sh_amt_126"   --->   Operation 6249 'sext' 'sext_ln590_112' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6250 [1/1] (0.97ns)   --->   "%icmp_ln591_112 = icmp_eq  i12 %F2_126, i12 8"   --->   Operation 6250 'icmp' 'icmp_ln591_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6251 [1/1] (0.00ns)   --->   "%trunc_ln592_40 = trunc i54 %man_V_149"   --->   Operation 6251 'trunc' 'trunc_ln592_40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6252 [1/1] (0.97ns)   --->   "%icmp_ln594_112 = icmp_ult  i12 %sh_amt_126, i12 54"   --->   Operation 6252 'icmp' 'icmp_ln594_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6253 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_126, i32 4, i32 11"   --->   Operation 6253 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6254 [1/1] (0.84ns)   --->   "%icmp_ln612_40 = icmp_eq  i8 %tmp_166, i8 0"   --->   Operation 6254 'icmp' 'icmp_ln612_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%trunc_ln595_79 = trunc i12 %sh_amt_126"   --->   Operation 6255 'trunc' 'trunc_ln595_79' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%zext_ln595_112 = zext i6 %trunc_ln595_79"   --->   Operation 6256 'zext' 'zext_ln595_112' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%ashr_ln595_112 = ashr i54 %man_V_149, i54 %zext_ln595_112"   --->   Operation 6257 'ashr' 'ashr_ln595_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%trunc_ln595_80 = trunc i54 %ashr_ln595_112"   --->   Operation 6258 'trunc' 'trunc_ln595_80' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_108, i32 63"   --->   Operation 6259 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%select_ln597_39 = select i1 %tmp_167, i16 65535, i16 0"   --->   Operation 6260 'select' 'select_ln597_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%sext_ln590_112cast = trunc i31 %sext_ln590_112"   --->   Operation 6261 'trunc' 'sext_ln590_112cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%shl_ln613_112 = shl i16 %trunc_ln592_40, i16 %sext_ln590_112cast"   --->   Operation 6262 'shl' 'shl_ln613_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%xor_ln580_38 = xor i1 %icmp_ln580_106, i1 1"   --->   Operation 6263 'xor' 'xor_ln580_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%and_ln591_38 = and i1 %icmp_ln591_112, i1 %xor_ln580_38"   --->   Operation 6264 'and' 'and_ln591_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6265 [1/1] (0.28ns)   --->   "%or_ln591_38 = or i1 %icmp_ln580_106, i1 %icmp_ln591_112"   --->   Operation 6265 'or' 'or_ln591_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6266 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_38)   --->   "%xor_ln591_38 = xor i1 %or_ln591_38, i1 1"   --->   Operation 6266 'xor' 'xor_ln591_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6267 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_38 = and i1 %icmp_ln590_112, i1 %xor_ln591_38"   --->   Operation 6267 'and' 'and_ln590_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_169)   --->   "%and_ln594_44 = and i1 %and_ln590_38, i1 %icmp_ln594_112"   --->   Operation 6268 'and' 'and_ln594_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%or_ln590_38 = or i1 %or_ln591_38, i1 %icmp_ln590_112"   --->   Operation 6269 'or' 'or_ln590_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%xor_ln590_38 = xor i1 %or_ln590_38, i1 1"   --->   Operation 6270 'xor' 'xor_ln590_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6271 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%and_ln612_38 = and i1 %icmp_ln612_40, i1 %xor_ln590_38"   --->   Operation 6271 'and' 'and_ln612_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%select_ln580_168 = select i1 %icmp_ln580_106, i16 0, i16 %shl_ln613_112"   --->   Operation 6272 'select' 'select_ln580_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6273 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_65 = or i1 %icmp_ln580_106, i1 %and_ln612_38"   --->   Operation 6273 'or' 'or_ln580_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6274 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_169 = select i1 %and_ln594_44, i16 %trunc_ln595_80, i16 %select_ln597_39"   --->   Operation 6274 'select' 'select_ln580_169' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6275 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_170 = select i1 %and_ln591_38, i16 %trunc_ln592_40, i16 0"   --->   Operation 6275 'select' 'select_ln580_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6276 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_171 = select i1 %or_ln580_65, i16 %select_ln580_168, i16 %select_ln580_169"   --->   Operation 6276 'select' 'select_ln580_171' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_172)   --->   "%or_ln580_66 = or i1 %or_ln580_65, i1 %and_ln590_38"   --->   Operation 6277 'or' 'or_ln580_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6278 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_172 = select i1 %or_ln580_66, i16 %select_ln580_171, i16 %select_ln580_170"   --->   Operation 6278 'select' 'select_ln580_172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6279 [1/1] (0.00ns)   --->   "%ireg_109 = bitcast i64 %temp_c3_o1_12"   --->   Operation 6279 'bitcast' 'ireg_109' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6280 [1/1] (0.00ns)   --->   "%trunc_ln564_35 = trunc i64 %ireg_109"   --->   Operation 6280 'trunc' 'trunc_ln564_35' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6281 [1/1] (0.00ns)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_109, i32 63"   --->   Operation 6281 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6282 [1/1] (0.00ns)   --->   "%exp_tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_109, i32 52, i32 62"   --->   Operation 6282 'partselect' 'exp_tmp_117' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6283 [1/1] (0.00ns)   --->   "%zext_ln501_107 = zext i11 %exp_tmp_117"   --->   Operation 6283 'zext' 'zext_ln501_107' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6284 [1/1] (0.00ns)   --->   "%trunc_ln574_42 = trunc i64 %ireg_109"   --->   Operation 6284 'trunc' 'trunc_ln574_42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6285 [1/1] (0.00ns)   --->   "%p_Result_232 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_42"   --->   Operation 6285 'bitconcatenate' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6286 [1/1] (0.00ns)   --->   "%zext_ln578_107 = zext i53 %p_Result_232"   --->   Operation 6286 'zext' 'zext_ln578_107' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6287 [1/1] (1.10ns)   --->   "%man_V_153 = sub i54 0, i54 %zext_ln578_107"   --->   Operation 6287 'sub' 'man_V_153' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6288 [1/1] (0.40ns)   --->   "%man_V_156 = select i1 %p_Result_231, i54 %man_V_153, i54 %zext_ln578_107"   --->   Operation 6288 'select' 'man_V_156' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6289 [1/1] (1.13ns)   --->   "%icmp_ln580_107 = icmp_eq  i63 %trunc_ln564_35, i63 0"   --->   Operation 6289 'icmp' 'icmp_ln580_107' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6290 [1/1] (0.80ns)   --->   "%F2_127 = sub i12 1075, i12 %zext_ln501_107"   --->   Operation 6290 'sub' 'F2_127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6291 [1/1] (0.97ns)   --->   "%icmp_ln590_113 = icmp_sgt  i12 %F2_127, i12 8"   --->   Operation 6291 'icmp' 'icmp_ln590_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6292 [1/1] (0.80ns)   --->   "%add_ln590_113 = add i12 %F2_127, i12 4088"   --->   Operation 6292 'add' 'add_ln590_113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6293 [1/1] (0.80ns)   --->   "%sub_ln590_113 = sub i12 8, i12 %F2_127"   --->   Operation 6293 'sub' 'sub_ln590_113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6294 [1/1] (0.37ns)   --->   "%sh_amt_127 = select i1 %icmp_ln590_113, i12 %add_ln590_113, i12 %sub_ln590_113"   --->   Operation 6294 'select' 'sh_amt_127' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%sext_ln590_113 = sext i12 %sh_amt_127"   --->   Operation 6295 'sext' 'sext_ln590_113' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6296 [1/1] (0.97ns)   --->   "%icmp_ln591_113 = icmp_eq  i12 %F2_127, i12 8"   --->   Operation 6296 'icmp' 'icmp_ln591_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6297 [1/1] (0.00ns)   --->   "%trunc_ln592_41 = trunc i54 %man_V_156"   --->   Operation 6297 'trunc' 'trunc_ln592_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6298 [1/1] (0.97ns)   --->   "%icmp_ln594_113 = icmp_ult  i12 %sh_amt_127, i12 54"   --->   Operation 6298 'icmp' 'icmp_ln594_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6299 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_127, i32 4, i32 11"   --->   Operation 6299 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6300 [1/1] (0.84ns)   --->   "%icmp_ln612_41 = icmp_eq  i8 %tmp_169, i8 0"   --->   Operation 6300 'icmp' 'icmp_ln612_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%trunc_ln595_81 = trunc i12 %sh_amt_127"   --->   Operation 6301 'trunc' 'trunc_ln595_81' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%zext_ln595_113 = zext i6 %trunc_ln595_81"   --->   Operation 6302 'zext' 'zext_ln595_113' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%ashr_ln595_113 = ashr i54 %man_V_156, i54 %zext_ln595_113"   --->   Operation 6303 'ashr' 'ashr_ln595_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%trunc_ln595_82 = trunc i54 %ashr_ln595_113"   --->   Operation 6304 'trunc' 'trunc_ln595_82' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_109, i32 63"   --->   Operation 6305 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%select_ln597_40 = select i1 %tmp_170, i16 65535, i16 0"   --->   Operation 6306 'select' 'select_ln597_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6307 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%sext_ln590_113cast = trunc i31 %sext_ln590_113"   --->   Operation 6307 'trunc' 'sext_ln590_113cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%shl_ln613_113 = shl i16 %trunc_ln592_41, i16 %sext_ln590_113cast"   --->   Operation 6308 'shl' 'shl_ln613_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%xor_ln580_39 = xor i1 %icmp_ln580_107, i1 1"   --->   Operation 6309 'xor' 'xor_ln580_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%and_ln591_39 = and i1 %icmp_ln591_113, i1 %xor_ln580_39"   --->   Operation 6310 'and' 'and_ln591_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6311 [1/1] (0.28ns)   --->   "%or_ln591_39 = or i1 %icmp_ln580_107, i1 %icmp_ln591_113"   --->   Operation 6311 'or' 'or_ln591_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_39)   --->   "%xor_ln591_39 = xor i1 %or_ln591_39, i1 1"   --->   Operation 6312 'xor' 'xor_ln591_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6313 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_39 = and i1 %icmp_ln590_113, i1 %xor_ln591_39"   --->   Operation 6313 'and' 'and_ln590_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_174)   --->   "%and_ln594_45 = and i1 %and_ln590_39, i1 %icmp_ln594_113"   --->   Operation 6314 'and' 'and_ln594_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%or_ln590_39 = or i1 %or_ln591_39, i1 %icmp_ln590_113"   --->   Operation 6315 'or' 'or_ln590_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%xor_ln590_39 = xor i1 %or_ln590_39, i1 1"   --->   Operation 6316 'xor' 'xor_ln590_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%and_ln612_39 = and i1 %icmp_ln612_41, i1 %xor_ln590_39"   --->   Operation 6317 'and' 'and_ln612_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%select_ln580_173 = select i1 %icmp_ln580_107, i16 0, i16 %shl_ln613_113"   --->   Operation 6318 'select' 'select_ln580_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6319 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_67 = or i1 %icmp_ln580_107, i1 %and_ln612_39"   --->   Operation 6319 'or' 'or_ln580_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6320 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_174 = select i1 %and_ln594_45, i16 %trunc_ln595_82, i16 %select_ln597_40"   --->   Operation 6320 'select' 'select_ln580_174' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6321 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_175 = select i1 %and_ln591_39, i16 %trunc_ln592_41, i16 0"   --->   Operation 6321 'select' 'select_ln580_175' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6322 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_176 = select i1 %or_ln580_67, i16 %select_ln580_173, i16 %select_ln580_174"   --->   Operation 6322 'select' 'select_ln580_176' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node HH_V_87)   --->   "%or_ln580_68 = or i1 %or_ln580_67, i1 %and_ln590_39"   --->   Operation 6323 'or' 'or_ln580_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6324 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_87 = select i1 %or_ln580_68, i16 %select_ln580_176, i16 %select_ln580_175"   --->   Operation 6324 'select' 'HH_V_87' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6325 [1/1] (0.00ns)   --->   "%ireg_110 = bitcast i64 %temp_c3_o2_12"   --->   Operation 6325 'bitcast' 'ireg_110' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6326 [1/1] (0.00ns)   --->   "%trunc_ln564_36 = trunc i64 %ireg_110"   --->   Operation 6326 'trunc' 'trunc_ln564_36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6327 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_110, i32 63"   --->   Operation 6327 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6328 [1/1] (0.00ns)   --->   "%exp_tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_110, i32 52, i32 62"   --->   Operation 6328 'partselect' 'exp_tmp_118' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6329 [1/1] (0.00ns)   --->   "%zext_ln501_110 = zext i11 %exp_tmp_118"   --->   Operation 6329 'zext' 'zext_ln501_110' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6330 [1/1] (0.00ns)   --->   "%trunc_ln574_43 = trunc i64 %ireg_110"   --->   Operation 6330 'trunc' 'trunc_ln574_43' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6331 [1/1] (0.00ns)   --->   "%p_Result_234 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_43"   --->   Operation 6331 'bitconcatenate' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6332 [1/1] (0.00ns)   --->   "%zext_ln578_110 = zext i53 %p_Result_234"   --->   Operation 6332 'zext' 'zext_ln578_110' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6333 [1/1] (1.10ns)   --->   "%man_V_160 = sub i54 0, i54 %zext_ln578_110"   --->   Operation 6333 'sub' 'man_V_160' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6334 [1/1] (0.40ns)   --->   "%man_V_163 = select i1 %p_Result_233, i54 %man_V_160, i54 %zext_ln578_110"   --->   Operation 6334 'select' 'man_V_163' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6335 [1/1] (1.13ns)   --->   "%icmp_ln580_110 = icmp_eq  i63 %trunc_ln564_36, i63 0"   --->   Operation 6335 'icmp' 'icmp_ln580_110' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6336 [1/1] (0.80ns)   --->   "%F2_128 = sub i12 1075, i12 %zext_ln501_110"   --->   Operation 6336 'sub' 'F2_128' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6337 [1/1] (0.97ns)   --->   "%icmp_ln590_114 = icmp_sgt  i12 %F2_128, i12 8"   --->   Operation 6337 'icmp' 'icmp_ln590_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6338 [1/1] (0.80ns)   --->   "%add_ln590_114 = add i12 %F2_128, i12 4088"   --->   Operation 6338 'add' 'add_ln590_114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6339 [1/1] (0.80ns)   --->   "%sub_ln590_114 = sub i12 8, i12 %F2_128"   --->   Operation 6339 'sub' 'sub_ln590_114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6340 [1/1] (0.37ns)   --->   "%sh_amt_128 = select i1 %icmp_ln590_114, i12 %add_ln590_114, i12 %sub_ln590_114"   --->   Operation 6340 'select' 'sh_amt_128' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%sext_ln590_114 = sext i12 %sh_amt_128"   --->   Operation 6341 'sext' 'sext_ln590_114' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6342 [1/1] (0.97ns)   --->   "%icmp_ln591_114 = icmp_eq  i12 %F2_128, i12 8"   --->   Operation 6342 'icmp' 'icmp_ln591_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6343 [1/1] (0.00ns)   --->   "%trunc_ln592_42 = trunc i54 %man_V_163"   --->   Operation 6343 'trunc' 'trunc_ln592_42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6344 [1/1] (0.97ns)   --->   "%icmp_ln594_114 = icmp_ult  i12 %sh_amt_128, i12 54"   --->   Operation 6344 'icmp' 'icmp_ln594_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6345 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_128, i32 4, i32 11"   --->   Operation 6345 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6346 [1/1] (0.84ns)   --->   "%icmp_ln612_42 = icmp_eq  i8 %tmp_172, i8 0"   --->   Operation 6346 'icmp' 'icmp_ln612_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%trunc_ln595_83 = trunc i12 %sh_amt_128"   --->   Operation 6347 'trunc' 'trunc_ln595_83' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6348 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%zext_ln595_114 = zext i6 %trunc_ln595_83"   --->   Operation 6348 'zext' 'zext_ln595_114' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%ashr_ln595_114 = ashr i54 %man_V_163, i54 %zext_ln595_114"   --->   Operation 6349 'ashr' 'ashr_ln595_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%trunc_ln595_84 = trunc i54 %ashr_ln595_114"   --->   Operation 6350 'trunc' 'trunc_ln595_84' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_110, i32 63"   --->   Operation 6351 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%select_ln597_41 = select i1 %tmp_173, i16 65535, i16 0"   --->   Operation 6352 'select' 'select_ln597_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%sext_ln590_114cast = trunc i31 %sext_ln590_114"   --->   Operation 6353 'trunc' 'sext_ln590_114cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%shl_ln613_114 = shl i16 %trunc_ln592_42, i16 %sext_ln590_114cast"   --->   Operation 6354 'shl' 'shl_ln613_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%xor_ln580_40 = xor i1 %icmp_ln580_110, i1 1"   --->   Operation 6355 'xor' 'xor_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%and_ln591_40 = and i1 %icmp_ln591_114, i1 %xor_ln580_40"   --->   Operation 6356 'and' 'and_ln591_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6357 [1/1] (0.28ns)   --->   "%or_ln591_40 = or i1 %icmp_ln580_110, i1 %icmp_ln591_114"   --->   Operation 6357 'or' 'or_ln591_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_40)   --->   "%xor_ln591_40 = xor i1 %or_ln591_40, i1 1"   --->   Operation 6358 'xor' 'xor_ln591_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6359 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_40 = and i1 %icmp_ln590_114, i1 %xor_ln591_40"   --->   Operation 6359 'and' 'and_ln590_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_179)   --->   "%and_ln594_46 = and i1 %and_ln590_40, i1 %icmp_ln594_114"   --->   Operation 6360 'and' 'and_ln594_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%or_ln590_40 = or i1 %or_ln591_40, i1 %icmp_ln590_114"   --->   Operation 6361 'or' 'or_ln590_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%xor_ln590_40 = xor i1 %or_ln590_40, i1 1"   --->   Operation 6362 'xor' 'xor_ln590_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%and_ln612_40 = and i1 %icmp_ln612_42, i1 %xor_ln590_40"   --->   Operation 6363 'and' 'and_ln612_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%select_ln580_178 = select i1 %icmp_ln580_110, i16 0, i16 %shl_ln613_114"   --->   Operation 6364 'select' 'select_ln580_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6365 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_69 = or i1 %icmp_ln580_110, i1 %and_ln612_40"   --->   Operation 6365 'or' 'or_ln580_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6366 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_179 = select i1 %and_ln594_46, i16 %trunc_ln595_84, i16 %select_ln597_41"   --->   Operation 6366 'select' 'select_ln580_179' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6367 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_180 = select i1 %and_ln591_40, i16 %trunc_ln592_42, i16 0"   --->   Operation 6367 'select' 'select_ln580_180' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6368 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_181 = select i1 %or_ln580_69, i16 %select_ln580_178, i16 %select_ln580_179"   --->   Operation 6368 'select' 'select_ln580_181' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_182)   --->   "%or_ln580_70 = or i1 %or_ln580_69, i1 %and_ln590_40"   --->   Operation 6369 'or' 'or_ln580_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6370 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_182 = select i1 %or_ln580_70, i16 %select_ln580_181, i16 %select_ln580_180"   --->   Operation 6370 'select' 'select_ln580_182' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 6371 [2/2] (3.61ns)   --->   "%call_ret_i = call i128 @CORDIC_V, i16 %select_ln580_172, i16 %select_ln580_182, i8 %cordic_phase_V30" [src/QRD.cpp:237]   --->   Operation 6371 'call' 'call_ret_i' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 14> <Delay = 16.3>
ST_51 : Operation 6372 [1/1] (0.00ns)   --->   "%HH_V_64_load = load i16 %HH_V_64"   --->   Operation 6372 'load' 'HH_V_64_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6373 [1/1] (0.00ns)   --->   "%HH_V_65_load = load i16 %HH_V_65"   --->   Operation 6373 'load' 'HH_V_65_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6374 [1/1] (0.00ns)   --->   "%p_load1156 = load i16 %empty_405"   --->   Operation 6374 'load' 'p_load1156' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6375 [1/1] (0.00ns)   --->   "%HH_V_45_load_1 = load i16 %HH_V_45"   --->   Operation 6375 'load' 'HH_V_45_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6376 [1/1] (0.00ns)   --->   "%p_load1152 = load i16 %empty_406"   --->   Operation 6376 'load' 'p_load1152' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6377 [1/1] (0.00ns)   --->   "%HH_V_43_load_1 = load i16 %HH_V_43"   --->   Operation 6377 'load' 'HH_V_43_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6378 [1/1] (0.00ns)   --->   "%HH_V_44_load_1 = load i16 %HH_V_44"   --->   Operation 6378 'load' 'HH_V_44_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6379 [1/1] (0.00ns)   --->   "%HH_V_27_load_1 = load i16 %HH_V_27"   --->   Operation 6379 'load' 'HH_V_27_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6380 [1/1] (0.00ns)   --->   "%HH_V_28_load_1 = load i16 %HH_V_28"   --->   Operation 6380 'load' 'HH_V_28_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6381 [1/1] (0.00ns)   --->   "%HH_V_29_load_1 = load i16 %HH_V_29"   --->   Operation 6381 'load' 'HH_V_29_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6382 [1/1] (0.00ns)   --->   "%HH_V_30_load_1 = load i16 %HH_V_30"   --->   Operation 6382 'load' 'HH_V_30_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6383 [1/2] (9.11ns)   --->   "%call_ret_i = call i128 @CORDIC_V, i16 %select_ln580_172, i16 %select_ln580_182, i8 %cordic_phase_V30" [src/QRD.cpp:237]   --->   Operation 6383 'call' 'call_ret_i' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 6384 [1/1] (0.00ns)   --->   "%temp_c1_o1_16 = extractvalue i128 %call_ret_i" [src/QRD.cpp:237]   --->   Operation 6384 'extractvalue' 'temp_c1_o1_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6385 [1/1] (0.00ns)   --->   "%ireg_111 = bitcast i64 %temp_c1_o1_16"   --->   Operation 6385 'bitcast' 'ireg_111' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6386 [1/1] (0.00ns)   --->   "%trunc_ln564_37 = trunc i64 %ireg_111"   --->   Operation 6386 'trunc' 'trunc_ln564_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6387 [1/1] (0.00ns)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_111, i32 63"   --->   Operation 6387 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6388 [1/1] (0.00ns)   --->   "%exp_tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_111, i32 52, i32 62"   --->   Operation 6388 'partselect' 'exp_tmp_119' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6389 [1/1] (0.00ns)   --->   "%zext_ln501_111 = zext i11 %exp_tmp_119"   --->   Operation 6389 'zext' 'zext_ln501_111' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6390 [1/1] (0.00ns)   --->   "%trunc_ln574_44 = trunc i64 %ireg_111"   --->   Operation 6390 'trunc' 'trunc_ln574_44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6391 [1/1] (0.00ns)   --->   "%p_Result_236 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_44"   --->   Operation 6391 'bitconcatenate' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6392 [1/1] (0.00ns)   --->   "%zext_ln578_111 = zext i53 %p_Result_236"   --->   Operation 6392 'zext' 'zext_ln578_111' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6393 [1/1] (1.10ns)   --->   "%man_V_169 = sub i54 0, i54 %zext_ln578_111"   --->   Operation 6393 'sub' 'man_V_169' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6394 [1/1] (0.40ns)   --->   "%man_V_172 = select i1 %p_Result_235, i54 %man_V_169, i54 %zext_ln578_111"   --->   Operation 6394 'select' 'man_V_172' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6395 [1/1] (1.13ns)   --->   "%icmp_ln580_111 = icmp_eq  i63 %trunc_ln564_37, i63 0"   --->   Operation 6395 'icmp' 'icmp_ln580_111' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6396 [1/1] (0.80ns)   --->   "%F2_129 = sub i12 1075, i12 %zext_ln501_111"   --->   Operation 6396 'sub' 'F2_129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6397 [1/1] (0.97ns)   --->   "%icmp_ln590_115 = icmp_sgt  i12 %F2_129, i12 8"   --->   Operation 6397 'icmp' 'icmp_ln590_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6398 [1/1] (0.80ns)   --->   "%add_ln590_115 = add i12 %F2_129, i12 4088"   --->   Operation 6398 'add' 'add_ln590_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6399 [1/1] (0.80ns)   --->   "%sub_ln590_115 = sub i12 8, i12 %F2_129"   --->   Operation 6399 'sub' 'sub_ln590_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6400 [1/1] (0.37ns)   --->   "%sh_amt_129 = select i1 %icmp_ln590_115, i12 %add_ln590_115, i12 %sub_ln590_115"   --->   Operation 6400 'select' 'sh_amt_129' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_186)   --->   "%sext_ln590_115 = sext i12 %sh_amt_129"   --->   Operation 6401 'sext' 'sext_ln590_115' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6402 [1/1] (0.97ns)   --->   "%icmp_ln591_115 = icmp_eq  i12 %F2_129, i12 8"   --->   Operation 6402 'icmp' 'icmp_ln591_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6403 [1/1] (0.00ns)   --->   "%trunc_ln592_43 = trunc i54 %man_V_172"   --->   Operation 6403 'trunc' 'trunc_ln592_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6404 [1/1] (0.97ns)   --->   "%icmp_ln594_115 = icmp_ult  i12 %sh_amt_129, i12 54"   --->   Operation 6404 'icmp' 'icmp_ln594_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6405 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_129, i32 4, i32 11"   --->   Operation 6405 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6406 [1/1] (0.84ns)   --->   "%icmp_ln612_43 = icmp_eq  i8 %tmp_175, i8 0"   --->   Operation 6406 'icmp' 'icmp_ln612_43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%trunc_ln595_85 = trunc i12 %sh_amt_129"   --->   Operation 6407 'trunc' 'trunc_ln595_85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%zext_ln595_115 = zext i6 %trunc_ln595_85"   --->   Operation 6408 'zext' 'zext_ln595_115' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%ashr_ln595_115 = ashr i54 %man_V_172, i54 %zext_ln595_115"   --->   Operation 6409 'ashr' 'ashr_ln595_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%trunc_ln595_86 = trunc i54 %ashr_ln595_115"   --->   Operation 6410 'trunc' 'trunc_ln595_86' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_111, i32 63"   --->   Operation 6411 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6412 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%select_ln597_42 = select i1 %tmp_176, i16 65535, i16 0"   --->   Operation 6412 'select' 'select_ln597_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_186)   --->   "%sext_ln590_115cast = trunc i31 %sext_ln590_115"   --->   Operation 6413 'trunc' 'sext_ln590_115cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6414 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_186)   --->   "%shl_ln613_115 = shl i16 %trunc_ln592_43, i16 %sext_ln590_115cast"   --->   Operation 6414 'shl' 'shl_ln613_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_185)   --->   "%xor_ln580_41 = xor i1 %icmp_ln580_111, i1 1"   --->   Operation 6415 'xor' 'xor_ln580_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_185)   --->   "%and_ln591_41 = and i1 %icmp_ln591_115, i1 %xor_ln580_41"   --->   Operation 6416 'and' 'and_ln591_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6417 [1/1] (0.28ns)   --->   "%or_ln591_41 = or i1 %icmp_ln580_111, i1 %icmp_ln591_115"   --->   Operation 6417 'or' 'or_ln591_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_41)   --->   "%xor_ln591_41 = xor i1 %or_ln591_41, i1 1"   --->   Operation 6418 'xor' 'xor_ln591_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6419 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_41 = and i1 %icmp_ln590_115, i1 %xor_ln591_41"   --->   Operation 6419 'and' 'and_ln590_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_184)   --->   "%and_ln594_47 = and i1 %and_ln590_41, i1 %icmp_ln594_115"   --->   Operation 6420 'and' 'and_ln594_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6421 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_71)   --->   "%or_ln590_41 = or i1 %or_ln591_41, i1 %icmp_ln590_115"   --->   Operation 6421 'or' 'or_ln590_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_71)   --->   "%xor_ln590_41 = xor i1 %or_ln590_41, i1 1"   --->   Operation 6422 'xor' 'xor_ln590_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_71)   --->   "%and_ln612_41 = and i1 %icmp_ln612_43, i1 %xor_ln590_41"   --->   Operation 6423 'and' 'and_ln612_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_186)   --->   "%select_ln580_183 = select i1 %icmp_ln580_111, i16 0, i16 %shl_ln613_115"   --->   Operation 6424 'select' 'select_ln580_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6425 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_71 = or i1 %icmp_ln580_111, i1 %and_ln612_41"   --->   Operation 6425 'or' 'or_ln580_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6426 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_184 = select i1 %and_ln594_47, i16 %trunc_ln595_86, i16 %select_ln597_42"   --->   Operation 6426 'select' 'select_ln580_184' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6427 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_185 = select i1 %and_ln591_41, i16 %trunc_ln592_43, i16 0"   --->   Operation 6427 'select' 'select_ln580_185' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6428 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_186 = select i1 %or_ln580_71, i16 %select_ln580_183, i16 %select_ln580_184"   --->   Operation 6428 'select' 'select_ln580_186' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6429 [1/1] (0.00ns) (grouped into LUT with out node HH_V_88)   --->   "%or_ln580_72 = or i1 %or_ln580_71, i1 %and_ln590_41"   --->   Operation 6429 'or' 'or_ln580_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6430 [1/1] (0.35ns) (out node of the LUT)   --->   "%HH_V_88 = select i1 %or_ln580_72, i16 %select_ln580_186, i16 %select_ln580_185"   --->   Operation 6430 'select' 'HH_V_88' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 6431 [2/2] (1.37ns)   --->   "%call_ln191 = call void @QRD_Pipeline_LOOP_01, i16 %HH_V_52, i16 %HH_V_53, i16 %HH_V_55, i16 %HH_V_57, i16 %HH_V_43_load_1, i16 %HH_V_73, i16 %HH_V_74, i16 %HH_V_76, i16 %HH_V_85, i16 %HH_V_86, i16 %HH_V_44_load_1, i16 %HH_V_88, i16 %HH_V_27_load_1, i16 %HH_V_59, i16 %HH_V_61, i16 %HH_V_63, i16 %HH_V_28_load_1, i16 %p_load1156, i16 %HH_V_82, i16 %HH_V_84, i16 %HH_V_29_load_1, i16 %HH_V_45_load_1, i16 %HH_V_64_load, i16 %HH_V_87, i16 %HH_V_30_load_1, i16 %p_load1152, i16 %HH_V_65_load, i16 %p_0_0_033131932_lcssa2062_i_loc, i16 %p_0_0_033131929_lcssa2060_i_loc, i16 %p_0_0_033131926_lcssa2058_i_loc, i16 %p_0_0_033131923_lcssa2056_i_loc, i16 %p_0_0_033131921_lcssa2054_i_loc, i16 %p_0_0_033131918_lcssa2052_i_loc, i16 %p_0_0_033131915_lcssa2050_i_loc, i16 %p_0_0_033131912_lcssa2048_i_loc, i16 %p_0_0_033131908_lcssa2046_i_loc, i16 %p_0_0_033131905_lcssa2044_i_loc, i16 %p_0_0_033131902_lcssa2042_i_loc, i16 %p_0_0_033131899_lcssa2040_i_loc, i16 %p_0_0_033131896_lcssa2038_i_loc, i16 %p_0_0_033131893_lcssa2036_i_loc, i16 %p_0_0_033131890_lcssa2034_i_loc, i16 %p_0_0_033131887_lcssa2032_i_loc, i16 %conv_i_i_i23841884_lcssa2030_i_loc, i16 %conv_i_i_i23841881_lcssa2028_i_loc, i16 %conv_i_i_i23841878_lcssa2026_i_loc, i16 %conv_i_i_i23841875_lcssa2024_i_loc, i16 %conv_i_i_i23841873_lcssa2022_i_loc, i16 %conv_i_i_i23841870_lcssa2020_i_loc, i16 %conv_i_i_i23841867_lcssa2018_i_loc, i16 %conv_i_i_i23841864_lcssa2016_i_loc, i16 %conv_i_i_i23841860_lcssa2014_i_loc, i16 %conv_i_i_i23841857_lcssa2012_i_loc, i16 %conv_i_i_i23841854_lcssa2010_i_loc, i16 %conv_i_i_i23841851_lcssa2008_i_loc, i16 %conv_i_i_i23841848_lcssa2006_i_loc, i16 %conv_i_i_i23841845_lcssa2004_i_loc, i16 %conv_i_i_i23841842_lcssa2002_i_loc, i16 %conv_i_i_i23841839_lcssa2000_i_loc, i16 %p_0_0_033121836_lcssa1998_i_loc, i16 %p_0_0_033121833_lcssa1996_i_loc, i16 %p_0_0_033121830_lcssa1994_i_loc, i16 %p_0_0_033121827_lcssa1992_i_loc, i16 %p_0_0_033121825_lcssa1990_i_loc, i16 %p_0_0_033121822_lcssa1988_i_loc, i16 %p_0_0_033121819_lcssa1986_i_loc, i16 %p_0_0_033121816_lcssa1984_i_loc, i16 %p_0_0_033121812_lcssa1982_i_loc, i16 %p_0_0_033121809_lcssa1980_i_loc, i16 %p_0_0_033121806_lcssa1978_i_loc, i16 %p_0_0_033121803_lcssa1976_i_loc, i16 %p_0_0_033121800_lcssa1974_i_loc, i16 %p_0_0_033121797_lcssa1972_i_loc, i16 %p_0_0_033121794_lcssa1970_i_loc, i16 %p_0_0_033121791_lcssa1968_i_loc, i16 %p_0_0_033131788_lcssa1966_i_loc, i16 %p_0_0_033131785_lcssa1964_i_loc, i16 %p_0_0_033131782_lcssa1962_i_loc, i16 %p_0_0_033131779_lcssa1960_i_loc, i16 %p_0_0_033131777_lcssa1958_i_loc, i16 %p_0_0_033131774_lcssa1956_i_loc, i16 %p_0_0_033131771_lcssa1954_i_loc, i16 %p_0_0_033131768_lcssa1952_i_loc, i16 %p_0_0_033131764_lcssa1950_i_loc, i16 %p_0_0_033131761_lcssa1948_i_loc, i16 %p_0_0_033131758_lcssa1946_i_loc, i16 %p_0_0_033131755_lcssa1944_i_loc, i16 %p_0_0_033131752_lcssa1942_i_loc, i16 %p_0_0_033131749_lcssa1940_i_loc, i16 %p_0_0_033131746_lcssa1938_i_loc, i16 %p_0_0_033131743_lcssa1936_i_loc"   --->   Operation 6431 'call' 'call_ln191' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 15> <Delay = 0.42>
ST_52 : Operation 6432 [1/2] (0.42ns)   --->   "%call_ln191 = call void @QRD_Pipeline_LOOP_01, i16 %HH_V_52, i16 %HH_V_53, i16 %HH_V_55, i16 %HH_V_57, i16 %HH_V_43_load_1, i16 %HH_V_73, i16 %HH_V_74, i16 %HH_V_76, i16 %HH_V_85, i16 %HH_V_86, i16 %HH_V_44_load_1, i16 %HH_V_88, i16 %HH_V_27_load_1, i16 %HH_V_59, i16 %HH_V_61, i16 %HH_V_63, i16 %HH_V_28_load_1, i16 %p_load1156, i16 %HH_V_82, i16 %HH_V_84, i16 %HH_V_29_load_1, i16 %HH_V_45_load_1, i16 %HH_V_64_load, i16 %HH_V_87, i16 %HH_V_30_load_1, i16 %p_load1152, i16 %HH_V_65_load, i16 %p_0_0_033131932_lcssa2062_i_loc, i16 %p_0_0_033131929_lcssa2060_i_loc, i16 %p_0_0_033131926_lcssa2058_i_loc, i16 %p_0_0_033131923_lcssa2056_i_loc, i16 %p_0_0_033131921_lcssa2054_i_loc, i16 %p_0_0_033131918_lcssa2052_i_loc, i16 %p_0_0_033131915_lcssa2050_i_loc, i16 %p_0_0_033131912_lcssa2048_i_loc, i16 %p_0_0_033131908_lcssa2046_i_loc, i16 %p_0_0_033131905_lcssa2044_i_loc, i16 %p_0_0_033131902_lcssa2042_i_loc, i16 %p_0_0_033131899_lcssa2040_i_loc, i16 %p_0_0_033131896_lcssa2038_i_loc, i16 %p_0_0_033131893_lcssa2036_i_loc, i16 %p_0_0_033131890_lcssa2034_i_loc, i16 %p_0_0_033131887_lcssa2032_i_loc, i16 %conv_i_i_i23841884_lcssa2030_i_loc, i16 %conv_i_i_i23841881_lcssa2028_i_loc, i16 %conv_i_i_i23841878_lcssa2026_i_loc, i16 %conv_i_i_i23841875_lcssa2024_i_loc, i16 %conv_i_i_i23841873_lcssa2022_i_loc, i16 %conv_i_i_i23841870_lcssa2020_i_loc, i16 %conv_i_i_i23841867_lcssa2018_i_loc, i16 %conv_i_i_i23841864_lcssa2016_i_loc, i16 %conv_i_i_i23841860_lcssa2014_i_loc, i16 %conv_i_i_i23841857_lcssa2012_i_loc, i16 %conv_i_i_i23841854_lcssa2010_i_loc, i16 %conv_i_i_i23841851_lcssa2008_i_loc, i16 %conv_i_i_i23841848_lcssa2006_i_loc, i16 %conv_i_i_i23841845_lcssa2004_i_loc, i16 %conv_i_i_i23841842_lcssa2002_i_loc, i16 %conv_i_i_i23841839_lcssa2000_i_loc, i16 %p_0_0_033121836_lcssa1998_i_loc, i16 %p_0_0_033121833_lcssa1996_i_loc, i16 %p_0_0_033121830_lcssa1994_i_loc, i16 %p_0_0_033121827_lcssa1992_i_loc, i16 %p_0_0_033121825_lcssa1990_i_loc, i16 %p_0_0_033121822_lcssa1988_i_loc, i16 %p_0_0_033121819_lcssa1986_i_loc, i16 %p_0_0_033121816_lcssa1984_i_loc, i16 %p_0_0_033121812_lcssa1982_i_loc, i16 %p_0_0_033121809_lcssa1980_i_loc, i16 %p_0_0_033121806_lcssa1978_i_loc, i16 %p_0_0_033121803_lcssa1976_i_loc, i16 %p_0_0_033121800_lcssa1974_i_loc, i16 %p_0_0_033121797_lcssa1972_i_loc, i16 %p_0_0_033121794_lcssa1970_i_loc, i16 %p_0_0_033121791_lcssa1968_i_loc, i16 %p_0_0_033131788_lcssa1966_i_loc, i16 %p_0_0_033131785_lcssa1964_i_loc, i16 %p_0_0_033131782_lcssa1962_i_loc, i16 %p_0_0_033131779_lcssa1960_i_loc, i16 %p_0_0_033131777_lcssa1958_i_loc, i16 %p_0_0_033131774_lcssa1956_i_loc, i16 %p_0_0_033131771_lcssa1954_i_loc, i16 %p_0_0_033131768_lcssa1952_i_loc, i16 %p_0_0_033131764_lcssa1950_i_loc, i16 %p_0_0_033131761_lcssa1948_i_loc, i16 %p_0_0_033131758_lcssa1946_i_loc, i16 %p_0_0_033131755_lcssa1944_i_loc, i16 %p_0_0_033131752_lcssa1942_i_loc, i16 %p_0_0_033131749_lcssa1940_i_loc, i16 %p_0_0_033131746_lcssa1938_i_loc, i16 %p_0_0_033131743_lcssa1936_i_loc"   --->   Operation 6432 'call' 'call_ln191' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 6433 [1/1] (0.00ns)   --->   "%empty_409 = wait i32 @_ssdm_op_Wait"   --->   Operation 6433 'wait' 'empty_409' <Predicate = true> <Delay = 0.00>

State 53 <SV = 16> <Delay = 1.44>
ST_53 : Operation 6434 [1/1] (0.00ns)   --->   "%p_0_0_033131932_lcssa2062_i_loc_load = load i16 %p_0_0_033131932_lcssa2062_i_loc"   --->   Operation 6434 'load' 'p_0_0_033131932_lcssa2062_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6435 [1/1] (0.00ns)   --->   "%p_0_0_033131929_lcssa2060_i_loc_load = load i16 %p_0_0_033131929_lcssa2060_i_loc"   --->   Operation 6435 'load' 'p_0_0_033131929_lcssa2060_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6436 [1/1] (0.00ns)   --->   "%p_0_0_033131926_lcssa2058_i_loc_load = load i16 %p_0_0_033131926_lcssa2058_i_loc"   --->   Operation 6436 'load' 'p_0_0_033131926_lcssa2058_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6437 [1/1] (0.00ns)   --->   "%p_0_0_033131923_lcssa2056_i_loc_load = load i16 %p_0_0_033131923_lcssa2056_i_loc"   --->   Operation 6437 'load' 'p_0_0_033131923_lcssa2056_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6438 [1/1] (0.00ns)   --->   "%p_0_0_033131921_lcssa2054_i_loc_load = load i16 %p_0_0_033131921_lcssa2054_i_loc"   --->   Operation 6438 'load' 'p_0_0_033131921_lcssa2054_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6439 [1/1] (0.00ns)   --->   "%p_0_0_033131918_lcssa2052_i_loc_load = load i16 %p_0_0_033131918_lcssa2052_i_loc"   --->   Operation 6439 'load' 'p_0_0_033131918_lcssa2052_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6440 [1/1] (0.00ns)   --->   "%p_0_0_033131915_lcssa2050_i_loc_load = load i16 %p_0_0_033131915_lcssa2050_i_loc"   --->   Operation 6440 'load' 'p_0_0_033131915_lcssa2050_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6441 [1/1] (0.00ns)   --->   "%p_0_0_033131912_lcssa2048_i_loc_load = load i16 %p_0_0_033131912_lcssa2048_i_loc"   --->   Operation 6441 'load' 'p_0_0_033131912_lcssa2048_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6442 [1/1] (0.00ns)   --->   "%p_0_0_033131908_lcssa2046_i_loc_load = load i16 %p_0_0_033131908_lcssa2046_i_loc"   --->   Operation 6442 'load' 'p_0_0_033131908_lcssa2046_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6443 [1/1] (0.00ns)   --->   "%p_0_0_033131905_lcssa2044_i_loc_load = load i16 %p_0_0_033131905_lcssa2044_i_loc"   --->   Operation 6443 'load' 'p_0_0_033131905_lcssa2044_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6444 [1/1] (0.00ns)   --->   "%p_0_0_033131902_lcssa2042_i_loc_load = load i16 %p_0_0_033131902_lcssa2042_i_loc"   --->   Operation 6444 'load' 'p_0_0_033131902_lcssa2042_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6445 [1/1] (0.00ns)   --->   "%p_0_0_033131899_lcssa2040_i_loc_load = load i16 %p_0_0_033131899_lcssa2040_i_loc"   --->   Operation 6445 'load' 'p_0_0_033131899_lcssa2040_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6446 [1/1] (0.00ns)   --->   "%p_0_0_033131896_lcssa2038_i_loc_load = load i16 %p_0_0_033131896_lcssa2038_i_loc"   --->   Operation 6446 'load' 'p_0_0_033131896_lcssa2038_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6447 [1/1] (0.00ns)   --->   "%p_0_0_033131893_lcssa2036_i_loc_load = load i16 %p_0_0_033131893_lcssa2036_i_loc"   --->   Operation 6447 'load' 'p_0_0_033131893_lcssa2036_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6448 [1/1] (0.00ns)   --->   "%p_0_0_033131890_lcssa2034_i_loc_load = load i16 %p_0_0_033131890_lcssa2034_i_loc"   --->   Operation 6448 'load' 'p_0_0_033131890_lcssa2034_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6449 [1/1] (0.00ns)   --->   "%p_0_0_033131887_lcssa2032_i_loc_load = load i16 %p_0_0_033131887_lcssa2032_i_loc"   --->   Operation 6449 'load' 'p_0_0_033131887_lcssa2032_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6450 [1/1] (0.00ns)   --->   "%conv_i_i_i23841884_lcssa2030_i_loc_load = load i16 %conv_i_i_i23841884_lcssa2030_i_loc"   --->   Operation 6450 'load' 'conv_i_i_i23841884_lcssa2030_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6451 [1/1] (0.00ns)   --->   "%conv_i_i_i23841881_lcssa2028_i_loc_load = load i16 %conv_i_i_i23841881_lcssa2028_i_loc"   --->   Operation 6451 'load' 'conv_i_i_i23841881_lcssa2028_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6452 [1/1] (0.00ns)   --->   "%conv_i_i_i23841878_lcssa2026_i_loc_load = load i16 %conv_i_i_i23841878_lcssa2026_i_loc"   --->   Operation 6452 'load' 'conv_i_i_i23841878_lcssa2026_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6453 [1/1] (0.00ns)   --->   "%conv_i_i_i23841875_lcssa2024_i_loc_load = load i16 %conv_i_i_i23841875_lcssa2024_i_loc"   --->   Operation 6453 'load' 'conv_i_i_i23841875_lcssa2024_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6454 [1/1] (0.00ns)   --->   "%conv_i_i_i23841873_lcssa2022_i_loc_load = load i16 %conv_i_i_i23841873_lcssa2022_i_loc"   --->   Operation 6454 'load' 'conv_i_i_i23841873_lcssa2022_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6455 [1/1] (0.00ns)   --->   "%conv_i_i_i23841870_lcssa2020_i_loc_load = load i16 %conv_i_i_i23841870_lcssa2020_i_loc"   --->   Operation 6455 'load' 'conv_i_i_i23841870_lcssa2020_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6456 [1/1] (0.00ns)   --->   "%conv_i_i_i23841867_lcssa2018_i_loc_load = load i16 %conv_i_i_i23841867_lcssa2018_i_loc"   --->   Operation 6456 'load' 'conv_i_i_i23841867_lcssa2018_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6457 [1/1] (0.00ns)   --->   "%conv_i_i_i23841864_lcssa2016_i_loc_load = load i16 %conv_i_i_i23841864_lcssa2016_i_loc"   --->   Operation 6457 'load' 'conv_i_i_i23841864_lcssa2016_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6458 [1/1] (0.00ns)   --->   "%conv_i_i_i23841860_lcssa2014_i_loc_load = load i16 %conv_i_i_i23841860_lcssa2014_i_loc"   --->   Operation 6458 'load' 'conv_i_i_i23841860_lcssa2014_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6459 [1/1] (0.00ns)   --->   "%conv_i_i_i23841857_lcssa2012_i_loc_load = load i16 %conv_i_i_i23841857_lcssa2012_i_loc"   --->   Operation 6459 'load' 'conv_i_i_i23841857_lcssa2012_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6460 [1/1] (0.00ns)   --->   "%conv_i_i_i23841854_lcssa2010_i_loc_load = load i16 %conv_i_i_i23841854_lcssa2010_i_loc"   --->   Operation 6460 'load' 'conv_i_i_i23841854_lcssa2010_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6461 [1/1] (0.00ns)   --->   "%conv_i_i_i23841851_lcssa2008_i_loc_load = load i16 %conv_i_i_i23841851_lcssa2008_i_loc"   --->   Operation 6461 'load' 'conv_i_i_i23841851_lcssa2008_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6462 [1/1] (0.00ns)   --->   "%conv_i_i_i23841848_lcssa2006_i_loc_load = load i16 %conv_i_i_i23841848_lcssa2006_i_loc"   --->   Operation 6462 'load' 'conv_i_i_i23841848_lcssa2006_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6463 [1/1] (0.00ns)   --->   "%conv_i_i_i23841845_lcssa2004_i_loc_load = load i16 %conv_i_i_i23841845_lcssa2004_i_loc"   --->   Operation 6463 'load' 'conv_i_i_i23841845_lcssa2004_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6464 [1/1] (0.00ns)   --->   "%conv_i_i_i23841842_lcssa2002_i_loc_load = load i16 %conv_i_i_i23841842_lcssa2002_i_loc"   --->   Operation 6464 'load' 'conv_i_i_i23841842_lcssa2002_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6465 [1/1] (0.00ns)   --->   "%conv_i_i_i23841839_lcssa2000_i_loc_load = load i16 %conv_i_i_i23841839_lcssa2000_i_loc"   --->   Operation 6465 'load' 'conv_i_i_i23841839_lcssa2000_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6466 [1/1] (0.00ns)   --->   "%p_0_0_033121836_lcssa1998_i_loc_load = load i16 %p_0_0_033121836_lcssa1998_i_loc"   --->   Operation 6466 'load' 'p_0_0_033121836_lcssa1998_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6467 [1/1] (0.00ns)   --->   "%p_0_0_033121833_lcssa1996_i_loc_load = load i16 %p_0_0_033121833_lcssa1996_i_loc"   --->   Operation 6467 'load' 'p_0_0_033121833_lcssa1996_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6468 [1/1] (0.00ns)   --->   "%p_0_0_033121830_lcssa1994_i_loc_load = load i16 %p_0_0_033121830_lcssa1994_i_loc"   --->   Operation 6468 'load' 'p_0_0_033121830_lcssa1994_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6469 [1/1] (0.00ns)   --->   "%p_0_0_033121827_lcssa1992_i_loc_load = load i16 %p_0_0_033121827_lcssa1992_i_loc"   --->   Operation 6469 'load' 'p_0_0_033121827_lcssa1992_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6470 [1/1] (0.00ns)   --->   "%p_0_0_033121825_lcssa1990_i_loc_load = load i16 %p_0_0_033121825_lcssa1990_i_loc"   --->   Operation 6470 'load' 'p_0_0_033121825_lcssa1990_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6471 [1/1] (0.00ns)   --->   "%p_0_0_033121822_lcssa1988_i_loc_load = load i16 %p_0_0_033121822_lcssa1988_i_loc"   --->   Operation 6471 'load' 'p_0_0_033121822_lcssa1988_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6472 [1/1] (0.00ns)   --->   "%p_0_0_033121819_lcssa1986_i_loc_load = load i16 %p_0_0_033121819_lcssa1986_i_loc"   --->   Operation 6472 'load' 'p_0_0_033121819_lcssa1986_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6473 [1/1] (0.00ns)   --->   "%p_0_0_033121816_lcssa1984_i_loc_load = load i16 %p_0_0_033121816_lcssa1984_i_loc"   --->   Operation 6473 'load' 'p_0_0_033121816_lcssa1984_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6474 [1/1] (0.00ns)   --->   "%p_0_0_033121812_lcssa1982_i_loc_load = load i16 %p_0_0_033121812_lcssa1982_i_loc"   --->   Operation 6474 'load' 'p_0_0_033121812_lcssa1982_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6475 [1/1] (0.00ns)   --->   "%p_0_0_033121809_lcssa1980_i_loc_load = load i16 %p_0_0_033121809_lcssa1980_i_loc"   --->   Operation 6475 'load' 'p_0_0_033121809_lcssa1980_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6476 [1/1] (0.00ns)   --->   "%p_0_0_033121806_lcssa1978_i_loc_load = load i16 %p_0_0_033121806_lcssa1978_i_loc"   --->   Operation 6476 'load' 'p_0_0_033121806_lcssa1978_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6477 [1/1] (0.00ns)   --->   "%p_0_0_033121803_lcssa1976_i_loc_load = load i16 %p_0_0_033121803_lcssa1976_i_loc"   --->   Operation 6477 'load' 'p_0_0_033121803_lcssa1976_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6478 [1/1] (0.00ns)   --->   "%p_0_0_033121800_lcssa1974_i_loc_load = load i16 %p_0_0_033121800_lcssa1974_i_loc"   --->   Operation 6478 'load' 'p_0_0_033121800_lcssa1974_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6479 [1/1] (0.00ns)   --->   "%p_0_0_033121797_lcssa1972_i_loc_load = load i16 %p_0_0_033121797_lcssa1972_i_loc"   --->   Operation 6479 'load' 'p_0_0_033121797_lcssa1972_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6480 [1/1] (0.00ns)   --->   "%p_0_0_033121794_lcssa1970_i_loc_load = load i16 %p_0_0_033121794_lcssa1970_i_loc"   --->   Operation 6480 'load' 'p_0_0_033121794_lcssa1970_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6481 [1/1] (0.00ns)   --->   "%p_0_0_033121791_lcssa1968_i_loc_load = load i16 %p_0_0_033121791_lcssa1968_i_loc"   --->   Operation 6481 'load' 'p_0_0_033121791_lcssa1968_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6482 [1/1] (0.00ns)   --->   "%p_0_0_033131788_lcssa1966_i_loc_load = load i16 %p_0_0_033131788_lcssa1966_i_loc"   --->   Operation 6482 'load' 'p_0_0_033131788_lcssa1966_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6483 [1/1] (0.00ns)   --->   "%p_0_0_033131785_lcssa1964_i_loc_load = load i16 %p_0_0_033131785_lcssa1964_i_loc"   --->   Operation 6483 'load' 'p_0_0_033131785_lcssa1964_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6484 [1/1] (0.00ns)   --->   "%p_0_0_033131782_lcssa1962_i_loc_load = load i16 %p_0_0_033131782_lcssa1962_i_loc"   --->   Operation 6484 'load' 'p_0_0_033131782_lcssa1962_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6485 [1/1] (0.00ns)   --->   "%p_0_0_033131779_lcssa1960_i_loc_load = load i16 %p_0_0_033131779_lcssa1960_i_loc"   --->   Operation 6485 'load' 'p_0_0_033131779_lcssa1960_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6486 [1/1] (0.00ns)   --->   "%p_0_0_033131777_lcssa1958_i_loc_load = load i16 %p_0_0_033131777_lcssa1958_i_loc"   --->   Operation 6486 'load' 'p_0_0_033131777_lcssa1958_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6487 [1/1] (0.00ns)   --->   "%p_0_0_033131774_lcssa1956_i_loc_load = load i16 %p_0_0_033131774_lcssa1956_i_loc"   --->   Operation 6487 'load' 'p_0_0_033131774_lcssa1956_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6488 [1/1] (0.00ns)   --->   "%p_0_0_033131771_lcssa1954_i_loc_load = load i16 %p_0_0_033131771_lcssa1954_i_loc"   --->   Operation 6488 'load' 'p_0_0_033131771_lcssa1954_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6489 [1/1] (0.00ns)   --->   "%p_0_0_033131768_lcssa1952_i_loc_load = load i16 %p_0_0_033131768_lcssa1952_i_loc"   --->   Operation 6489 'load' 'p_0_0_033131768_lcssa1952_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6490 [1/1] (0.00ns)   --->   "%p_0_0_033131764_lcssa1950_i_loc_load = load i16 %p_0_0_033131764_lcssa1950_i_loc"   --->   Operation 6490 'load' 'p_0_0_033131764_lcssa1950_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6491 [1/1] (0.00ns)   --->   "%p_0_0_033131761_lcssa1948_i_loc_load = load i16 %p_0_0_033131761_lcssa1948_i_loc"   --->   Operation 6491 'load' 'p_0_0_033131761_lcssa1948_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6492 [1/1] (0.00ns)   --->   "%p_0_0_033131758_lcssa1946_i_loc_load = load i16 %p_0_0_033131758_lcssa1946_i_loc"   --->   Operation 6492 'load' 'p_0_0_033131758_lcssa1946_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6493 [1/1] (0.00ns)   --->   "%p_0_0_033131755_lcssa1944_i_loc_load = load i16 %p_0_0_033131755_lcssa1944_i_loc"   --->   Operation 6493 'load' 'p_0_0_033131755_lcssa1944_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6494 [1/1] (0.00ns)   --->   "%p_0_0_033131752_lcssa1942_i_loc_load = load i16 %p_0_0_033131752_lcssa1942_i_loc"   --->   Operation 6494 'load' 'p_0_0_033131752_lcssa1942_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6495 [1/1] (0.00ns)   --->   "%p_0_0_033131749_lcssa1940_i_loc_load = load i16 %p_0_0_033131749_lcssa1940_i_loc"   --->   Operation 6495 'load' 'p_0_0_033131749_lcssa1940_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6496 [1/1] (0.00ns)   --->   "%p_0_0_033131746_lcssa1938_i_loc_load = load i16 %p_0_0_033131746_lcssa1938_i_loc"   --->   Operation 6496 'load' 'p_0_0_033131746_lcssa1938_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6497 [1/1] (0.00ns)   --->   "%p_0_0_033131743_lcssa1936_i_loc_load = load i16 %p_0_0_033131743_lcssa1936_i_loc"   --->   Operation 6497 'load' 'p_0_0_033131743_lcssa1936_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6498 [2/2] (1.44ns)   --->   "%call_ln0 = call void @QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6, i16 %p_0_0_033131774_lcssa1956_i_loc_load, i16 %conv_i_i_i23841870_lcssa2020_i_loc_load, i16 %p_0_0_033131771_lcssa1954_i_loc_load, i16 %conv_i_i_i23841867_lcssa2018_i_loc_load, i16 %p_0_0_033131768_lcssa1952_i_loc_load, i16 %conv_i_i_i23841864_lcssa2016_i_loc_load, i16 %p_0_0_033131777_lcssa1958_i_loc_load, i16 %conv_i_i_i23841873_lcssa2022_i_loc_load, i16 %p_0_0_033121822_lcssa1988_i_loc_load, i16 %p_0_0_033131918_lcssa2052_i_loc_load, i16 %p_0_0_033121819_lcssa1986_i_loc_load, i16 %p_0_0_033131915_lcssa2050_i_loc_load, i16 %p_0_0_033121816_lcssa1984_i_loc_load, i16 %p_0_0_033131912_lcssa2048_i_loc_load, i16 %p_0_0_033121825_lcssa1990_i_loc_load, i16 %p_0_0_033131921_lcssa2054_i_loc_load, i16 %p_0_0_033131761_lcssa1948_i_loc_load, i16 %conv_i_i_i23841857_lcssa2012_i_loc_load, i16 %p_0_0_033131758_lcssa1946_i_loc_load, i16 %conv_i_i_i23841854_lcssa2010_i_loc_load, i16 %p_0_0_033131755_lcssa1944_i_loc_load, i16 %conv_i_i_i23841851_lcssa2008_i_loc_load, i16 %p_0_0_033131764_lcssa1950_i_loc_load, i16 %conv_i_i_i23841860_lcssa2014_i_loc_load, i16 %p_0_0_033121809_lcssa1980_i_loc_load, i16 %p_0_0_033131905_lcssa2044_i_loc_load, i16 %p_0_0_033121806_lcssa1978_i_loc_load, i16 %p_0_0_033131902_lcssa2042_i_loc_load, i16 %p_0_0_033121803_lcssa1976_i_loc_load, i16 %p_0_0_033131899_lcssa2040_i_loc_load, i16 %p_0_0_033121812_lcssa1982_i_loc_load, i16 %p_0_0_033131908_lcssa2046_i_loc_load, i16 %p_0_0_033131749_lcssa1940_i_loc_load, i16 %conv_i_i_i23841845_lcssa2004_i_loc_load, i16 %p_0_0_033131746_lcssa1938_i_loc_load, i16 %conv_i_i_i23841842_lcssa2002_i_loc_load, i16 %p_0_0_033131743_lcssa1936_i_loc_load, i16 %conv_i_i_i23841839_lcssa2000_i_loc_load, i16 %p_0_0_033131752_lcssa1942_i_loc_load, i16 %conv_i_i_i23841848_lcssa2006_i_loc_load, i16 %p_0_0_033121797_lcssa1972_i_loc_load, i16 %p_0_0_033131893_lcssa2036_i_loc_load, i16 %p_0_0_033121794_lcssa1970_i_loc_load, i16 %p_0_0_033131890_lcssa2034_i_loc_load, i16 %p_0_0_033121791_lcssa1968_i_loc_load, i16 %p_0_0_033131887_lcssa2032_i_loc_load, i16 %p_0_0_033121800_lcssa1974_i_loc_load, i16 %p_0_0_033131896_lcssa2038_i_loc_load, i16 %p_0_0_033131785_lcssa1964_i_loc_load, i16 %conv_i_i_i23841881_lcssa2028_i_loc_load, i16 %p_0_0_033131782_lcssa1962_i_loc_load, i16 %conv_i_i_i23841878_lcssa2026_i_loc_load, i16 %p_0_0_033131779_lcssa1960_i_loc_load, i16 %conv_i_i_i23841875_lcssa2024_i_loc_load, i16 %p_0_0_033131788_lcssa1966_i_loc_load, i16 %conv_i_i_i23841884_lcssa2030_i_loc_load, i16 %p_0_0_033121833_lcssa1996_i_loc_load, i16 %p_0_0_033131929_lcssa2060_i_loc_load, i16 %p_0_0_033121830_lcssa1994_i_loc_load, i16 %p_0_0_033131926_lcssa2058_i_loc_load, i16 %p_0_0_033121827_lcssa1992_i_loc_load, i16 %p_0_0_033131923_lcssa2056_i_loc_load, i16 %p_0_0_033121836_lcssa1998_i_loc_load, i16 %p_0_0_033131932_lcssa2062_i_loc_load, i16 %R"   --->   Operation 6498 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 6499 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131932_lcssa2062_i_loc_load, i16 %conv_i_i_i3621259_lcssa1630_i" [src/QRD.cpp:276]   --->   Operation 6499 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6500 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121836_lcssa1998_i_loc_load, i16 %conv_i_i_i11201255_lcssa1628_i" [src/QRD.cpp:276]   --->   Operation 6500 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6501 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131923_lcssa2056_i_loc_load, i16 %conv_i_i_i11531251_lcssa1626_i" [src/QRD.cpp:276]   --->   Operation 6501 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6502 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121827_lcssa1992_i_loc_load, i16 %conv_i_i_i11861247_lcssa1624_i" [src/QRD.cpp:276]   --->   Operation 6502 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6503 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131926_lcssa2058_i_loc_load, i16 %conv_i_i_i12191243_lcssa1622_i" [src/QRD.cpp:276]   --->   Operation 6503 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6504 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121830_lcssa1994_i_loc_load, i16 %conv_i_i_i12521239_lcssa1620_i" [src/QRD.cpp:276]   --->   Operation 6504 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6505 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131929_lcssa2060_i_loc_load, i16 %conv_i_i_i12851235_lcssa1618_i" [src/QRD.cpp:276]   --->   Operation 6505 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6506 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121833_lcssa1996_i_loc_load, i16 %conv_i_i_i13181231_lcssa1616_i" [src/QRD.cpp:276]   --->   Operation 6506 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6507 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841884_lcssa2030_i_loc_load, i16 %conv_i_i_i3621227_lcssa1614_i" [src/QRD.cpp:276]   --->   Operation 6507 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6508 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131788_lcssa1966_i_loc_load, i16 %conv_i_i_i11201223_lcssa1612_i" [src/QRD.cpp:276]   --->   Operation 6508 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6509 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841875_lcssa2024_i_loc_load, i16 %conv_i_i_i11531219_lcssa1610_i" [src/QRD.cpp:276]   --->   Operation 6509 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6510 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131779_lcssa1960_i_loc_load, i16 %conv_i_i_i11861215_lcssa1608_i" [src/QRD.cpp:276]   --->   Operation 6510 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6511 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841878_lcssa2026_i_loc_load, i16 %conv_i_i_i12191211_lcssa1606_i" [src/QRD.cpp:276]   --->   Operation 6511 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6512 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131782_lcssa1962_i_loc_load, i16 %conv_i_i_i12521207_lcssa1604_i" [src/QRD.cpp:276]   --->   Operation 6512 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6513 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841881_lcssa2028_i_loc_load, i16 %conv_i_i_i12851203_lcssa1602_i" [src/QRD.cpp:276]   --->   Operation 6513 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6514 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131785_lcssa1964_i_loc_load, i16 %conv_i_i_i13181199_lcssa1600_i" [src/QRD.cpp:276]   --->   Operation 6514 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6515 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131896_lcssa2038_i_loc_load, i16 %conv_i_i_i3621195_lcssa1598_i" [src/QRD.cpp:276]   --->   Operation 6515 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6516 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121800_lcssa1974_i_loc_load, i16 %conv_i_i_i11201191_lcssa1596_i" [src/QRD.cpp:276]   --->   Operation 6516 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6517 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131887_lcssa2032_i_loc_load, i16 %conv_i_i_i11531187_lcssa1594_i" [src/QRD.cpp:276]   --->   Operation 6517 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6518 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121791_lcssa1968_i_loc_load, i16 %conv_i_i_i11861183_lcssa1592_i" [src/QRD.cpp:276]   --->   Operation 6518 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6519 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131890_lcssa2034_i_loc_load, i16 %conv_i_i_i12191179_lcssa1590_i" [src/QRD.cpp:276]   --->   Operation 6519 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6520 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121794_lcssa1970_i_loc_load, i16 %conv_i_i_i12521175_lcssa1588_i" [src/QRD.cpp:276]   --->   Operation 6520 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6521 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131893_lcssa2036_i_loc_load, i16 %conv_i_i_i12851171_lcssa1586_i" [src/QRD.cpp:276]   --->   Operation 6521 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6522 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121797_lcssa1972_i_loc_load, i16 %conv_i_i_i13181167_lcssa1584_i" [src/QRD.cpp:276]   --->   Operation 6522 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6523 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841848_lcssa2006_i_loc_load, i16 %conv_i_i_i3621163_lcssa1582_i" [src/QRD.cpp:276]   --->   Operation 6523 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6524 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131752_lcssa1942_i_loc_load, i16 %conv_i_i_i11201159_lcssa1580_i" [src/QRD.cpp:276]   --->   Operation 6524 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6525 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841839_lcssa2000_i_loc_load, i16 %conv_i_i_i11531155_lcssa1578_i" [src/QRD.cpp:276]   --->   Operation 6525 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6526 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131743_lcssa1936_i_loc_load, i16 %conv_i_i_i11861151_lcssa1576_i" [src/QRD.cpp:276]   --->   Operation 6526 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6527 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841842_lcssa2002_i_loc_load, i16 %conv_i_i_i12191147_lcssa1574_i" [src/QRD.cpp:276]   --->   Operation 6527 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6528 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131746_lcssa1938_i_loc_load, i16 %conv_i_i_i12521143_lcssa1572_i" [src/QRD.cpp:276]   --->   Operation 6528 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6529 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841845_lcssa2004_i_loc_load, i16 %conv_i_i_i12851139_lcssa1570_i" [src/QRD.cpp:276]   --->   Operation 6529 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6530 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131749_lcssa1940_i_loc_load, i16 %conv_i_i_i13181135_lcssa1568_i" [src/QRD.cpp:276]   --->   Operation 6530 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6531 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131908_lcssa2046_i_loc_load, i16 %conv_i_i_i3621131_lcssa1566_i" [src/QRD.cpp:276]   --->   Operation 6531 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6532 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121812_lcssa1982_i_loc_load, i16 %conv_i_i_i11201127_lcssa1564_i" [src/QRD.cpp:276]   --->   Operation 6532 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6533 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131899_lcssa2040_i_loc_load, i16 %conv_i_i_i11531123_lcssa1562_i" [src/QRD.cpp:276]   --->   Operation 6533 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6534 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121803_lcssa1976_i_loc_load, i16 %conv_i_i_i11861119_lcssa1560_i" [src/QRD.cpp:276]   --->   Operation 6534 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6535 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131902_lcssa2042_i_loc_load, i16 %conv_i_i_i12191115_lcssa1558_i" [src/QRD.cpp:276]   --->   Operation 6535 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6536 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121806_lcssa1978_i_loc_load, i16 %conv_i_i_i12521111_lcssa1556_i" [src/QRD.cpp:276]   --->   Operation 6536 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6537 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131905_lcssa2044_i_loc_load, i16 %conv_i_i_i12851107_lcssa1554_i" [src/QRD.cpp:276]   --->   Operation 6537 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6538 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121809_lcssa1980_i_loc_load, i16 %conv_i_i_i13181103_lcssa1552_i" [src/QRD.cpp:276]   --->   Operation 6538 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6539 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841860_lcssa2014_i_loc_load, i16 %conv_i_i_i3621099_lcssa1550_i" [src/QRD.cpp:276]   --->   Operation 6539 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6540 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131764_lcssa1950_i_loc_load, i16 %conv_i_i_i11201095_lcssa1548_i" [src/QRD.cpp:276]   --->   Operation 6540 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6541 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841851_lcssa2008_i_loc_load, i16 %conv_i_i_i11531091_lcssa1546_i" [src/QRD.cpp:276]   --->   Operation 6541 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6542 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131755_lcssa1944_i_loc_load, i16 %conv_i_i_i11861087_lcssa1544_i" [src/QRD.cpp:276]   --->   Operation 6542 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6543 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841854_lcssa2010_i_loc_load, i16 %conv_i_i_i12191083_lcssa1542_i" [src/QRD.cpp:276]   --->   Operation 6543 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6544 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131758_lcssa1946_i_loc_load, i16 %conv_i_i_i12521079_lcssa1540_i" [src/QRD.cpp:276]   --->   Operation 6544 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6545 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841857_lcssa2012_i_loc_load, i16 %conv_i_i_i12851075_lcssa1538_i" [src/QRD.cpp:276]   --->   Operation 6545 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6546 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131761_lcssa1948_i_loc_load, i16 %conv_i_i_i13181071_lcssa1536_i" [src/QRD.cpp:276]   --->   Operation 6546 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6547 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131921_lcssa2054_i_loc_load, i16 %conv_i_i_i3621067_lcssa1534_i" [src/QRD.cpp:276]   --->   Operation 6547 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6548 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121825_lcssa1990_i_loc_load, i16 %conv_i_i_i11201063_lcssa1532_i" [src/QRD.cpp:276]   --->   Operation 6548 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6549 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131912_lcssa2048_i_loc_load, i16 %conv_i_i_i11531059_lcssa1530_i" [src/QRD.cpp:276]   --->   Operation 6549 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6550 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121816_lcssa1984_i_loc_load, i16 %conv_i_i_i11861055_lcssa1528_i" [src/QRD.cpp:276]   --->   Operation 6550 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6551 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131915_lcssa2050_i_loc_load, i16 %conv_i_i_i12191051_lcssa1526_i" [src/QRD.cpp:276]   --->   Operation 6551 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6552 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121819_lcssa1986_i_loc_load, i16 %conv_i_i_i12521047_lcssa1524_i" [src/QRD.cpp:276]   --->   Operation 6552 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6553 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131918_lcssa2052_i_loc_load, i16 %conv_i_i_i12851043_lcssa1522_i" [src/QRD.cpp:276]   --->   Operation 6553 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6554 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033121822_lcssa1988_i_loc_load, i16 %conv_i_i_i13181039_lcssa1520_i" [src/QRD.cpp:276]   --->   Operation 6554 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6555 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841873_lcssa2022_i_loc_load, i16 %conv_i_i_i3621035_lcssa1518_i" [src/QRD.cpp:276]   --->   Operation 6555 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6556 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131777_lcssa1958_i_loc_load, i16 %conv_i_i_i11201031_lcssa1516_i" [src/QRD.cpp:276]   --->   Operation 6556 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6557 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841864_lcssa2016_i_loc_load, i16 %conv_i_i_i11531027_lcssa1514_i" [src/QRD.cpp:276]   --->   Operation 6557 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6558 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131768_lcssa1952_i_loc_load, i16 %conv_i_i_i11861023_lcssa1512_i" [src/QRD.cpp:276]   --->   Operation 6558 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6559 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841867_lcssa2018_i_loc_load, i16 %conv_i_i_i12191019_lcssa1510_i" [src/QRD.cpp:276]   --->   Operation 6559 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6560 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131771_lcssa1954_i_loc_load, i16 %conv_i_i_i12521015_lcssa1508_i" [src/QRD.cpp:276]   --->   Operation 6560 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6561 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %conv_i_i_i23841870_lcssa2020_i_loc_load, i16 %conv_i_i_i12851011_lcssa1506_i" [src/QRD.cpp:276]   --->   Operation 6561 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6562 [1/1] (0.00ns)   --->   "%store_ln276 = store i16 %p_0_0_033131774_lcssa1956_i_loc_load, i16 %conv_i_i_i13181007_lcssa1504_i" [src/QRD.cpp:276]   --->   Operation 6562 'store' 'store_ln276' <Predicate = true> <Delay = 0.00>

State 54 <SV = 17> <Delay = 0.00>
ST_54 : Operation 6563 [1/2] (0.00ns)   --->   "%call_ln0 = call void @QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6, i16 %p_0_0_033131774_lcssa1956_i_loc_load, i16 %conv_i_i_i23841870_lcssa2020_i_loc_load, i16 %p_0_0_033131771_lcssa1954_i_loc_load, i16 %conv_i_i_i23841867_lcssa2018_i_loc_load, i16 %p_0_0_033131768_lcssa1952_i_loc_load, i16 %conv_i_i_i23841864_lcssa2016_i_loc_load, i16 %p_0_0_033131777_lcssa1958_i_loc_load, i16 %conv_i_i_i23841873_lcssa2022_i_loc_load, i16 %p_0_0_033121822_lcssa1988_i_loc_load, i16 %p_0_0_033131918_lcssa2052_i_loc_load, i16 %p_0_0_033121819_lcssa1986_i_loc_load, i16 %p_0_0_033131915_lcssa2050_i_loc_load, i16 %p_0_0_033121816_lcssa1984_i_loc_load, i16 %p_0_0_033131912_lcssa2048_i_loc_load, i16 %p_0_0_033121825_lcssa1990_i_loc_load, i16 %p_0_0_033131921_lcssa2054_i_loc_load, i16 %p_0_0_033131761_lcssa1948_i_loc_load, i16 %conv_i_i_i23841857_lcssa2012_i_loc_load, i16 %p_0_0_033131758_lcssa1946_i_loc_load, i16 %conv_i_i_i23841854_lcssa2010_i_loc_load, i16 %p_0_0_033131755_lcssa1944_i_loc_load, i16 %conv_i_i_i23841851_lcssa2008_i_loc_load, i16 %p_0_0_033131764_lcssa1950_i_loc_load, i16 %conv_i_i_i23841860_lcssa2014_i_loc_load, i16 %p_0_0_033121809_lcssa1980_i_loc_load, i16 %p_0_0_033131905_lcssa2044_i_loc_load, i16 %p_0_0_033121806_lcssa1978_i_loc_load, i16 %p_0_0_033131902_lcssa2042_i_loc_load, i16 %p_0_0_033121803_lcssa1976_i_loc_load, i16 %p_0_0_033131899_lcssa2040_i_loc_load, i16 %p_0_0_033121812_lcssa1982_i_loc_load, i16 %p_0_0_033131908_lcssa2046_i_loc_load, i16 %p_0_0_033131749_lcssa1940_i_loc_load, i16 %conv_i_i_i23841845_lcssa2004_i_loc_load, i16 %p_0_0_033131746_lcssa1938_i_loc_load, i16 %conv_i_i_i23841842_lcssa2002_i_loc_load, i16 %p_0_0_033131743_lcssa1936_i_loc_load, i16 %conv_i_i_i23841839_lcssa2000_i_loc_load, i16 %p_0_0_033131752_lcssa1942_i_loc_load, i16 %conv_i_i_i23841848_lcssa2006_i_loc_load, i16 %p_0_0_033121797_lcssa1972_i_loc_load, i16 %p_0_0_033131893_lcssa2036_i_loc_load, i16 %p_0_0_033121794_lcssa1970_i_loc_load, i16 %p_0_0_033131890_lcssa2034_i_loc_load, i16 %p_0_0_033121791_lcssa1968_i_loc_load, i16 %p_0_0_033131887_lcssa2032_i_loc_load, i16 %p_0_0_033121800_lcssa1974_i_loc_load, i16 %p_0_0_033131896_lcssa2038_i_loc_load, i16 %p_0_0_033131785_lcssa1964_i_loc_load, i16 %conv_i_i_i23841881_lcssa2028_i_loc_load, i16 %p_0_0_033131782_lcssa1962_i_loc_load, i16 %conv_i_i_i23841878_lcssa2026_i_loc_load, i16 %p_0_0_033131779_lcssa1960_i_loc_load, i16 %conv_i_i_i23841875_lcssa2024_i_loc_load, i16 %p_0_0_033131788_lcssa1966_i_loc_load, i16 %conv_i_i_i23841884_lcssa2030_i_loc_load, i16 %p_0_0_033121833_lcssa1996_i_loc_load, i16 %p_0_0_033131929_lcssa2060_i_loc_load, i16 %p_0_0_033121830_lcssa1994_i_loc_load, i16 %p_0_0_033131926_lcssa2058_i_loc_load, i16 %p_0_0_033121827_lcssa1992_i_loc_load, i16 %p_0_0_033131923_lcssa2056_i_loc_load, i16 %p_0_0_033121836_lcssa1998_i_loc_load, i16 %p_0_0_033131932_lcssa2062_i_loc_load, i16 %R"   --->   Operation 6563 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 18> <Delay = 0.00>
ST_55 : Operation 6564 [1/1] (0.00ns)   --->   "%empty_410 = wait i32 @_ssdm_op_Wait"   --->   Operation 6564 'wait' 'empty_410' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6565 [1/1] (0.00ns)   --->   "%br_ln276 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2375.i" [src/QRD.cpp:276]   --->   Operation 6565 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>

State 56 <SV = 19> <Delay = 1.22>
ST_56 : Operation 6566 [1/1] (0.00ns)   --->   "%i_22 = load i4 %j" [src/QRD.cpp:276]   --->   Operation 6566 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6567 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i4 %i_22" [src/QRD.cpp:276]   --->   Operation 6567 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6568 [1/1] (0.72ns)   --->   "%icmp_ln276 = icmp_eq  i4 %i_22, i4 8" [src/QRD.cpp:276]   --->   Operation 6568 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6569 [1/1] (0.00ns)   --->   "%empty_411 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 6569 'speclooptripcount' 'empty_411' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6570 [1/1] (0.79ns)   --->   "%add_ln276 = add i4 %i_22, i4 1" [src/QRD.cpp:276]   --->   Operation 6570 'add' 'add_ln276' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6571 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %icmp_ln276, void %.split313.i, void %.preheader2768.i.preheader" [src/QRD.cpp:276]   --->   Operation 6571 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6572 [2/2] (0.42ns)   --->   "%call_ln276 = call void @QRD_Pipeline_VITIS_LOOP_277_8, i3 %trunc_ln276, i3 %trunc_ln276, i3 %trunc_ln276, i16 %conv_i_i_i13511483_lcssa1742_i, i16 %conv_i_i_i13511479_lcssa1740_i, i16 %conv_i_i_i13511475_lcssa1738_i, i16 %conv_i_i_i13511471_lcssa1736_i, i16 %conv_i_i_i13511467_lcssa1734_i, i16 %conv_i_i_i13511463_lcssa1732_i, i16 %conv_i_i_i13511459_lcssa1730_i, i16 %conv_i_i_i13511455_lcssa1728_i, i16 %conv_i_i_i13841451_lcssa1726_i, i16 %conv_i_i_i13841447_lcssa1724_i, i16 %conv_i_i_i13841443_lcssa1722_i, i16 %conv_i_i_i13841439_lcssa1720_i, i16 %conv_i_i_i13841435_lcssa1718_i, i16 %conv_i_i_i13841431_lcssa1716_i, i16 %conv_i_i_i13841427_lcssa1714_i, i16 %conv_i_i_i13841423_lcssa1712_i, i16 %conv_i_i_i14171419_lcssa1710_i, i16 %conv_i_i_i14171415_lcssa1708_i, i16 %conv_i_i_i14171411_lcssa1706_i, i16 %conv_i_i_i14171407_lcssa1704_i, i16 %conv_i_i_i14171403_lcssa1702_i, i16 %conv_i_i_i14171399_lcssa1700_i, i16 %conv_i_i_i14171395_lcssa1698_i, i16 %conv_i_i_i14171391_lcssa1696_i, i16 %conv_i_i_i14501387_lcssa1694_i, i16 %conv_i_i_i14501383_lcssa1692_i, i16 %conv_i_i_i14501379_lcssa1690_i, i16 %conv_i_i_i14501375_lcssa1688_i, i16 %conv_i_i_i14501371_lcssa1686_i, i16 %conv_i_i_i14501367_lcssa1684_i, i16 %conv_i_i_i14501363_lcssa1682_i, i16 %conv_i_i_i14501359_lcssa1680_i, i16 %conv_i_i_i14831355_lcssa1678_i, i16 %conv_i_i_i14831351_lcssa1676_i, i16 %conv_i_i_i14831347_lcssa1674_i, i16 %conv_i_i_i14831343_lcssa1672_i, i16 %conv_i_i_i14831339_lcssa1670_i, i16 %conv_i_i_i14831335_lcssa1668_i, i16 %conv_i_i_i14831331_lcssa1666_i, i16 %conv_i_i_i14831327_lcssa1664_i, i16 %conv_i_i_i15161323_lcssa1662_i, i16 %conv_i_i_i15161319_lcssa1660_i, i16 %conv_i_i_i15161315_lcssa1658_i, i16 %conv_i_i_i15161311_lcssa1656_i, i16 %conv_i_i_i15161307_lcssa1654_i, i16 %conv_i_i_i15161303_lcssa1652_i, i16 %conv_i_i_i15161299_lcssa1650_i, i16 %conv_i_i_i15161295_lcssa1648_i, i16 %conv_i_i_i15491291_lcssa1646_i, i16 %conv_i_i_i15491287_lcssa1644_i, i16 %conv_i_i_i15491283_lcssa1642_i, i16 %conv_i_i_i15491279_lcssa1640_i, i16 %conv_i_i_i15491275_lcssa1638_i, i16 %conv_i_i_i15491271_lcssa1636_i, i16 %conv_i_i_i15491267_lcssa1634_i, i16 %conv_i_i_i15491263_lcssa1632_i, i16 %conv_i_i_i3621259_lcssa1630_i, i16 %conv_i_i_i11201255_lcssa1628_i, i16 %conv_i_i_i11531251_lcssa1626_i, i16 %conv_i_i_i11861247_lcssa1624_i, i16 %conv_i_i_i12191243_lcssa1622_i, i16 %conv_i_i_i12521239_lcssa1620_i, i16 %conv_i_i_i12851235_lcssa1618_i, i16 %conv_i_i_i13181231_lcssa1616_i, i16 %conv_i_i_i3621227_lcssa1614_i, i16 %conv_i_i_i11201223_lcssa1612_i, i16 %conv_i_i_i11531219_lcssa1610_i, i16 %conv_i_i_i11861215_lcssa1608_i, i16 %conv_i_i_i12191211_lcssa1606_i, i16 %conv_i_i_i12521207_lcssa1604_i, i16 %conv_i_i_i12851203_lcssa1602_i, i16 %conv_i_i_i13181199_lcssa1600_i, i16 %conv_i_i_i3621195_lcssa1598_i, i16 %conv_i_i_i11201191_lcssa1596_i, i16 %conv_i_i_i11531187_lcssa1594_i, i16 %conv_i_i_i11861183_lcssa1592_i, i16 %conv_i_i_i12191179_lcssa1590_i, i16 %conv_i_i_i12521175_lcssa1588_i, i16 %conv_i_i_i12851171_lcssa1586_i, i16 %conv_i_i_i13181167_lcssa1584_i, i16 %conv_i_i_i3621163_lcssa1582_i, i16 %conv_i_i_i11201159_lcssa1580_i, i16 %conv_i_i_i11531155_lcssa1578_i, i16 %conv_i_i_i11861151_lcssa1576_i, i16 %conv_i_i_i12191147_lcssa1574_i, i16 %conv_i_i_i12521143_lcssa1572_i, i16 %conv_i_i_i12851139_lcssa1570_i, i16 %conv_i_i_i13181135_lcssa1568_i, i16 %conv_i_i_i3621131_lcssa1566_i, i16 %conv_i_i_i11201127_lcssa1564_i, i16 %conv_i_i_i11531123_lcssa1562_i, i16 %conv_i_i_i11861119_lcssa1560_i, i16 %conv_i_i_i12191115_lcssa1558_i, i16 %conv_i_i_i12521111_lcssa1556_i, i16 %conv_i_i_i12851107_lcssa1554_i, i16 %conv_i_i_i13181103_lcssa1552_i, i16 %conv_i_i_i3621099_lcssa1550_i, i16 %conv_i_i_i11201095_lcssa1548_i, i16 %conv_i_i_i11531091_lcssa1546_i, i16 %conv_i_i_i11861087_lcssa1544_i, i16 %conv_i_i_i12191083_lcssa1542_i, i16 %conv_i_i_i12521079_lcssa1540_i, i16 %conv_i_i_i12851075_lcssa1538_i, i16 %conv_i_i_i13181071_lcssa1536_i, i16 %conv_i_i_i3621067_lcssa1534_i, i16 %conv_i_i_i11201063_lcssa1532_i, i16 %conv_i_i_i11531059_lcssa1530_i, i16 %conv_i_i_i11861055_lcssa1528_i, i16 %conv_i_i_i12191051_lcssa1526_i, i16 %conv_i_i_i12521047_lcssa1524_i, i16 %conv_i_i_i12851043_lcssa1522_i, i16 %conv_i_i_i13181039_lcssa1520_i, i16 %conv_i_i_i3621035_lcssa1518_i, i16 %conv_i_i_i11201031_lcssa1516_i, i16 %conv_i_i_i11531027_lcssa1514_i, i16 %conv_i_i_i11861023_lcssa1512_i, i16 %conv_i_i_i12191019_lcssa1510_i, i16 %conv_i_i_i12521015_lcssa1508_i, i16 %conv_i_i_i12851011_lcssa1506_i, i16 %conv_i_i_i13181007_lcssa1504_i, i16 %conv_i_i_i15821003_lcssa1502_i, i16 %conv_i_i_i1582999_lcssa1500_i, i16 %conv_i_i_i1582995_lcssa1498_i, i16 %conv_i_i_i1582991_lcssa1496_i, i16 %conv_i_i_i1582987_lcssa1494_i, i16 %conv_i_i_i1582983_lcssa1492_i, i16 %conv_i_i_i1582979_lcssa1490_i, i16 %conv_i_i_i1582975_lcssa1488_i" [src/QRD.cpp:276]   --->   Operation 6572 'call' 'call_ln276' <Predicate = (!icmp_ln276)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 6573 [1/1] (0.42ns)   --->   "%store_ln276 = store i4 %add_ln276, i4 %j" [src/QRD.cpp:276]   --->   Operation 6573 'store' 'store_ln276' <Predicate = (!icmp_ln276)> <Delay = 0.42>
ST_56 : Operation 6574 [1/1] (0.00ns)   --->   "%Y_V_addr = getelementptr i16 %Y_V, i64 0, i64 0"   --->   Operation 6574 'getelementptr' 'Y_V_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6575 [1/1] (0.00ns)   --->   "%Y_V_1_addr = getelementptr i16 %Y_V_1, i64 0, i64 0"   --->   Operation 6575 'getelementptr' 'Y_V_1_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6576 [1/1] (0.00ns)   --->   "%Y_V_2_addr = getelementptr i16 %Y_V_2, i64 0, i64 0"   --->   Operation 6576 'getelementptr' 'Y_V_2_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6577 [1/1] (0.00ns)   --->   "%Y_V_3_addr = getelementptr i16 %Y_V_3, i64 0, i64 0"   --->   Operation 6577 'getelementptr' 'Y_V_3_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6578 [1/1] (0.00ns)   --->   "%Y_V_4_addr = getelementptr i16 %Y_V_4, i64 0, i64 0"   --->   Operation 6578 'getelementptr' 'Y_V_4_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6579 [1/1] (0.00ns)   --->   "%Y_V_5_addr = getelementptr i16 %Y_V_5, i64 0, i64 0"   --->   Operation 6579 'getelementptr' 'Y_V_5_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6580 [1/1] (0.00ns)   --->   "%Y_V_6_addr = getelementptr i16 %Y_V_6, i64 0, i64 0"   --->   Operation 6580 'getelementptr' 'Y_V_6_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6581 [1/1] (0.00ns)   --->   "%Y_V_7_addr = getelementptr i16 %Y_V_7, i64 0, i64 0"   --->   Operation 6581 'getelementptr' 'Y_V_7_addr' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6582 [2/2] (0.67ns)   --->   "%Y_V_load = load i3 %Y_V_addr"   --->   Operation 6582 'load' 'Y_V_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6583 [2/2] (0.67ns)   --->   "%Y_V_1_load = load i3 %Y_V_1_addr"   --->   Operation 6583 'load' 'Y_V_1_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6584 [2/2] (0.67ns)   --->   "%Y_V_2_load = load i3 %Y_V_2_addr"   --->   Operation 6584 'load' 'Y_V_2_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6585 [2/2] (0.67ns)   --->   "%Y_V_3_load = load i3 %Y_V_3_addr"   --->   Operation 6585 'load' 'Y_V_3_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6586 [2/2] (0.67ns)   --->   "%Y_V_4_load = load i3 %Y_V_4_addr"   --->   Operation 6586 'load' 'Y_V_4_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6587 [2/2] (0.67ns)   --->   "%Y_V_5_load = load i3 %Y_V_5_addr"   --->   Operation 6587 'load' 'Y_V_5_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6588 [2/2] (0.67ns)   --->   "%Y_V_6_load = load i3 %Y_V_6_addr"   --->   Operation 6588 'load' 'Y_V_6_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6589 [2/2] (0.67ns)   --->   "%Y_V_7_load = load i3 %Y_V_7_addr"   --->   Operation 6589 'load' 'Y_V_7_load' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6590 [1/1] (0.00ns)   --->   "%Y_V_addr_2 = getelementptr i16 %Y_V, i64 0, i64 1"   --->   Operation 6590 'getelementptr' 'Y_V_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6591 [1/1] (0.00ns)   --->   "%Y_V_1_addr_2 = getelementptr i16 %Y_V_1, i64 0, i64 1"   --->   Operation 6591 'getelementptr' 'Y_V_1_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6592 [1/1] (0.00ns)   --->   "%Y_V_2_addr_2 = getelementptr i16 %Y_V_2, i64 0, i64 1"   --->   Operation 6592 'getelementptr' 'Y_V_2_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6593 [1/1] (0.00ns)   --->   "%Y_V_3_addr_2 = getelementptr i16 %Y_V_3, i64 0, i64 1"   --->   Operation 6593 'getelementptr' 'Y_V_3_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6594 [1/1] (0.00ns)   --->   "%Y_V_4_addr_2 = getelementptr i16 %Y_V_4, i64 0, i64 1"   --->   Operation 6594 'getelementptr' 'Y_V_4_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6595 [1/1] (0.00ns)   --->   "%Y_V_5_addr_2 = getelementptr i16 %Y_V_5, i64 0, i64 1"   --->   Operation 6595 'getelementptr' 'Y_V_5_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6596 [1/1] (0.00ns)   --->   "%Y_V_6_addr_2 = getelementptr i16 %Y_V_6, i64 0, i64 1"   --->   Operation 6596 'getelementptr' 'Y_V_6_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6597 [1/1] (0.00ns)   --->   "%Y_V_7_addr_2 = getelementptr i16 %Y_V_7, i64 0, i64 1"   --->   Operation 6597 'getelementptr' 'Y_V_7_addr_2' <Predicate = (icmp_ln276)> <Delay = 0.00>
ST_56 : Operation 6598 [2/2] (0.67ns)   --->   "%Y_V_load_1 = load i3 %Y_V_addr_2"   --->   Operation 6598 'load' 'Y_V_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6599 [2/2] (0.67ns)   --->   "%Y_V_1_load_1 = load i3 %Y_V_1_addr_2"   --->   Operation 6599 'load' 'Y_V_1_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6600 [2/2] (0.67ns)   --->   "%Y_V_2_load_1 = load i3 %Y_V_2_addr_2"   --->   Operation 6600 'load' 'Y_V_2_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6601 [2/2] (0.67ns)   --->   "%Y_V_3_load_1 = load i3 %Y_V_3_addr_2"   --->   Operation 6601 'load' 'Y_V_3_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6602 [2/2] (0.67ns)   --->   "%Y_V_4_load_1 = load i3 %Y_V_4_addr_2"   --->   Operation 6602 'load' 'Y_V_4_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6603 [2/2] (0.67ns)   --->   "%Y_V_5_load_1 = load i3 %Y_V_5_addr_2"   --->   Operation 6603 'load' 'Y_V_5_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6604 [2/2] (0.67ns)   --->   "%Y_V_6_load_1 = load i3 %Y_V_6_addr_2"   --->   Operation 6604 'load' 'Y_V_6_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6605 [2/2] (0.67ns)   --->   "%Y_V_7_load_1 = load i3 %Y_V_7_addr_2"   --->   Operation 6605 'load' 'Y_V_7_load_1' <Predicate = (icmp_ln276)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6606 [1/1] (0.00ns)   --->   "%empty_412 = wait i32 @_ssdm_op_Wait"   --->   Operation 6606 'wait' 'empty_412' <Predicate = (icmp_ln276)> <Delay = 0.00>

State 57 <SV = 20> <Delay = 0.00>
ST_57 : Operation 6607 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/QRD.cpp:118]   --->   Operation 6607 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6608 [1/2] (0.00ns)   --->   "%call_ln276 = call void @QRD_Pipeline_VITIS_LOOP_277_8, i3 %trunc_ln276, i3 %trunc_ln276, i3 %trunc_ln276, i16 %conv_i_i_i13511483_lcssa1742_i, i16 %conv_i_i_i13511479_lcssa1740_i, i16 %conv_i_i_i13511475_lcssa1738_i, i16 %conv_i_i_i13511471_lcssa1736_i, i16 %conv_i_i_i13511467_lcssa1734_i, i16 %conv_i_i_i13511463_lcssa1732_i, i16 %conv_i_i_i13511459_lcssa1730_i, i16 %conv_i_i_i13511455_lcssa1728_i, i16 %conv_i_i_i13841451_lcssa1726_i, i16 %conv_i_i_i13841447_lcssa1724_i, i16 %conv_i_i_i13841443_lcssa1722_i, i16 %conv_i_i_i13841439_lcssa1720_i, i16 %conv_i_i_i13841435_lcssa1718_i, i16 %conv_i_i_i13841431_lcssa1716_i, i16 %conv_i_i_i13841427_lcssa1714_i, i16 %conv_i_i_i13841423_lcssa1712_i, i16 %conv_i_i_i14171419_lcssa1710_i, i16 %conv_i_i_i14171415_lcssa1708_i, i16 %conv_i_i_i14171411_lcssa1706_i, i16 %conv_i_i_i14171407_lcssa1704_i, i16 %conv_i_i_i14171403_lcssa1702_i, i16 %conv_i_i_i14171399_lcssa1700_i, i16 %conv_i_i_i14171395_lcssa1698_i, i16 %conv_i_i_i14171391_lcssa1696_i, i16 %conv_i_i_i14501387_lcssa1694_i, i16 %conv_i_i_i14501383_lcssa1692_i, i16 %conv_i_i_i14501379_lcssa1690_i, i16 %conv_i_i_i14501375_lcssa1688_i, i16 %conv_i_i_i14501371_lcssa1686_i, i16 %conv_i_i_i14501367_lcssa1684_i, i16 %conv_i_i_i14501363_lcssa1682_i, i16 %conv_i_i_i14501359_lcssa1680_i, i16 %conv_i_i_i14831355_lcssa1678_i, i16 %conv_i_i_i14831351_lcssa1676_i, i16 %conv_i_i_i14831347_lcssa1674_i, i16 %conv_i_i_i14831343_lcssa1672_i, i16 %conv_i_i_i14831339_lcssa1670_i, i16 %conv_i_i_i14831335_lcssa1668_i, i16 %conv_i_i_i14831331_lcssa1666_i, i16 %conv_i_i_i14831327_lcssa1664_i, i16 %conv_i_i_i15161323_lcssa1662_i, i16 %conv_i_i_i15161319_lcssa1660_i, i16 %conv_i_i_i15161315_lcssa1658_i, i16 %conv_i_i_i15161311_lcssa1656_i, i16 %conv_i_i_i15161307_lcssa1654_i, i16 %conv_i_i_i15161303_lcssa1652_i, i16 %conv_i_i_i15161299_lcssa1650_i, i16 %conv_i_i_i15161295_lcssa1648_i, i16 %conv_i_i_i15491291_lcssa1646_i, i16 %conv_i_i_i15491287_lcssa1644_i, i16 %conv_i_i_i15491283_lcssa1642_i, i16 %conv_i_i_i15491279_lcssa1640_i, i16 %conv_i_i_i15491275_lcssa1638_i, i16 %conv_i_i_i15491271_lcssa1636_i, i16 %conv_i_i_i15491267_lcssa1634_i, i16 %conv_i_i_i15491263_lcssa1632_i, i16 %conv_i_i_i3621259_lcssa1630_i, i16 %conv_i_i_i11201255_lcssa1628_i, i16 %conv_i_i_i11531251_lcssa1626_i, i16 %conv_i_i_i11861247_lcssa1624_i, i16 %conv_i_i_i12191243_lcssa1622_i, i16 %conv_i_i_i12521239_lcssa1620_i, i16 %conv_i_i_i12851235_lcssa1618_i, i16 %conv_i_i_i13181231_lcssa1616_i, i16 %conv_i_i_i3621227_lcssa1614_i, i16 %conv_i_i_i11201223_lcssa1612_i, i16 %conv_i_i_i11531219_lcssa1610_i, i16 %conv_i_i_i11861215_lcssa1608_i, i16 %conv_i_i_i12191211_lcssa1606_i, i16 %conv_i_i_i12521207_lcssa1604_i, i16 %conv_i_i_i12851203_lcssa1602_i, i16 %conv_i_i_i13181199_lcssa1600_i, i16 %conv_i_i_i3621195_lcssa1598_i, i16 %conv_i_i_i11201191_lcssa1596_i, i16 %conv_i_i_i11531187_lcssa1594_i, i16 %conv_i_i_i11861183_lcssa1592_i, i16 %conv_i_i_i12191179_lcssa1590_i, i16 %conv_i_i_i12521175_lcssa1588_i, i16 %conv_i_i_i12851171_lcssa1586_i, i16 %conv_i_i_i13181167_lcssa1584_i, i16 %conv_i_i_i3621163_lcssa1582_i, i16 %conv_i_i_i11201159_lcssa1580_i, i16 %conv_i_i_i11531155_lcssa1578_i, i16 %conv_i_i_i11861151_lcssa1576_i, i16 %conv_i_i_i12191147_lcssa1574_i, i16 %conv_i_i_i12521143_lcssa1572_i, i16 %conv_i_i_i12851139_lcssa1570_i, i16 %conv_i_i_i13181135_lcssa1568_i, i16 %conv_i_i_i3621131_lcssa1566_i, i16 %conv_i_i_i11201127_lcssa1564_i, i16 %conv_i_i_i11531123_lcssa1562_i, i16 %conv_i_i_i11861119_lcssa1560_i, i16 %conv_i_i_i12191115_lcssa1558_i, i16 %conv_i_i_i12521111_lcssa1556_i, i16 %conv_i_i_i12851107_lcssa1554_i, i16 %conv_i_i_i13181103_lcssa1552_i, i16 %conv_i_i_i3621099_lcssa1550_i, i16 %conv_i_i_i11201095_lcssa1548_i, i16 %conv_i_i_i11531091_lcssa1546_i, i16 %conv_i_i_i11861087_lcssa1544_i, i16 %conv_i_i_i12191083_lcssa1542_i, i16 %conv_i_i_i12521079_lcssa1540_i, i16 %conv_i_i_i12851075_lcssa1538_i, i16 %conv_i_i_i13181071_lcssa1536_i, i16 %conv_i_i_i3621067_lcssa1534_i, i16 %conv_i_i_i11201063_lcssa1532_i, i16 %conv_i_i_i11531059_lcssa1530_i, i16 %conv_i_i_i11861055_lcssa1528_i, i16 %conv_i_i_i12191051_lcssa1526_i, i16 %conv_i_i_i12521047_lcssa1524_i, i16 %conv_i_i_i12851043_lcssa1522_i, i16 %conv_i_i_i13181039_lcssa1520_i, i16 %conv_i_i_i3621035_lcssa1518_i, i16 %conv_i_i_i11201031_lcssa1516_i, i16 %conv_i_i_i11531027_lcssa1514_i, i16 %conv_i_i_i11861023_lcssa1512_i, i16 %conv_i_i_i12191019_lcssa1510_i, i16 %conv_i_i_i12521015_lcssa1508_i, i16 %conv_i_i_i12851011_lcssa1506_i, i16 %conv_i_i_i13181007_lcssa1504_i, i16 %conv_i_i_i15821003_lcssa1502_i, i16 %conv_i_i_i1582999_lcssa1500_i, i16 %conv_i_i_i1582995_lcssa1498_i, i16 %conv_i_i_i1582991_lcssa1496_i, i16 %conv_i_i_i1582987_lcssa1494_i, i16 %conv_i_i_i1582983_lcssa1492_i, i16 %conv_i_i_i1582979_lcssa1490_i, i16 %conv_i_i_i1582975_lcssa1488_i" [src/QRD.cpp:276]   --->   Operation 6608 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 6609 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2375.i"   --->   Operation 6609 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 20> <Delay = 0.67>
ST_58 : Operation 6610 [1/2] (0.67ns)   --->   "%Y_V_load = load i3 %Y_V_addr"   --->   Operation 6610 'load' 'Y_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6611 [1/2] (0.67ns)   --->   "%Y_V_1_load = load i3 %Y_V_1_addr"   --->   Operation 6611 'load' 'Y_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6612 [1/2] (0.67ns)   --->   "%Y_V_2_load = load i3 %Y_V_2_addr"   --->   Operation 6612 'load' 'Y_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6613 [1/2] (0.67ns)   --->   "%Y_V_3_load = load i3 %Y_V_3_addr"   --->   Operation 6613 'load' 'Y_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6614 [1/2] (0.67ns)   --->   "%Y_V_4_load = load i3 %Y_V_4_addr"   --->   Operation 6614 'load' 'Y_V_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6615 [1/2] (0.67ns)   --->   "%Y_V_5_load = load i3 %Y_V_5_addr"   --->   Operation 6615 'load' 'Y_V_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6616 [1/2] (0.67ns)   --->   "%Y_V_6_load = load i3 %Y_V_6_addr"   --->   Operation 6616 'load' 'Y_V_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6617 [1/2] (0.67ns)   --->   "%Y_V_7_load = load i3 %Y_V_7_addr"   --->   Operation 6617 'load' 'Y_V_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6618 [1/2] (0.67ns)   --->   "%Y_V_load_1 = load i3 %Y_V_addr_2"   --->   Operation 6618 'load' 'Y_V_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6619 [1/2] (0.67ns)   --->   "%Y_V_1_load_1 = load i3 %Y_V_1_addr_2"   --->   Operation 6619 'load' 'Y_V_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6620 [1/2] (0.67ns)   --->   "%Y_V_2_load_1 = load i3 %Y_V_2_addr_2"   --->   Operation 6620 'load' 'Y_V_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6621 [1/2] (0.67ns)   --->   "%Y_V_3_load_1 = load i3 %Y_V_3_addr_2"   --->   Operation 6621 'load' 'Y_V_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6622 [1/2] (0.67ns)   --->   "%Y_V_4_load_1 = load i3 %Y_V_4_addr_2"   --->   Operation 6622 'load' 'Y_V_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6623 [1/2] (0.67ns)   --->   "%Y_V_5_load_1 = load i3 %Y_V_5_addr_2"   --->   Operation 6623 'load' 'Y_V_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6624 [1/2] (0.67ns)   --->   "%Y_V_6_load_1 = load i3 %Y_V_6_addr_2"   --->   Operation 6624 'load' 'Y_V_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6625 [1/2] (0.67ns)   --->   "%Y_V_7_load_1 = load i3 %Y_V_7_addr_2"   --->   Operation 6625 'load' 'Y_V_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6626 [1/1] (0.00ns)   --->   "%Y_V_addr_3 = getelementptr i16 %Y_V, i64 0, i64 2"   --->   Operation 6626 'getelementptr' 'Y_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6627 [1/1] (0.00ns)   --->   "%Y_V_1_addr_3 = getelementptr i16 %Y_V_1, i64 0, i64 2"   --->   Operation 6627 'getelementptr' 'Y_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6628 [1/1] (0.00ns)   --->   "%Y_V_2_addr_3 = getelementptr i16 %Y_V_2, i64 0, i64 2"   --->   Operation 6628 'getelementptr' 'Y_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6629 [1/1] (0.00ns)   --->   "%Y_V_3_addr_3 = getelementptr i16 %Y_V_3, i64 0, i64 2"   --->   Operation 6629 'getelementptr' 'Y_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6630 [1/1] (0.00ns)   --->   "%Y_V_4_addr_3 = getelementptr i16 %Y_V_4, i64 0, i64 2"   --->   Operation 6630 'getelementptr' 'Y_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6631 [1/1] (0.00ns)   --->   "%Y_V_5_addr_3 = getelementptr i16 %Y_V_5, i64 0, i64 2"   --->   Operation 6631 'getelementptr' 'Y_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6632 [1/1] (0.00ns)   --->   "%Y_V_6_addr_3 = getelementptr i16 %Y_V_6, i64 0, i64 2"   --->   Operation 6632 'getelementptr' 'Y_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6633 [1/1] (0.00ns)   --->   "%Y_V_7_addr_3 = getelementptr i16 %Y_V_7, i64 0, i64 2"   --->   Operation 6633 'getelementptr' 'Y_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6634 [2/2] (0.67ns)   --->   "%Y_V_load_2 = load i3 %Y_V_addr_3"   --->   Operation 6634 'load' 'Y_V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6635 [2/2] (0.67ns)   --->   "%Y_V_1_load_2 = load i3 %Y_V_1_addr_3"   --->   Operation 6635 'load' 'Y_V_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6636 [2/2] (0.67ns)   --->   "%Y_V_2_load_2 = load i3 %Y_V_2_addr_3"   --->   Operation 6636 'load' 'Y_V_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6637 [2/2] (0.67ns)   --->   "%Y_V_3_load_2 = load i3 %Y_V_3_addr_3"   --->   Operation 6637 'load' 'Y_V_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6638 [2/2] (0.67ns)   --->   "%Y_V_4_load_2 = load i3 %Y_V_4_addr_3"   --->   Operation 6638 'load' 'Y_V_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6639 [2/2] (0.67ns)   --->   "%Y_V_5_load_2 = load i3 %Y_V_5_addr_3"   --->   Operation 6639 'load' 'Y_V_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6640 [2/2] (0.67ns)   --->   "%Y_V_6_load_2 = load i3 %Y_V_6_addr_3"   --->   Operation 6640 'load' 'Y_V_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6641 [2/2] (0.67ns)   --->   "%Y_V_7_load_2 = load i3 %Y_V_7_addr_3"   --->   Operation 6641 'load' 'Y_V_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6642 [1/1] (0.00ns)   --->   "%Y_V_addr_4 = getelementptr i16 %Y_V, i64 0, i64 3"   --->   Operation 6642 'getelementptr' 'Y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6643 [1/1] (0.00ns)   --->   "%Y_V_1_addr_4 = getelementptr i16 %Y_V_1, i64 0, i64 3"   --->   Operation 6643 'getelementptr' 'Y_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6644 [1/1] (0.00ns)   --->   "%Y_V_2_addr_4 = getelementptr i16 %Y_V_2, i64 0, i64 3"   --->   Operation 6644 'getelementptr' 'Y_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6645 [1/1] (0.00ns)   --->   "%Y_V_3_addr_4 = getelementptr i16 %Y_V_3, i64 0, i64 3"   --->   Operation 6645 'getelementptr' 'Y_V_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6646 [1/1] (0.00ns)   --->   "%Y_V_4_addr_4 = getelementptr i16 %Y_V_4, i64 0, i64 3"   --->   Operation 6646 'getelementptr' 'Y_V_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6647 [1/1] (0.00ns)   --->   "%Y_V_5_addr_4 = getelementptr i16 %Y_V_5, i64 0, i64 3"   --->   Operation 6647 'getelementptr' 'Y_V_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6648 [1/1] (0.00ns)   --->   "%Y_V_6_addr_4 = getelementptr i16 %Y_V_6, i64 0, i64 3"   --->   Operation 6648 'getelementptr' 'Y_V_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6649 [1/1] (0.00ns)   --->   "%Y_V_7_addr_4 = getelementptr i16 %Y_V_7, i64 0, i64 3"   --->   Operation 6649 'getelementptr' 'Y_V_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6650 [2/2] (0.67ns)   --->   "%Y_V_load_3 = load i3 %Y_V_addr_4"   --->   Operation 6650 'load' 'Y_V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6651 [2/2] (0.67ns)   --->   "%Y_V_1_load_3 = load i3 %Y_V_1_addr_4"   --->   Operation 6651 'load' 'Y_V_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6652 [2/2] (0.67ns)   --->   "%Y_V_2_load_3 = load i3 %Y_V_2_addr_4"   --->   Operation 6652 'load' 'Y_V_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6653 [2/2] (0.67ns)   --->   "%Y_V_3_load_3 = load i3 %Y_V_3_addr_4"   --->   Operation 6653 'load' 'Y_V_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6654 [2/2] (0.67ns)   --->   "%Y_V_4_load_3 = load i3 %Y_V_4_addr_4"   --->   Operation 6654 'load' 'Y_V_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6655 [2/2] (0.67ns)   --->   "%Y_V_5_load_3 = load i3 %Y_V_5_addr_4"   --->   Operation 6655 'load' 'Y_V_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6656 [2/2] (0.67ns)   --->   "%Y_V_6_load_3 = load i3 %Y_V_6_addr_4"   --->   Operation 6656 'load' 'Y_V_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6657 [2/2] (0.67ns)   --->   "%Y_V_7_load_3 = load i3 %Y_V_7_addr_4"   --->   Operation 6657 'load' 'Y_V_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 59 <SV = 21> <Delay = 0.67>
ST_59 : Operation 6658 [1/2] (0.67ns)   --->   "%Y_V_load_2 = load i3 %Y_V_addr_3"   --->   Operation 6658 'load' 'Y_V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6659 [1/2] (0.67ns)   --->   "%Y_V_1_load_2 = load i3 %Y_V_1_addr_3"   --->   Operation 6659 'load' 'Y_V_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6660 [1/2] (0.67ns)   --->   "%Y_V_2_load_2 = load i3 %Y_V_2_addr_3"   --->   Operation 6660 'load' 'Y_V_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6661 [1/2] (0.67ns)   --->   "%Y_V_3_load_2 = load i3 %Y_V_3_addr_3"   --->   Operation 6661 'load' 'Y_V_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6662 [1/2] (0.67ns)   --->   "%Y_V_4_load_2 = load i3 %Y_V_4_addr_3"   --->   Operation 6662 'load' 'Y_V_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6663 [1/2] (0.67ns)   --->   "%Y_V_5_load_2 = load i3 %Y_V_5_addr_3"   --->   Operation 6663 'load' 'Y_V_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6664 [1/2] (0.67ns)   --->   "%Y_V_6_load_2 = load i3 %Y_V_6_addr_3"   --->   Operation 6664 'load' 'Y_V_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6665 [1/2] (0.67ns)   --->   "%Y_V_7_load_2 = load i3 %Y_V_7_addr_3"   --->   Operation 6665 'load' 'Y_V_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6666 [1/2] (0.67ns)   --->   "%Y_V_load_3 = load i3 %Y_V_addr_4"   --->   Operation 6666 'load' 'Y_V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6667 [1/2] (0.67ns)   --->   "%Y_V_1_load_3 = load i3 %Y_V_1_addr_4"   --->   Operation 6667 'load' 'Y_V_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6668 [1/2] (0.67ns)   --->   "%Y_V_2_load_3 = load i3 %Y_V_2_addr_4"   --->   Operation 6668 'load' 'Y_V_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6669 [1/2] (0.67ns)   --->   "%Y_V_3_load_3 = load i3 %Y_V_3_addr_4"   --->   Operation 6669 'load' 'Y_V_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6670 [1/2] (0.67ns)   --->   "%Y_V_4_load_3 = load i3 %Y_V_4_addr_4"   --->   Operation 6670 'load' 'Y_V_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6671 [1/2] (0.67ns)   --->   "%Y_V_5_load_3 = load i3 %Y_V_5_addr_4"   --->   Operation 6671 'load' 'Y_V_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6672 [1/2] (0.67ns)   --->   "%Y_V_6_load_3 = load i3 %Y_V_6_addr_4"   --->   Operation 6672 'load' 'Y_V_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6673 [1/2] (0.67ns)   --->   "%Y_V_7_load_3 = load i3 %Y_V_7_addr_4"   --->   Operation 6673 'load' 'Y_V_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6674 [1/1] (0.00ns)   --->   "%Y_V_addr_5 = getelementptr i16 %Y_V, i64 0, i64 4"   --->   Operation 6674 'getelementptr' 'Y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6675 [1/1] (0.00ns)   --->   "%Y_V_1_addr_5 = getelementptr i16 %Y_V_1, i64 0, i64 4"   --->   Operation 6675 'getelementptr' 'Y_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6676 [1/1] (0.00ns)   --->   "%Y_V_2_addr_5 = getelementptr i16 %Y_V_2, i64 0, i64 4"   --->   Operation 6676 'getelementptr' 'Y_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6677 [1/1] (0.00ns)   --->   "%Y_V_3_addr_5 = getelementptr i16 %Y_V_3, i64 0, i64 4"   --->   Operation 6677 'getelementptr' 'Y_V_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6678 [1/1] (0.00ns)   --->   "%Y_V_4_addr_5 = getelementptr i16 %Y_V_4, i64 0, i64 4"   --->   Operation 6678 'getelementptr' 'Y_V_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6679 [1/1] (0.00ns)   --->   "%Y_V_5_addr_5 = getelementptr i16 %Y_V_5, i64 0, i64 4"   --->   Operation 6679 'getelementptr' 'Y_V_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6680 [1/1] (0.00ns)   --->   "%Y_V_6_addr_5 = getelementptr i16 %Y_V_6, i64 0, i64 4"   --->   Operation 6680 'getelementptr' 'Y_V_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6681 [1/1] (0.00ns)   --->   "%Y_V_7_addr_5 = getelementptr i16 %Y_V_7, i64 0, i64 4"   --->   Operation 6681 'getelementptr' 'Y_V_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6682 [2/2] (0.67ns)   --->   "%Y_V_load_4 = load i3 %Y_V_addr_5"   --->   Operation 6682 'load' 'Y_V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6683 [2/2] (0.67ns)   --->   "%Y_V_1_load_4 = load i3 %Y_V_1_addr_5"   --->   Operation 6683 'load' 'Y_V_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6684 [2/2] (0.67ns)   --->   "%Y_V_2_load_4 = load i3 %Y_V_2_addr_5"   --->   Operation 6684 'load' 'Y_V_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6685 [2/2] (0.67ns)   --->   "%Y_V_3_load_4 = load i3 %Y_V_3_addr_5"   --->   Operation 6685 'load' 'Y_V_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6686 [2/2] (0.67ns)   --->   "%Y_V_4_load_4 = load i3 %Y_V_4_addr_5"   --->   Operation 6686 'load' 'Y_V_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6687 [2/2] (0.67ns)   --->   "%Y_V_5_load_4 = load i3 %Y_V_5_addr_5"   --->   Operation 6687 'load' 'Y_V_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6688 [2/2] (0.67ns)   --->   "%Y_V_6_load_4 = load i3 %Y_V_6_addr_5"   --->   Operation 6688 'load' 'Y_V_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6689 [2/2] (0.67ns)   --->   "%Y_V_7_load_4 = load i3 %Y_V_7_addr_5"   --->   Operation 6689 'load' 'Y_V_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6690 [1/1] (0.00ns)   --->   "%Y_V_addr_6 = getelementptr i16 %Y_V, i64 0, i64 5"   --->   Operation 6690 'getelementptr' 'Y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6691 [1/1] (0.00ns)   --->   "%Y_V_1_addr_6 = getelementptr i16 %Y_V_1, i64 0, i64 5"   --->   Operation 6691 'getelementptr' 'Y_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6692 [1/1] (0.00ns)   --->   "%Y_V_2_addr_6 = getelementptr i16 %Y_V_2, i64 0, i64 5"   --->   Operation 6692 'getelementptr' 'Y_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6693 [1/1] (0.00ns)   --->   "%Y_V_3_addr_6 = getelementptr i16 %Y_V_3, i64 0, i64 5"   --->   Operation 6693 'getelementptr' 'Y_V_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6694 [1/1] (0.00ns)   --->   "%Y_V_4_addr_6 = getelementptr i16 %Y_V_4, i64 0, i64 5"   --->   Operation 6694 'getelementptr' 'Y_V_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6695 [1/1] (0.00ns)   --->   "%Y_V_5_addr_6 = getelementptr i16 %Y_V_5, i64 0, i64 5"   --->   Operation 6695 'getelementptr' 'Y_V_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6696 [1/1] (0.00ns)   --->   "%Y_V_6_addr_6 = getelementptr i16 %Y_V_6, i64 0, i64 5"   --->   Operation 6696 'getelementptr' 'Y_V_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6697 [1/1] (0.00ns)   --->   "%Y_V_7_addr_6 = getelementptr i16 %Y_V_7, i64 0, i64 5"   --->   Operation 6697 'getelementptr' 'Y_V_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6698 [2/2] (0.67ns)   --->   "%Y_V_load_5 = load i3 %Y_V_addr_6"   --->   Operation 6698 'load' 'Y_V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6699 [2/2] (0.67ns)   --->   "%Y_V_1_load_5 = load i3 %Y_V_1_addr_6"   --->   Operation 6699 'load' 'Y_V_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6700 [2/2] (0.67ns)   --->   "%Y_V_2_load_5 = load i3 %Y_V_2_addr_6"   --->   Operation 6700 'load' 'Y_V_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6701 [2/2] (0.67ns)   --->   "%Y_V_3_load_5 = load i3 %Y_V_3_addr_6"   --->   Operation 6701 'load' 'Y_V_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6702 [2/2] (0.67ns)   --->   "%Y_V_4_load_5 = load i3 %Y_V_4_addr_6"   --->   Operation 6702 'load' 'Y_V_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6703 [2/2] (0.67ns)   --->   "%Y_V_5_load_5 = load i3 %Y_V_5_addr_6"   --->   Operation 6703 'load' 'Y_V_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6704 [2/2] (0.67ns)   --->   "%Y_V_6_load_5 = load i3 %Y_V_6_addr_6"   --->   Operation 6704 'load' 'Y_V_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 6705 [2/2] (0.67ns)   --->   "%Y_V_7_load_5 = load i3 %Y_V_7_addr_6"   --->   Operation 6705 'load' 'Y_V_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 60 <SV = 22> <Delay = 0.67>
ST_60 : Operation 6706 [1/2] (0.67ns)   --->   "%Y_V_load_4 = load i3 %Y_V_addr_5"   --->   Operation 6706 'load' 'Y_V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6707 [1/2] (0.67ns)   --->   "%Y_V_1_load_4 = load i3 %Y_V_1_addr_5"   --->   Operation 6707 'load' 'Y_V_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6708 [1/2] (0.67ns)   --->   "%Y_V_2_load_4 = load i3 %Y_V_2_addr_5"   --->   Operation 6708 'load' 'Y_V_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6709 [1/2] (0.67ns)   --->   "%Y_V_3_load_4 = load i3 %Y_V_3_addr_5"   --->   Operation 6709 'load' 'Y_V_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6710 [1/2] (0.67ns)   --->   "%Y_V_4_load_4 = load i3 %Y_V_4_addr_5"   --->   Operation 6710 'load' 'Y_V_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6711 [1/2] (0.67ns)   --->   "%Y_V_5_load_4 = load i3 %Y_V_5_addr_5"   --->   Operation 6711 'load' 'Y_V_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6712 [1/2] (0.67ns)   --->   "%Y_V_6_load_4 = load i3 %Y_V_6_addr_5"   --->   Operation 6712 'load' 'Y_V_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6713 [1/2] (0.67ns)   --->   "%Y_V_7_load_4 = load i3 %Y_V_7_addr_5"   --->   Operation 6713 'load' 'Y_V_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6714 [1/2] (0.67ns)   --->   "%Y_V_load_5 = load i3 %Y_V_addr_6"   --->   Operation 6714 'load' 'Y_V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6715 [1/2] (0.67ns)   --->   "%Y_V_1_load_5 = load i3 %Y_V_1_addr_6"   --->   Operation 6715 'load' 'Y_V_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6716 [1/2] (0.67ns)   --->   "%Y_V_2_load_5 = load i3 %Y_V_2_addr_6"   --->   Operation 6716 'load' 'Y_V_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6717 [1/2] (0.67ns)   --->   "%Y_V_3_load_5 = load i3 %Y_V_3_addr_6"   --->   Operation 6717 'load' 'Y_V_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6718 [1/2] (0.67ns)   --->   "%Y_V_4_load_5 = load i3 %Y_V_4_addr_6"   --->   Operation 6718 'load' 'Y_V_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6719 [1/2] (0.67ns)   --->   "%Y_V_5_load_5 = load i3 %Y_V_5_addr_6"   --->   Operation 6719 'load' 'Y_V_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6720 [1/2] (0.67ns)   --->   "%Y_V_6_load_5 = load i3 %Y_V_6_addr_6"   --->   Operation 6720 'load' 'Y_V_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6721 [1/2] (0.67ns)   --->   "%Y_V_7_load_5 = load i3 %Y_V_7_addr_6"   --->   Operation 6721 'load' 'Y_V_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6722 [1/1] (0.00ns)   --->   "%Y_V_addr_7 = getelementptr i16 %Y_V, i64 0, i64 6"   --->   Operation 6722 'getelementptr' 'Y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6723 [1/1] (0.00ns)   --->   "%Y_V_1_addr_7 = getelementptr i16 %Y_V_1, i64 0, i64 6"   --->   Operation 6723 'getelementptr' 'Y_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6724 [1/1] (0.00ns)   --->   "%Y_V_2_addr_7 = getelementptr i16 %Y_V_2, i64 0, i64 6"   --->   Operation 6724 'getelementptr' 'Y_V_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6725 [1/1] (0.00ns)   --->   "%Y_V_3_addr_7 = getelementptr i16 %Y_V_3, i64 0, i64 6"   --->   Operation 6725 'getelementptr' 'Y_V_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6726 [1/1] (0.00ns)   --->   "%Y_V_4_addr_7 = getelementptr i16 %Y_V_4, i64 0, i64 6"   --->   Operation 6726 'getelementptr' 'Y_V_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6727 [1/1] (0.00ns)   --->   "%Y_V_5_addr_7 = getelementptr i16 %Y_V_5, i64 0, i64 6"   --->   Operation 6727 'getelementptr' 'Y_V_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6728 [1/1] (0.00ns)   --->   "%Y_V_6_addr_7 = getelementptr i16 %Y_V_6, i64 0, i64 6"   --->   Operation 6728 'getelementptr' 'Y_V_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6729 [1/1] (0.00ns)   --->   "%Y_V_7_addr_7 = getelementptr i16 %Y_V_7, i64 0, i64 6"   --->   Operation 6729 'getelementptr' 'Y_V_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6730 [2/2] (0.67ns)   --->   "%Y_V_load_6 = load i3 %Y_V_addr_7"   --->   Operation 6730 'load' 'Y_V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6731 [2/2] (0.67ns)   --->   "%Y_V_1_load_6 = load i3 %Y_V_1_addr_7"   --->   Operation 6731 'load' 'Y_V_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6732 [2/2] (0.67ns)   --->   "%Y_V_2_load_6 = load i3 %Y_V_2_addr_7"   --->   Operation 6732 'load' 'Y_V_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6733 [2/2] (0.67ns)   --->   "%Y_V_3_load_6 = load i3 %Y_V_3_addr_7"   --->   Operation 6733 'load' 'Y_V_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6734 [2/2] (0.67ns)   --->   "%Y_V_4_load_6 = load i3 %Y_V_4_addr_7"   --->   Operation 6734 'load' 'Y_V_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6735 [2/2] (0.67ns)   --->   "%Y_V_5_load_6 = load i3 %Y_V_5_addr_7"   --->   Operation 6735 'load' 'Y_V_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6736 [2/2] (0.67ns)   --->   "%Y_V_6_load_6 = load i3 %Y_V_6_addr_7"   --->   Operation 6736 'load' 'Y_V_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6737 [2/2] (0.67ns)   --->   "%Y_V_7_load_6 = load i3 %Y_V_7_addr_7"   --->   Operation 6737 'load' 'Y_V_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6738 [1/1] (0.00ns)   --->   "%Y_V_addr_8 = getelementptr i16 %Y_V, i64 0, i64 7"   --->   Operation 6738 'getelementptr' 'Y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6739 [1/1] (0.00ns)   --->   "%Y_V_1_addr_8 = getelementptr i16 %Y_V_1, i64 0, i64 7"   --->   Operation 6739 'getelementptr' 'Y_V_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6740 [1/1] (0.00ns)   --->   "%Y_V_2_addr_8 = getelementptr i16 %Y_V_2, i64 0, i64 7"   --->   Operation 6740 'getelementptr' 'Y_V_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6741 [1/1] (0.00ns)   --->   "%Y_V_3_addr_8 = getelementptr i16 %Y_V_3, i64 0, i64 7"   --->   Operation 6741 'getelementptr' 'Y_V_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6742 [1/1] (0.00ns)   --->   "%Y_V_4_addr_8 = getelementptr i16 %Y_V_4, i64 0, i64 7"   --->   Operation 6742 'getelementptr' 'Y_V_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6743 [1/1] (0.00ns)   --->   "%Y_V_5_addr_8 = getelementptr i16 %Y_V_5, i64 0, i64 7"   --->   Operation 6743 'getelementptr' 'Y_V_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6744 [1/1] (0.00ns)   --->   "%Y_V_6_addr_8 = getelementptr i16 %Y_V_6, i64 0, i64 7"   --->   Operation 6744 'getelementptr' 'Y_V_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6745 [1/1] (0.00ns)   --->   "%Y_V_7_addr_8 = getelementptr i16 %Y_V_7, i64 0, i64 7"   --->   Operation 6745 'getelementptr' 'Y_V_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6746 [2/2] (0.67ns)   --->   "%Y_V_load_7 = load i3 %Y_V_addr_8"   --->   Operation 6746 'load' 'Y_V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6747 [2/2] (0.67ns)   --->   "%Y_V_1_load_7 = load i3 %Y_V_1_addr_8"   --->   Operation 6747 'load' 'Y_V_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6748 [2/2] (0.67ns)   --->   "%Y_V_2_load_7 = load i3 %Y_V_2_addr_8"   --->   Operation 6748 'load' 'Y_V_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6749 [2/2] (0.67ns)   --->   "%Y_V_3_load_7 = load i3 %Y_V_3_addr_8"   --->   Operation 6749 'load' 'Y_V_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6750 [2/2] (0.67ns)   --->   "%Y_V_4_load_7 = load i3 %Y_V_4_addr_8"   --->   Operation 6750 'load' 'Y_V_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6751 [2/2] (0.67ns)   --->   "%Y_V_5_load_7 = load i3 %Y_V_5_addr_8"   --->   Operation 6751 'load' 'Y_V_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6752 [2/2] (0.67ns)   --->   "%Y_V_6_load_7 = load i3 %Y_V_6_addr_8"   --->   Operation 6752 'load' 'Y_V_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 6753 [2/2] (0.67ns)   --->   "%Y_V_7_load_7 = load i3 %Y_V_7_addr_8"   --->   Operation 6753 'load' 'Y_V_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 61 <SV = 23> <Delay = 1.93>
ST_61 : Operation 6754 [1/1] (0.00ns)   --->   "%conv_i_i_i1582975_lcssa1488_i_load = load i16 %conv_i_i_i1582975_lcssa1488_i"   --->   Operation 6754 'load' 'conv_i_i_i1582975_lcssa1488_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6755 [1/1] (0.00ns)   --->   "%conv_i_i_i1582979_lcssa1490_i_load = load i16 %conv_i_i_i1582979_lcssa1490_i"   --->   Operation 6755 'load' 'conv_i_i_i1582979_lcssa1490_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6756 [1/1] (0.00ns)   --->   "%conv_i_i_i1582983_lcssa1492_i_load = load i16 %conv_i_i_i1582983_lcssa1492_i"   --->   Operation 6756 'load' 'conv_i_i_i1582983_lcssa1492_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6757 [1/1] (0.00ns)   --->   "%conv_i_i_i1582987_lcssa1494_i_load = load i16 %conv_i_i_i1582987_lcssa1494_i"   --->   Operation 6757 'load' 'conv_i_i_i1582987_lcssa1494_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6758 [1/1] (0.00ns)   --->   "%conv_i_i_i1582991_lcssa1496_i_load = load i16 %conv_i_i_i1582991_lcssa1496_i"   --->   Operation 6758 'load' 'conv_i_i_i1582991_lcssa1496_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6759 [1/1] (0.00ns)   --->   "%conv_i_i_i1582995_lcssa1498_i_load = load i16 %conv_i_i_i1582995_lcssa1498_i"   --->   Operation 6759 'load' 'conv_i_i_i1582995_lcssa1498_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6760 [1/1] (0.00ns)   --->   "%conv_i_i_i1582999_lcssa1500_i_load = load i16 %conv_i_i_i1582999_lcssa1500_i"   --->   Operation 6760 'load' 'conv_i_i_i1582999_lcssa1500_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6761 [1/1] (0.00ns)   --->   "%conv_i_i_i15821003_lcssa1502_i_load = load i16 %conv_i_i_i15821003_lcssa1502_i"   --->   Operation 6761 'load' 'conv_i_i_i15821003_lcssa1502_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6762 [1/1] (0.00ns)   --->   "%conv_i_i_i15491263_lcssa1632_i_load = load i16 %conv_i_i_i15491263_lcssa1632_i"   --->   Operation 6762 'load' 'conv_i_i_i15491263_lcssa1632_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6763 [1/1] (0.00ns)   --->   "%conv_i_i_i15491267_lcssa1634_i_load = load i16 %conv_i_i_i15491267_lcssa1634_i"   --->   Operation 6763 'load' 'conv_i_i_i15491267_lcssa1634_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6764 [1/1] (0.00ns)   --->   "%conv_i_i_i15491271_lcssa1636_i_load = load i16 %conv_i_i_i15491271_lcssa1636_i"   --->   Operation 6764 'load' 'conv_i_i_i15491271_lcssa1636_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6765 [1/1] (0.00ns)   --->   "%conv_i_i_i15491275_lcssa1638_i_load = load i16 %conv_i_i_i15491275_lcssa1638_i"   --->   Operation 6765 'load' 'conv_i_i_i15491275_lcssa1638_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6766 [1/1] (0.00ns)   --->   "%conv_i_i_i15491279_lcssa1640_i_load = load i16 %conv_i_i_i15491279_lcssa1640_i"   --->   Operation 6766 'load' 'conv_i_i_i15491279_lcssa1640_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6767 [1/1] (0.00ns)   --->   "%conv_i_i_i15491283_lcssa1642_i_load = load i16 %conv_i_i_i15491283_lcssa1642_i"   --->   Operation 6767 'load' 'conv_i_i_i15491283_lcssa1642_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6768 [1/1] (0.00ns)   --->   "%conv_i_i_i15491287_lcssa1644_i_load = load i16 %conv_i_i_i15491287_lcssa1644_i"   --->   Operation 6768 'load' 'conv_i_i_i15491287_lcssa1644_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6769 [1/1] (0.00ns)   --->   "%conv_i_i_i15491291_lcssa1646_i_load = load i16 %conv_i_i_i15491291_lcssa1646_i"   --->   Operation 6769 'load' 'conv_i_i_i15491291_lcssa1646_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6770 [1/1] (0.00ns)   --->   "%conv_i_i_i15161295_lcssa1648_i_load = load i16 %conv_i_i_i15161295_lcssa1648_i"   --->   Operation 6770 'load' 'conv_i_i_i15161295_lcssa1648_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6771 [1/1] (0.00ns)   --->   "%conv_i_i_i15161299_lcssa1650_i_load = load i16 %conv_i_i_i15161299_lcssa1650_i"   --->   Operation 6771 'load' 'conv_i_i_i15161299_lcssa1650_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6772 [1/1] (0.00ns)   --->   "%conv_i_i_i15161303_lcssa1652_i_load = load i16 %conv_i_i_i15161303_lcssa1652_i"   --->   Operation 6772 'load' 'conv_i_i_i15161303_lcssa1652_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6773 [1/1] (0.00ns)   --->   "%conv_i_i_i15161307_lcssa1654_i_load = load i16 %conv_i_i_i15161307_lcssa1654_i"   --->   Operation 6773 'load' 'conv_i_i_i15161307_lcssa1654_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6774 [1/1] (0.00ns)   --->   "%conv_i_i_i15161311_lcssa1656_i_load = load i16 %conv_i_i_i15161311_lcssa1656_i"   --->   Operation 6774 'load' 'conv_i_i_i15161311_lcssa1656_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6775 [1/1] (0.00ns)   --->   "%conv_i_i_i15161315_lcssa1658_i_load = load i16 %conv_i_i_i15161315_lcssa1658_i"   --->   Operation 6775 'load' 'conv_i_i_i15161315_lcssa1658_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6776 [1/1] (0.00ns)   --->   "%conv_i_i_i15161319_lcssa1660_i_load = load i16 %conv_i_i_i15161319_lcssa1660_i"   --->   Operation 6776 'load' 'conv_i_i_i15161319_lcssa1660_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6777 [1/1] (0.00ns)   --->   "%conv_i_i_i15161323_lcssa1662_i_load = load i16 %conv_i_i_i15161323_lcssa1662_i"   --->   Operation 6777 'load' 'conv_i_i_i15161323_lcssa1662_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6778 [1/1] (0.00ns)   --->   "%conv_i_i_i14831327_lcssa1664_i_load = load i16 %conv_i_i_i14831327_lcssa1664_i"   --->   Operation 6778 'load' 'conv_i_i_i14831327_lcssa1664_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6779 [1/1] (0.00ns)   --->   "%conv_i_i_i14831331_lcssa1666_i_load = load i16 %conv_i_i_i14831331_lcssa1666_i"   --->   Operation 6779 'load' 'conv_i_i_i14831331_lcssa1666_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6780 [1/1] (0.00ns)   --->   "%conv_i_i_i14831335_lcssa1668_i_load = load i16 %conv_i_i_i14831335_lcssa1668_i"   --->   Operation 6780 'load' 'conv_i_i_i14831335_lcssa1668_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6781 [1/1] (0.00ns)   --->   "%conv_i_i_i14831339_lcssa1670_i_load = load i16 %conv_i_i_i14831339_lcssa1670_i"   --->   Operation 6781 'load' 'conv_i_i_i14831339_lcssa1670_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6782 [1/1] (0.00ns)   --->   "%conv_i_i_i14831343_lcssa1672_i_load = load i16 %conv_i_i_i14831343_lcssa1672_i"   --->   Operation 6782 'load' 'conv_i_i_i14831343_lcssa1672_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6783 [1/1] (0.00ns)   --->   "%conv_i_i_i14831347_lcssa1674_i_load = load i16 %conv_i_i_i14831347_lcssa1674_i"   --->   Operation 6783 'load' 'conv_i_i_i14831347_lcssa1674_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6784 [1/1] (0.00ns)   --->   "%conv_i_i_i14831351_lcssa1676_i_load = load i16 %conv_i_i_i14831351_lcssa1676_i"   --->   Operation 6784 'load' 'conv_i_i_i14831351_lcssa1676_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6785 [1/1] (0.00ns)   --->   "%conv_i_i_i14831355_lcssa1678_i_load = load i16 %conv_i_i_i14831355_lcssa1678_i"   --->   Operation 6785 'load' 'conv_i_i_i14831355_lcssa1678_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6786 [1/1] (0.00ns)   --->   "%conv_i_i_i14501359_lcssa1680_i_load = load i16 %conv_i_i_i14501359_lcssa1680_i"   --->   Operation 6786 'load' 'conv_i_i_i14501359_lcssa1680_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6787 [1/1] (0.00ns)   --->   "%conv_i_i_i14501363_lcssa1682_i_load = load i16 %conv_i_i_i14501363_lcssa1682_i"   --->   Operation 6787 'load' 'conv_i_i_i14501363_lcssa1682_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6788 [1/1] (0.00ns)   --->   "%conv_i_i_i14501367_lcssa1684_i_load = load i16 %conv_i_i_i14501367_lcssa1684_i"   --->   Operation 6788 'load' 'conv_i_i_i14501367_lcssa1684_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6789 [1/1] (0.00ns)   --->   "%conv_i_i_i14501371_lcssa1686_i_load = load i16 %conv_i_i_i14501371_lcssa1686_i"   --->   Operation 6789 'load' 'conv_i_i_i14501371_lcssa1686_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6790 [1/1] (0.00ns)   --->   "%conv_i_i_i14501375_lcssa1688_i_load = load i16 %conv_i_i_i14501375_lcssa1688_i"   --->   Operation 6790 'load' 'conv_i_i_i14501375_lcssa1688_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6791 [1/1] (0.00ns)   --->   "%conv_i_i_i14501379_lcssa1690_i_load = load i16 %conv_i_i_i14501379_lcssa1690_i"   --->   Operation 6791 'load' 'conv_i_i_i14501379_lcssa1690_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6792 [1/1] (0.00ns)   --->   "%conv_i_i_i14501383_lcssa1692_i_load = load i16 %conv_i_i_i14501383_lcssa1692_i"   --->   Operation 6792 'load' 'conv_i_i_i14501383_lcssa1692_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6793 [1/1] (0.00ns)   --->   "%conv_i_i_i14501387_lcssa1694_i_load = load i16 %conv_i_i_i14501387_lcssa1694_i"   --->   Operation 6793 'load' 'conv_i_i_i14501387_lcssa1694_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6794 [1/1] (0.00ns)   --->   "%conv_i_i_i14171391_lcssa1696_i_load = load i16 %conv_i_i_i14171391_lcssa1696_i"   --->   Operation 6794 'load' 'conv_i_i_i14171391_lcssa1696_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6795 [1/1] (0.00ns)   --->   "%conv_i_i_i14171395_lcssa1698_i_load = load i16 %conv_i_i_i14171395_lcssa1698_i"   --->   Operation 6795 'load' 'conv_i_i_i14171395_lcssa1698_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6796 [1/1] (0.00ns)   --->   "%conv_i_i_i14171399_lcssa1700_i_load = load i16 %conv_i_i_i14171399_lcssa1700_i"   --->   Operation 6796 'load' 'conv_i_i_i14171399_lcssa1700_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6797 [1/1] (0.00ns)   --->   "%conv_i_i_i14171403_lcssa1702_i_load = load i16 %conv_i_i_i14171403_lcssa1702_i"   --->   Operation 6797 'load' 'conv_i_i_i14171403_lcssa1702_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6798 [1/1] (0.00ns)   --->   "%conv_i_i_i14171407_lcssa1704_i_load = load i16 %conv_i_i_i14171407_lcssa1704_i"   --->   Operation 6798 'load' 'conv_i_i_i14171407_lcssa1704_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6799 [1/1] (0.00ns)   --->   "%conv_i_i_i14171411_lcssa1706_i_load = load i16 %conv_i_i_i14171411_lcssa1706_i"   --->   Operation 6799 'load' 'conv_i_i_i14171411_lcssa1706_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6800 [1/1] (0.00ns)   --->   "%conv_i_i_i14171415_lcssa1708_i_load = load i16 %conv_i_i_i14171415_lcssa1708_i"   --->   Operation 6800 'load' 'conv_i_i_i14171415_lcssa1708_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6801 [1/1] (0.00ns)   --->   "%conv_i_i_i14171419_lcssa1710_i_load = load i16 %conv_i_i_i14171419_lcssa1710_i"   --->   Operation 6801 'load' 'conv_i_i_i14171419_lcssa1710_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6802 [1/1] (0.00ns)   --->   "%conv_i_i_i13841423_lcssa1712_i_load = load i16 %conv_i_i_i13841423_lcssa1712_i"   --->   Operation 6802 'load' 'conv_i_i_i13841423_lcssa1712_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6803 [1/1] (0.00ns)   --->   "%conv_i_i_i13841427_lcssa1714_i_load = load i16 %conv_i_i_i13841427_lcssa1714_i"   --->   Operation 6803 'load' 'conv_i_i_i13841427_lcssa1714_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6804 [1/1] (0.00ns)   --->   "%conv_i_i_i13841431_lcssa1716_i_load = load i16 %conv_i_i_i13841431_lcssa1716_i"   --->   Operation 6804 'load' 'conv_i_i_i13841431_lcssa1716_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6805 [1/1] (0.00ns)   --->   "%conv_i_i_i13841435_lcssa1718_i_load = load i16 %conv_i_i_i13841435_lcssa1718_i"   --->   Operation 6805 'load' 'conv_i_i_i13841435_lcssa1718_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6806 [1/1] (0.00ns)   --->   "%conv_i_i_i13841439_lcssa1720_i_load = load i16 %conv_i_i_i13841439_lcssa1720_i"   --->   Operation 6806 'load' 'conv_i_i_i13841439_lcssa1720_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6807 [1/1] (0.00ns)   --->   "%conv_i_i_i13841443_lcssa1722_i_load = load i16 %conv_i_i_i13841443_lcssa1722_i"   --->   Operation 6807 'load' 'conv_i_i_i13841443_lcssa1722_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6808 [1/1] (0.00ns)   --->   "%conv_i_i_i13841447_lcssa1724_i_load = load i16 %conv_i_i_i13841447_lcssa1724_i"   --->   Operation 6808 'load' 'conv_i_i_i13841447_lcssa1724_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6809 [1/1] (0.00ns)   --->   "%conv_i_i_i13841451_lcssa1726_i_load = load i16 %conv_i_i_i13841451_lcssa1726_i"   --->   Operation 6809 'load' 'conv_i_i_i13841451_lcssa1726_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6810 [1/1] (0.00ns)   --->   "%conv_i_i_i13511455_lcssa1728_i_load = load i16 %conv_i_i_i13511455_lcssa1728_i"   --->   Operation 6810 'load' 'conv_i_i_i13511455_lcssa1728_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6811 [1/1] (0.00ns)   --->   "%conv_i_i_i13511459_lcssa1730_i_load = load i16 %conv_i_i_i13511459_lcssa1730_i"   --->   Operation 6811 'load' 'conv_i_i_i13511459_lcssa1730_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6812 [1/1] (0.00ns)   --->   "%conv_i_i_i13511463_lcssa1732_i_load = load i16 %conv_i_i_i13511463_lcssa1732_i"   --->   Operation 6812 'load' 'conv_i_i_i13511463_lcssa1732_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6813 [1/1] (0.00ns)   --->   "%conv_i_i_i13511467_lcssa1734_i_load = load i16 %conv_i_i_i13511467_lcssa1734_i"   --->   Operation 6813 'load' 'conv_i_i_i13511467_lcssa1734_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6814 [1/1] (0.00ns)   --->   "%conv_i_i_i13511471_lcssa1736_i_load = load i16 %conv_i_i_i13511471_lcssa1736_i"   --->   Operation 6814 'load' 'conv_i_i_i13511471_lcssa1736_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6815 [1/1] (0.00ns)   --->   "%conv_i_i_i13511475_lcssa1738_i_load = load i16 %conv_i_i_i13511475_lcssa1738_i"   --->   Operation 6815 'load' 'conv_i_i_i13511475_lcssa1738_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6816 [1/1] (0.00ns)   --->   "%conv_i_i_i13511479_lcssa1740_i_load = load i16 %conv_i_i_i13511479_lcssa1740_i"   --->   Operation 6816 'load' 'conv_i_i_i13511479_lcssa1740_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6817 [1/1] (0.00ns)   --->   "%conv_i_i_i13511483_lcssa1742_i_load = load i16 %conv_i_i_i13511483_lcssa1742_i"   --->   Operation 6817 'load' 'conv_i_i_i13511483_lcssa1742_i_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6818 [1/2] (0.67ns)   --->   "%Y_V_load_6 = load i3 %Y_V_addr_7"   --->   Operation 6818 'load' 'Y_V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6819 [1/2] (0.67ns)   --->   "%Y_V_1_load_6 = load i3 %Y_V_1_addr_7"   --->   Operation 6819 'load' 'Y_V_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6820 [1/2] (0.67ns)   --->   "%Y_V_2_load_6 = load i3 %Y_V_2_addr_7"   --->   Operation 6820 'load' 'Y_V_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6821 [1/2] (0.67ns)   --->   "%Y_V_3_load_6 = load i3 %Y_V_3_addr_7"   --->   Operation 6821 'load' 'Y_V_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6822 [1/2] (0.67ns)   --->   "%Y_V_4_load_6 = load i3 %Y_V_4_addr_7"   --->   Operation 6822 'load' 'Y_V_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6823 [1/2] (0.67ns)   --->   "%Y_V_5_load_6 = load i3 %Y_V_5_addr_7"   --->   Operation 6823 'load' 'Y_V_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6824 [1/2] (0.67ns)   --->   "%Y_V_6_load_6 = load i3 %Y_V_6_addr_7"   --->   Operation 6824 'load' 'Y_V_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6825 [1/2] (0.67ns)   --->   "%Y_V_7_load_6 = load i3 %Y_V_7_addr_7"   --->   Operation 6825 'load' 'Y_V_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6826 [1/2] (0.67ns)   --->   "%Y_V_load_7 = load i3 %Y_V_addr_8"   --->   Operation 6826 'load' 'Y_V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6827 [1/2] (0.67ns)   --->   "%Y_V_1_load_7 = load i3 %Y_V_1_addr_8"   --->   Operation 6827 'load' 'Y_V_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6828 [1/2] (0.67ns)   --->   "%Y_V_2_load_7 = load i3 %Y_V_2_addr_8"   --->   Operation 6828 'load' 'Y_V_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6829 [1/2] (0.67ns)   --->   "%Y_V_3_load_7 = load i3 %Y_V_3_addr_8"   --->   Operation 6829 'load' 'Y_V_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6830 [1/2] (0.67ns)   --->   "%Y_V_4_load_7 = load i3 %Y_V_4_addr_8"   --->   Operation 6830 'load' 'Y_V_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6831 [1/2] (0.67ns)   --->   "%Y_V_5_load_7 = load i3 %Y_V_5_addr_8"   --->   Operation 6831 'load' 'Y_V_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6832 [1/2] (0.67ns)   --->   "%Y_V_6_load_7 = load i3 %Y_V_6_addr_8"   --->   Operation 6832 'load' 'Y_V_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6833 [1/2] (0.67ns)   --->   "%Y_V_7_load_7 = load i3 %Y_V_7_addr_8"   --->   Operation 6833 'load' 'Y_V_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 6834 [2/2] (1.25ns)   --->   "%call_ln1169 = call void @QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10, i16 %conv_i_i_i1582975_lcssa1488_i_load, i16 %conv_i_i_i15491263_lcssa1632_i_load, i16 %conv_i_i_i15161295_lcssa1648_i_load, i16 %conv_i_i_i14831327_lcssa1664_i_load, i16 %conv_i_i_i14501359_lcssa1680_i_load, i16 %conv_i_i_i14171391_lcssa1696_i_load, i16 %conv_i_i_i13841423_lcssa1712_i_load, i16 %conv_i_i_i13511455_lcssa1728_i_load, i16 %conv_i_i_i1582979_lcssa1490_i_load, i16 %conv_i_i_i15491267_lcssa1634_i_load, i16 %conv_i_i_i15161299_lcssa1650_i_load, i16 %conv_i_i_i14831331_lcssa1666_i_load, i16 %conv_i_i_i14501363_lcssa1682_i_load, i16 %conv_i_i_i14171395_lcssa1698_i_load, i16 %conv_i_i_i13841427_lcssa1714_i_load, i16 %conv_i_i_i13511459_lcssa1730_i_load, i16 %conv_i_i_i1582983_lcssa1492_i_load, i16 %conv_i_i_i15491271_lcssa1636_i_load, i16 %conv_i_i_i15161303_lcssa1652_i_load, i16 %conv_i_i_i14831335_lcssa1668_i_load, i16 %conv_i_i_i14501367_lcssa1684_i_load, i16 %conv_i_i_i14171399_lcssa1700_i_load, i16 %conv_i_i_i13841431_lcssa1716_i_load, i16 %conv_i_i_i13511463_lcssa1732_i_load, i16 %conv_i_i_i1582987_lcssa1494_i_load, i16 %conv_i_i_i15491275_lcssa1638_i_load, i16 %conv_i_i_i15161307_lcssa1654_i_load, i16 %conv_i_i_i14831339_lcssa1670_i_load, i16 %conv_i_i_i14501371_lcssa1686_i_load, i16 %conv_i_i_i14171403_lcssa1702_i_load, i16 %conv_i_i_i13841435_lcssa1718_i_load, i16 %conv_i_i_i13511467_lcssa1734_i_load, i16 %conv_i_i_i1582991_lcssa1496_i_load, i16 %conv_i_i_i15491279_lcssa1640_i_load, i16 %conv_i_i_i15161311_lcssa1656_i_load, i16 %conv_i_i_i14831343_lcssa1672_i_load, i16 %conv_i_i_i14501375_lcssa1688_i_load, i16 %conv_i_i_i14171407_lcssa1704_i_load, i16 %conv_i_i_i13841439_lcssa1720_i_load, i16 %conv_i_i_i13511471_lcssa1736_i_load, i16 %conv_i_i_i1582995_lcssa1498_i_load, i16 %conv_i_i_i15491283_lcssa1642_i_load, i16 %conv_i_i_i15161315_lcssa1658_i_load, i16 %conv_i_i_i14831347_lcssa1674_i_load, i16 %conv_i_i_i14501379_lcssa1690_i_load, i16 %conv_i_i_i14171411_lcssa1706_i_load, i16 %conv_i_i_i13841443_lcssa1722_i_load, i16 %conv_i_i_i13511475_lcssa1738_i_load, i16 %conv_i_i_i1582999_lcssa1500_i_load, i16 %conv_i_i_i15491287_lcssa1644_i_load, i16 %conv_i_i_i15161319_lcssa1660_i_load, i16 %conv_i_i_i14831351_lcssa1676_i_load, i16 %conv_i_i_i14501383_lcssa1692_i_load, i16 %conv_i_i_i14171415_lcssa1708_i_load, i16 %conv_i_i_i13841447_lcssa1724_i_load, i16 %conv_i_i_i13511479_lcssa1740_i_load, i16 %conv_i_i_i15821003_lcssa1502_i_load, i16 %conv_i_i_i15491291_lcssa1646_i_load, i16 %conv_i_i_i15161323_lcssa1662_i_load, i16 %conv_i_i_i14831355_lcssa1678_i_load, i16 %conv_i_i_i14501387_lcssa1694_i_load, i16 %conv_i_i_i14171419_lcssa1710_i_load, i16 %conv_i_i_i13841451_lcssa1726_i_load, i16 %conv_i_i_i13511483_lcssa1742_i_load, i16 %Y_V_load, i16 %Y_V_1_load, i16 %Y_V_2_load, i16 %Y_V_3_load, i16 %Y_V_4_load, i16 %Y_V_5_load, i16 %Y_V_6_load, i16 %Y_V_7_load, i16 %Y_V_load_1, i16 %Y_V_1_load_1, i16 %Y_V_2_load_1, i16 %Y_V_3_load_1, i16 %Y_V_4_load_1, i16 %Y_V_5_load_1, i16 %Y_V_6_load_1, i16 %Y_V_7_load_1, i16 %Y_V_load_2, i16 %Y_V_1_load_2, i16 %Y_V_2_load_2, i16 %Y_V_3_load_2, i16 %Y_V_4_load_2, i16 %Y_V_5_load_2, i16 %Y_V_6_load_2, i16 %Y_V_7_load_2, i16 %Y_V_load_3, i16 %Y_V_1_load_3, i16 %Y_V_2_load_3, i16 %Y_V_3_load_3, i16 %Y_V_4_load_3, i16 %Y_V_5_load_3, i16 %Y_V_6_load_3, i16 %Y_V_7_load_3, i16 %Y_V_load_4, i16 %Y_V_1_load_4, i16 %Y_V_2_load_4, i16 %Y_V_3_load_4, i16 %Y_V_4_load_4, i16 %Y_V_5_load_4, i16 %Y_V_6_load_4, i16 %Y_V_7_load_4, i16 %Y_V_load_5, i16 %Y_V_1_load_5, i16 %Y_V_2_load_5, i16 %Y_V_3_load_5, i16 %Y_V_4_load_5, i16 %Y_V_5_load_5, i16 %Y_V_6_load_5, i16 %Y_V_7_load_5, i16 %Y_V_load_6, i16 %Y_V_1_load_6, i16 %Y_V_2_load_6, i16 %Y_V_3_load_6, i16 %Y_V_4_load_6, i16 %Y_V_5_load_6, i16 %Y_V_6_load_6, i16 %Y_V_7_load_6, i16 %Y_V_load_7, i16 %Y_V_1_load_7, i16 %Y_V_2_load_7, i16 %Y_V_3_load_7, i16 %Y_V_4_load_7, i16 %Y_V_5_load_7, i16 %Y_V_6_load_7, i16 %Y_V_7_load_7, i16 %Q"   --->   Operation 6834 'call' 'call_ln1169' <Predicate = true> <Delay = 1.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 24> <Delay = 0.00>
ST_62 : Operation 6835 [1/2] (0.00ns)   --->   "%call_ln1169 = call void @QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10, i16 %conv_i_i_i1582975_lcssa1488_i_load, i16 %conv_i_i_i15491263_lcssa1632_i_load, i16 %conv_i_i_i15161295_lcssa1648_i_load, i16 %conv_i_i_i14831327_lcssa1664_i_load, i16 %conv_i_i_i14501359_lcssa1680_i_load, i16 %conv_i_i_i14171391_lcssa1696_i_load, i16 %conv_i_i_i13841423_lcssa1712_i_load, i16 %conv_i_i_i13511455_lcssa1728_i_load, i16 %conv_i_i_i1582979_lcssa1490_i_load, i16 %conv_i_i_i15491267_lcssa1634_i_load, i16 %conv_i_i_i15161299_lcssa1650_i_load, i16 %conv_i_i_i14831331_lcssa1666_i_load, i16 %conv_i_i_i14501363_lcssa1682_i_load, i16 %conv_i_i_i14171395_lcssa1698_i_load, i16 %conv_i_i_i13841427_lcssa1714_i_load, i16 %conv_i_i_i13511459_lcssa1730_i_load, i16 %conv_i_i_i1582983_lcssa1492_i_load, i16 %conv_i_i_i15491271_lcssa1636_i_load, i16 %conv_i_i_i15161303_lcssa1652_i_load, i16 %conv_i_i_i14831335_lcssa1668_i_load, i16 %conv_i_i_i14501367_lcssa1684_i_load, i16 %conv_i_i_i14171399_lcssa1700_i_load, i16 %conv_i_i_i13841431_lcssa1716_i_load, i16 %conv_i_i_i13511463_lcssa1732_i_load, i16 %conv_i_i_i1582987_lcssa1494_i_load, i16 %conv_i_i_i15491275_lcssa1638_i_load, i16 %conv_i_i_i15161307_lcssa1654_i_load, i16 %conv_i_i_i14831339_lcssa1670_i_load, i16 %conv_i_i_i14501371_lcssa1686_i_load, i16 %conv_i_i_i14171403_lcssa1702_i_load, i16 %conv_i_i_i13841435_lcssa1718_i_load, i16 %conv_i_i_i13511467_lcssa1734_i_load, i16 %conv_i_i_i1582991_lcssa1496_i_load, i16 %conv_i_i_i15491279_lcssa1640_i_load, i16 %conv_i_i_i15161311_lcssa1656_i_load, i16 %conv_i_i_i14831343_lcssa1672_i_load, i16 %conv_i_i_i14501375_lcssa1688_i_load, i16 %conv_i_i_i14171407_lcssa1704_i_load, i16 %conv_i_i_i13841439_lcssa1720_i_load, i16 %conv_i_i_i13511471_lcssa1736_i_load, i16 %conv_i_i_i1582995_lcssa1498_i_load, i16 %conv_i_i_i15491283_lcssa1642_i_load, i16 %conv_i_i_i15161315_lcssa1658_i_load, i16 %conv_i_i_i14831347_lcssa1674_i_load, i16 %conv_i_i_i14501379_lcssa1690_i_load, i16 %conv_i_i_i14171411_lcssa1706_i_load, i16 %conv_i_i_i13841443_lcssa1722_i_load, i16 %conv_i_i_i13511475_lcssa1738_i_load, i16 %conv_i_i_i1582999_lcssa1500_i_load, i16 %conv_i_i_i15491287_lcssa1644_i_load, i16 %conv_i_i_i15161319_lcssa1660_i_load, i16 %conv_i_i_i14831351_lcssa1676_i_load, i16 %conv_i_i_i14501383_lcssa1692_i_load, i16 %conv_i_i_i14171415_lcssa1708_i_load, i16 %conv_i_i_i13841447_lcssa1724_i_load, i16 %conv_i_i_i13511479_lcssa1740_i_load, i16 %conv_i_i_i15821003_lcssa1502_i_load, i16 %conv_i_i_i15491291_lcssa1646_i_load, i16 %conv_i_i_i15161323_lcssa1662_i_load, i16 %conv_i_i_i14831355_lcssa1678_i_load, i16 %conv_i_i_i14501387_lcssa1694_i_load, i16 %conv_i_i_i14171419_lcssa1710_i_load, i16 %conv_i_i_i13841451_lcssa1726_i_load, i16 %conv_i_i_i13511483_lcssa1742_i_load, i16 %Y_V_load, i16 %Y_V_1_load, i16 %Y_V_2_load, i16 %Y_V_3_load, i16 %Y_V_4_load, i16 %Y_V_5_load, i16 %Y_V_6_load, i16 %Y_V_7_load, i16 %Y_V_load_1, i16 %Y_V_1_load_1, i16 %Y_V_2_load_1, i16 %Y_V_3_load_1, i16 %Y_V_4_load_1, i16 %Y_V_5_load_1, i16 %Y_V_6_load_1, i16 %Y_V_7_load_1, i16 %Y_V_load_2, i16 %Y_V_1_load_2, i16 %Y_V_2_load_2, i16 %Y_V_3_load_2, i16 %Y_V_4_load_2, i16 %Y_V_5_load_2, i16 %Y_V_6_load_2, i16 %Y_V_7_load_2, i16 %Y_V_load_3, i16 %Y_V_1_load_3, i16 %Y_V_2_load_3, i16 %Y_V_3_load_3, i16 %Y_V_4_load_3, i16 %Y_V_5_load_3, i16 %Y_V_6_load_3, i16 %Y_V_7_load_3, i16 %Y_V_load_4, i16 %Y_V_1_load_4, i16 %Y_V_2_load_4, i16 %Y_V_3_load_4, i16 %Y_V_4_load_4, i16 %Y_V_5_load_4, i16 %Y_V_6_load_4, i16 %Y_V_7_load_4, i16 %Y_V_load_5, i16 %Y_V_1_load_5, i16 %Y_V_2_load_5, i16 %Y_V_3_load_5, i16 %Y_V_4_load_5, i16 %Y_V_5_load_5, i16 %Y_V_6_load_5, i16 %Y_V_7_load_5, i16 %Y_V_load_6, i16 %Y_V_1_load_6, i16 %Y_V_2_load_6, i16 %Y_V_3_load_6, i16 %Y_V_4_load_6, i16 %Y_V_5_load_6, i16 %Y_V_6_load_6, i16 %Y_V_7_load_6, i16 %Y_V_load_7, i16 %Y_V_1_load_7, i16 %Y_V_2_load_7, i16 %Y_V_3_load_7, i16 %Y_V_4_load_7, i16 %Y_V_5_load_7, i16 %Y_V_6_load_7, i16 %Y_V_7_load_7, i16 %Q"   --->   Operation 6835 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 6836 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6836 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln139', src/QRD.cpp:139) of constant 0 on local variable 'i' [135]  (0.427 ns)

 <State 2>: 1.18ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'QRD_Pipeline_CHANNEL2REAL' [129]  (1.18 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('HH.V') with incoming values : ('p_0_0_036002336_i_loc_load') ('shl_ln613_10') ('select_ln597_53') ('trunc_ln595_108') ('trunc_ln592_53') [138]  (0.427 ns)

 <State 4>: 4.29ns
The critical path consists of the following:
	'phi' operation ('HH.V') with incoming values : ('p_0_0_036002336_i_loc_load') ('shl_ln613_10') ('select_ln597_53') ('trunc_ln595_108') ('trunc_ln592_53') [138]  (0 ns)
	'mux' operation ('agg_tmp_i', src/QRD.cpp:141) [176]  (0.672 ns)
	'call' operation ('call_ret1_i', src/QRD.cpp:141) to 'CORDIC_V' [178]  (3.62 ns)

 <State 5>: 13.2ns
The critical path consists of the following:
	'call' operation ('call_ret1_i', src/QRD.cpp:141) to 'CORDIC_V' [178]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:142) [185]  (0.379 ns)
	'sub' operation ('F2') [197]  (0.809 ns)
	'icmp' operation ('icmp_ln590') [198]  (0.976 ns)
	'select' operation ('sh_amt') [201]  (0.375 ns)
	'ashr' operation ('ashr_ln595') [226]  (1.51 ns)

 <State 6>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_0_i') with incoming values : ('shl_ln613') ('select_ln597_35') ('trunc_ln595_72') ('trunc_ln592_15') [233]  (0 ns)
	'call' operation ('call_ret4_i', src/QRD.cpp:142) to 'CORDIC_R' [234]  (2.6 ns)

 <State 7>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret4_i', src/QRD.cpp:142) to 'CORDIC_R' [234]  (9.11 ns)

 <State 8>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_3_0_i') with incoming values : ('shl_ln613_4') ('select_ln597_45') ('trunc_ln595_92') ('trunc_ln592_45') [277]  (0 ns)
	'call' operation ('call_ret7_i', src/QRD.cpp:143) to 'CORDIC_R' [278]  (2.6 ns)

 <State 9>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret7_i', src/QRD.cpp:143) to 'CORDIC_R' [278]  (9.11 ns)

 <State 10>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_6_0_i') with incoming values : ('shl_ln613_7') ('select_ln597_49') ('trunc_ln595_100') ('trunc_ln592_49') [321]  (0 ns)
	'call' operation ('call_ret10_i', src/QRD.cpp:144) to 'CORDIC_R' [322]  (2.6 ns)

 <State 11>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret10_i', src/QRD.cpp:144) to 'CORDIC_R' [322]  (9.11 ns)

 <State 12>: 4.24ns
The critical path consists of the following:
	'sub' operation ('F2') [391]  (0.809 ns)
	'icmp' operation ('icmp_ln590_16') [392]  (0.976 ns)
	'select' operation ('sh_amt') [395]  (0.375 ns)
	'ashr' operation ('ashr_ln595_16') [425]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_128' on local variable 'HH.V' [427]  (0.574 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln139', src/QRD.cpp:139) [1822]  (0.797 ns)
	'store' operation ('store_ln139', src/QRD.cpp:139) of variable 'add_ln139', src/QRD.cpp:139 on local variable 'i' [1823]  (0.427 ns)

 <State 14>: 4.42ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:153) on local variable 'i' [1884]  (0 ns)
	'icmp' operation ('icmp_ln153', src/QRD.cpp:153) [1908]  (0.446 ns)
	'select' operation ('select_ln153', src/QRD.cpp:153) [1909]  (0.357 ns)
	'call' operation ('call_ret3_i', src/QRD.cpp:153) to 'CORDIC_V' [1911]  (3.62 ns)

 <State 15>: 13.2ns
The critical path consists of the following:
	'call' operation ('call_ret3_i', src/QRD.cpp:153) to 'CORDIC_V' [1911]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:154) [1918]  (0.379 ns)
	'sub' operation ('F2') [1930]  (0.809 ns)
	'icmp' operation ('icmp_ln590_3') [1931]  (0.976 ns)
	'select' operation ('sh_amt') [1934]  (0.375 ns)
	'ashr' operation ('ashr_ln595_3') [1959]  (1.51 ns)

 <State 16>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_2_0_i') with incoming values : ('shl_ln613_3') ('select_ln597_43') ('trunc_ln595_88') ('trunc_ln592_36') [1966]  (0 ns)
	'call' operation ('call_ret6_i', src/QRD.cpp:154) to 'CORDIC_R' [1969]  (2.6 ns)

 <State 17>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret6_i', src/QRD.cpp:154) to 'CORDIC_R' [1969]  (9.11 ns)

 <State 18>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_5_0_i') with incoming values : ('shl_ln613_6') ('select_ln597_47') ('trunc_ln595_96') ('trunc_ln592_47') [2012]  (0 ns)
	'call' operation ('call_ret9_i', src/QRD.cpp:155) to 'CORDIC_R' [2015]  (2.6 ns)

 <State 19>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret9_i', src/QRD.cpp:155) to 'CORDIC_R' [2015]  (9.11 ns)

 <State 20>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_8_0_i') with incoming values : ('shl_ln613_9') ('select_ln597_51') ('trunc_ln595_104') ('trunc_ln592_51') [2058]  (0 ns)
	'call' operation ('call_ret12_i', src/QRD.cpp:156) to 'CORDIC_R' [2061]  (2.6 ns)

 <State 21>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret12_i', src/QRD.cpp:156) to 'CORDIC_R' [2061]  (9.11 ns)

 <State 22>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_10_0_i') with incoming values : ('shl_ln613_12') ('select_ln597_54') ('trunc_ln595_110') ('trunc_ln592_54') [2104]  (0 ns)
	'call' operation ('call_ret14_i', src/QRD.cpp:157) to 'CORDIC_R' [2107]  (2.6 ns)

 <State 23>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret14_i', src/QRD.cpp:157) to 'CORDIC_R' [2107]  (9.11 ns)

 <State 24>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_12_0_i') with incoming values : ('shl_ln613_18') ('select_ln597_64') ('trunc_ln595_130') ('trunc_ln592_64') [2150]  (0 ns)
	'call' operation ('call_ret16_i', src/QRD.cpp:158) to 'CORDIC_R' [2153]  (2.6 ns)

 <State 25>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret16_i', src/QRD.cpp:158) to 'CORDIC_R' [2153]  (9.11 ns)

 <State 26>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_14_0_i') with incoming values : ('shl_ln613_24') ('select_ln597_70') ('trunc_ln595_142') ('trunc_ln592_70') [2196]  (0 ns)
	'call' operation ('call_ret18_i', src/QRD.cpp:159) to 'CORDIC_R' [2197]  (2.6 ns)

 <State 27>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret18_i', src/QRD.cpp:159) to 'CORDIC_R' [2197]  (9.11 ns)

 <State 28>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [3145]  (0.809 ns)
	'icmp' operation ('icmp_ln590_53') [3146]  (0.976 ns)
	'select' operation ('sh_amt') [3149]  (0.375 ns)
	'ashr' operation ('ashr_ln595_53') [3179]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_210' on local variable 'HH.V' [3181]  (0.623 ns)

 <State 29>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln152', src/QRD.cpp:152) of variable 'add_ln152', src/QRD.cpp:152 on local variable 'i' [3671]  (0.427 ns)

 <State 30>: 18ns
The critical path consists of the following:
	'call' operation ('call_ret2_i', src/QRD.cpp:169) to 'CORDIC_V' [3702]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:170) [3707]  (0.379 ns)
	'sub' operation ('F2') [3717]  (0.809 ns)
	'icmp' operation ('icmp_ln590_2') [3718]  (0.976 ns)
	'select' operation ('sh_amt') [3721]  (0.375 ns)
	'icmp' operation ('icmp_ln594_2') [3725]  (0.976 ns)
	'xor' operation ('xor_ln594') [3742]  (0 ns)
	'and' operation ('and_ln594') [3743]  (0 ns)
	'select' operation ('select_ln594') [3744]  (0.357 ns)
	'select' operation ('select_ln594_1') [3746]  (1.51 ns)
	'select' operation ('select_ln612') [3750]  (0 ns)
	'select' operation ('select_ln580') [3751]  (0.904 ns)
	'call' operation ('call_ret5_i', src/QRD.cpp:170) to 'CORDIC_R' [3752]  (2.6 ns)

 <State 31>: 15.9ns
The critical path consists of the following:
	'call' operation ('call_ret17_i', src/QRD.cpp:175) to 'CORDIC_R' [3767]  (9.11 ns)
	'sub' operation ('F2') [4333]  (0.809 ns)
	'icmp' operation ('icmp_ln590_61') [4334]  (0.976 ns)
	'select' operation ('sh_amt') [4337]  (0.375 ns)
	'icmp' operation ('icmp_ln594_61') [4341]  (0.976 ns)
	'and' operation ('and_ln594_15') [4357]  (0.287 ns)
	'select' operation ('select_ln612_2') [4365]  (1.51 ns)
	'select' operation ('select_ln612_3') [4367]  (0.904 ns)
	'select' operation ('select_ln612_4') [4369]  (0.357 ns)
	'store' operation ('store_ln187', src/QRD.cpp:187) of variable 'select_ln612_4' on local variable 'agg_tmp605_0_i' [4371]  (0.623 ns)

 <State 32>: 4.29ns
The critical path consists of the following:
	'phi' operation ('agg_tmp654_0_i') with incoming values : ('HH_V_32_load') ('shl_ln613_83') ('select_ln597_52') ('trunc_ln595_106') ('trunc_ln592_52') [4388]  (0 ns)
	'mux' operation ('agg_tmp494_i', src/QRD.cpp:188) [4406]  (0.672 ns)
	'call' operation ('call_ret19_i', src/QRD.cpp:188) to 'CORDIC_V' [4408]  (3.62 ns)

 <State 33>: 13.2ns
The critical path consists of the following:
	'call' operation ('call_ret19_i', src/QRD.cpp:188) to 'CORDIC_V' [4408]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:189) [4415]  (0.379 ns)
	'sub' operation ('F2') [4427]  (0.809 ns)
	'icmp' operation ('icmp_ln590_79') [4428]  (0.976 ns)
	'select' operation ('sh_amt') [4431]  (0.375 ns)
	'ashr' operation ('ashr_ln595_79') [4456]  (1.51 ns)

 <State 34>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_15_0_i') with incoming values : ('shl_ln613_79') ('select_ln597_44') ('trunc_ln595_90') ('trunc_ln592_44') [4463]  (0 ns)
	'call' operation ('call_ret21_i', src/QRD.cpp:189) to 'CORDIC_R' [4470]  (2.6 ns)

 <State 35>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret21_i', src/QRD.cpp:189) to 'CORDIC_R' [4470]  (9.11 ns)

 <State 36>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_17_0_i') with incoming values : ('shl_ln613_81') ('select_ln597_48') ('trunc_ln595_98') ('trunc_ln592_48') [4513]  (0 ns)
	'call' operation ('call_ret23_i', src/QRD.cpp:190) to 'CORDIC_R' [4514]  (2.6 ns)

 <State 37>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret23_i', src/QRD.cpp:190) to 'CORDIC_R' [4514]  (9.11 ns)

 <State 38>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [4825]  (0.809 ns)
	'icmp' operation ('icmp_ln590_87') [4826]  (0.976 ns)
	'select' operation ('sh_amt') [4829]  (0.375 ns)
	'ashr' operation ('ashr_ln595_87') [4859]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_118' on local variable 'agg_tmp572_0_i' [4861]  (0.623 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln187', src/QRD.cpp:187) [5299]  (0.797 ns)
	'store' operation ('store_ln187', src/QRD.cpp:187) of variable 'add_ln187', src/QRD.cpp:187 on local variable 'i' [5300]  (0.427 ns)

 <State 40>: 18.6ns
The critical path consists of the following:
	'call' operation ('call_ret20_i', src/QRD.cpp:196) to 'CORDIC_V' [5322]  (9.11 ns)
	'sub' operation ('F2') [5395]  (0.809 ns)
	'icmp' operation ('icmp_ln590_67') [5396]  (0.976 ns)
	'select' operation ('sh_amt') [5399]  (0.375 ns)
	'icmp' operation ('icmp_ln594_67') [5403]  (0.976 ns)
	'and' operation ('and_ln594_19') [5419]  (0 ns)
	'select' operation ('select_ln580_72') [5425]  (1.51 ns)
	'select' operation ('select_ln580_74') [5427]  (0.904 ns)
	'select' operation ('select_ln580_75') [5429]  (0.357 ns)
	'call' operation ('call_ret27_i', src/QRD.cpp:207) to 'CORDIC_V' [5798]  (3.62 ns)

 <State 41>: 18ns
The critical path consists of the following:
	'call' operation ('call_ret27_i', src/QRD.cpp:207) to 'CORDIC_V' [5798]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:208) [5803]  (0.379 ns)
	'sub' operation ('F2') [5813]  (0.809 ns)
	'icmp' operation ('icmp_ln590_93') [5814]  (0.976 ns)
	'select' operation ('sh_amt') [5817]  (0.375 ns)
	'icmp' operation ('icmp_ln594_93') [5821]  (0.976 ns)
	'xor' operation ('xor_ln594_3') [5838]  (0 ns)
	'and' operation ('and_ln594_28') [5839]  (0 ns)
	'select' operation ('select_ln594_4') [5840]  (0.357 ns)
	'select' operation ('select_ln594_5') [5842]  (1.51 ns)
	'select' operation ('select_ln612_6') [5846]  (0 ns)
	'select' operation ('select_ln580_116') [5847]  (0.904 ns)
	'call' operation ('call_ret28_i', src/QRD.cpp:208) to 'CORDIC_R' [5848]  (2.6 ns)

 <State 42>: 15.9ns
The critical path consists of the following:
	'call' operation ('call_ret31_i', src/QRD.cpp:211) to 'CORDIC_R' [5857]  (9.11 ns)
	'sub' operation ('F2') [6239]  (0.809 ns)
	'icmp' operation ('icmp_ln590_108') [6240]  (0.976 ns)
	'select' operation ('sh_amt') [6243]  (0.375 ns)
	'icmp' operation ('icmp_ln594_108') [6247]  (0.976 ns)
	'and' operation ('and_ln594_38') [6263]  (0.287 ns)
	'select' operation ('select_ln612_8') [6271]  (1.51 ns)
	'select' operation ('select_ln612_9') [6273]  (0.904 ns)
	'select' operation ('select_ln612_10') [6275]  (0.357 ns)
	'store' operation ('store_ln221', src/QRD.cpp:221) of variable 'select_ln612_10' on local variable 'agg_tmp806_0_i' [6276]  (0.623 ns)

 <State 43>: 4.7ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:224) on local variable 'i' [6287]  (0 ns)
	'icmp' operation ('icmp_ln222', src/QRD.cpp:222) [6299]  (0.721 ns)
	'select' operation ('select_ln222_1', src/QRD.cpp:222) [6301]  (0.357 ns)
	'call' operation ('call_ret32_i', src/QRD.cpp:222) to 'CORDIC_V' [6302]  (3.62 ns)

 <State 44>: 13.2ns
The critical path consists of the following:
	'call' operation ('call_ret32_i', src/QRD.cpp:222) to 'CORDIC_V' [6302]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:223) [6309]  (0.379 ns)
	'sub' operation ('F2') [6321]  (0.809 ns)
	'icmp' operation ('icmp_ln590_116') [6322]  (0.976 ns)
	'select' operation ('sh_amt') [6325]  (0.375 ns)
	'ashr' operation ('ashr_ln595_116') [6350]  (1.51 ns)

 <State 45>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_25_0_i') with incoming values : ('shl_ln613_116') ('select_ln597_46') ('trunc_ln595_94') ('trunc_ln592_46') [6357]  (0 ns)
	'call' operation ('call_ret34_i', src/QRD.cpp:223) to 'CORDIC_R' [6358]  (2.6 ns)

 <State 46>: 9.11ns
The critical path consists of the following:
	'call' operation ('call_ret34_i', src/QRD.cpp:223) to 'CORDIC_R' [6358]  (9.11 ns)

 <State 47>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [6487]  (0.809 ns)
	'icmp' operation ('icmp_ln590_121') [6488]  (0.976 ns)
	'select' operation ('sh_amt') [6491]  (0.375 ns)
	'ashr' operation ('ashr_ln595_121') [6524]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_134' on local variable 'agg_tmp806_0_i' [6526]  (0.623 ns)

 <State 48>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln221', src/QRD.cpp:221) [6654]  (0.797 ns)
	'store' operation ('store_ln221', src/QRD.cpp:221) of variable 'add_ln221', src/QRD.cpp:221 on local variable 'i' [6655]  (0.427 ns)

 <State 49>: 18ns
The critical path consists of the following:
	'call' operation ('call_ret33_i', src/QRD.cpp:228) to 'CORDIC_V' [6802]  (9.11 ns)
	'xor' operation ('ireg', src/QRD.cpp:229) [6807]  (0.379 ns)
	'sub' operation ('F2') [6817]  (0.809 ns)
	'icmp' operation ('icmp_ln590_109') [6818]  (0.976 ns)
	'select' operation ('sh_amt') [6821]  (0.375 ns)
	'icmp' operation ('icmp_ln594_109') [6825]  (0.976 ns)
	'xor' operation ('xor_ln594_5') [6842]  (0 ns)
	'and' operation ('and_ln594_40') [6843]  (0 ns)
	'select' operation ('select_ln594_6') [6844]  (0.357 ns)
	'select' operation ('select_ln594_7') [6846]  (1.51 ns)
	'select' operation ('select_ln612_11') [6850]  (0 ns)
	'select' operation ('select_ln580_157') [6851]  (0.904 ns)
	'call' operation ('call_ret35_i', src/QRD.cpp:229) to 'CORDIC_R' [6852]  (2.6 ns)

 <State 50>: 18.6ns
The critical path consists of the following:
	'call' operation ('call_ret35_i', src/QRD.cpp:229) to 'CORDIC_R' [6852]  (9.11 ns)
	'sub' operation ('F2') [6961]  (0.809 ns)
	'icmp' operation ('icmp_ln590_112') [6962]  (0.976 ns)
	'select' operation ('sh_amt') [6965]  (0.375 ns)
	'icmp' operation ('icmp_ln594_112') [6969]  (0.976 ns)
	'and' operation ('and_ln594_44') [6985]  (0 ns)
	'select' operation ('select_ln580_169') [6991]  (1.51 ns)
	'select' operation ('select_ln580_171') [6993]  (0.904 ns)
	'select' operation ('select_ln580_172') [6995]  (0.357 ns)
	'call' operation ('call_ret_i', src/QRD.cpp:237) to 'CORDIC_V' [7088]  (3.62 ns)

 <State 51>: 16.4ns
The critical path consists of the following:
	'call' operation ('call_ret_i', src/QRD.cpp:237) to 'CORDIC_V' [7088]  (9.11 ns)
	'sub' operation ('F2') [7101]  (0.809 ns)
	'icmp' operation ('icmp_ln590_115') [7102]  (0.976 ns)
	'select' operation ('sh_amt') [7105]  (0.375 ns)
	'icmp' operation ('icmp_ln594_115') [7109]  (0.976 ns)
	'and' operation ('and_ln594_47') [7125]  (0 ns)
	'select' operation ('select_ln580_184') [7131]  (1.51 ns)
	'select' operation ('select_ln580_186') [7133]  (0.904 ns)
	'select' operation ('HH.V') [7135]  (0.357 ns)
	'call' operation ('call_ln191') to 'QRD_Pipeline_LOOP_01' [7136]  (1.38 ns)

 <State 52>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln191') to 'QRD_Pipeline_LOOP_01' [7136]  (0.427 ns)

 <State 53>: 1.44ns
The critical path consists of the following:
	'load' operation ('p_0_0_033131932_lcssa2062_i_loc_load') on local variable 'p_0_0_033131932_lcssa2062_i_loc' [7137]  (0 ns)
	'call' operation ('call_ln0') to 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6' [7202]  (1.44 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 1.22ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:276) on local variable 'j' [7335]  (0 ns)
	'add' operation ('add_ln276', src/QRD.cpp:276) [7339]  (0.797 ns)
	'store' operation ('store_ln276', src/QRD.cpp:276) of variable 'add_ln276', src/QRD.cpp:276 on local variable 'j' [7344]  (0.427 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_V_load') on array 'Y.V', src/QRD.cpp:120 [7419]  (0.677 ns)

 <State 59>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_V_load_2') on array 'Y.V', src/QRD.cpp:120 [7451]  (0.677 ns)

 <State 60>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_V_load_4') on array 'Y.V', src/QRD.cpp:120 [7483]  (0.677 ns)

 <State 61>: 1.93ns
The critical path consists of the following:
	'load' operation ('Y_V_load_6') on array 'Y.V', src/QRD.cpp:120 [7515]  (0.677 ns)
	'call' operation ('call_ln1169') to 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10' [7540]  (1.26 ns)

 <State 62>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
