// Seed: 3730195764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_15, id_16;
  assign id_15 = 1;
  wire id_17 = id_1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output logic id_6,
    output tri id_7,
    input tri id_8
);
  always id_6 <= 1;
  id_10(
      -1, -1
  );
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_1 = 1 == id_0;
  always $display(-1, -1, 1 | id_5);
  wire id_12, id_13;
  assign id_10 = id_10, id_1 = -1;
endmodule
