<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="signal_release" />
<meta name="abstract" content="The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to release signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench)." />
<meta name="description" content="The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to release signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench)." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id1ba5515f-cd20-46b8-a3c3-f66451c8f459" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>signal_release</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="signal_release" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="id1ba5515f-cd20-46b8-a3c3-f66451c8f459">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">signal_release</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">This reference
section describes the following:</p>
<ul class="ul"><li class="li" id="id4562cded-c666-4c36-a54b-36b182410821"><p class="p"><span class="ph FontProperty HeadingLabel">VHDL Procedure</span> — signal_release()</p>
</li>
<li class="li" id="id769a8a6a-70e1-4c4d-af47-fd0be6bef785"><p class="p"><span class="ph FontProperty HeadingLabel">Verilog Task</span> — $signal_release()</p>
</li>
<li class="li" id="id9bc2d4c7-bad2-4e27-9950-9197222f5ae6"><p class="p"><span class="ph FontProperty HeadingLabel">SystemC Function</span> — signal_release()</p>
</li>
</ul>
<p class="p ContextMGC">A signal_release works the same
as the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'noforce', 'questa_sim_ref'); return false;">noforce</a> command.
Signal_release can be called concurrently or sequentially in a process.</p>
<p class="p ContextMGC">By default this command uses a forward slash (/) as
a path separator. You can change this behavior with the <a class="xref fm:HeadingOnly" href="Command_Signalspypathseparator_idb52157d3.html#idb52157d3-3406-486d-96c4-4c88516e4c2f__Command_Signalspypathseparator_idb52157d3.xml#idb52157d3-3406-486d-96c4-4c88516e4c2f" title="This variable specifies a unique path separator for the Signal Spy functions. The argument to SignalSpyPathSeparator must not be the same character as the DatasetSeparator variable.">SignalSpyPathSeparator</a> variable in the <span class="ph filepath">modelsim.ini</span> file.</p>
<p class="shortdesc">The signal_release() call releases
any force that was applied to an existing VHDL signal, SystemVerilog
or Verilog register/register bit/net, or SystemC signal (called
the dest_object). This allows you to release signals, registers,
bits of registers, or nets at any level of the design hierarchy
from within a VHDL architecture or Verilog or SystemC module (for example,
a test bench). </p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><h2 class="title Subheading sectiontitle">VHDL Syntax</h2><p class="lines UsageLine">signal_release(&lt;dest_object&gt;, &lt;verbose&gt;)</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Verilog Syntax</h2><p class="lines UsageLine">$signal_release(&lt;dest_object&gt;, &lt;verbose&gt;)</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">SystemC Syntax</h2><p class="lines UsageLine">signal_release(&lt;dest_object&gt;, &lt;verbose&gt;)</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id1ba5515f-cd20-46b8-a3c3-f66451c8f459__idb8254d8e-b79a-4da1-b2e4-9e0422bde653">dest_object</dt>
<dd class="dd ArgumentDescription"><p class="p">Required string. A full hierarchical
path (or relative downward path with reference to the calling block)
to an existing VHDL signal, SystemVerilog or Verilog register/net,
or SystemC signal. Use the path separator to which your simulation
is set (for example, “/” or “.”). A full hierarchical path must
begin with a “/” or “.”. The path must be contained within double quotes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id1ba5515f-cd20-46b8-a3c3-f66451c8f459__idba5a7c3c-90bd-41a4-97c8-db1c4d155ffa">verbose</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional integer. Possible values
are 0 or 1. Specifies whether you want a message reported in the
Transcript stating that the signal is being released and the time
of the release. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id1ba5515f-cd20-46b8-a3c3-f66451c8f459__id12d5dfc1-206b-43e6-97e1-64530a8c8455"><p class="p Opt">0
— Does not report a message. Default.</p>
</li>
<li class="li ArgOption" id="id1ba5515f-cd20-46b8-a3c3-f66451c8f459__id16c223d8-0811-412c-8726-c5bceb611030"><p class="p Opt">1
— Reports a message.</p>
</li>
</ul>
</dd>
</dl>
</div>
</div>
<div class="section ReturnedValues"><h2 class="title Subheading sectiontitle">Return Values</h2><p class="p">Nothing</p>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><p class="p">This example releases any forces
on the signals data and <span class="ph FontProperty emphasis">clk</span> when
the signal <span class="ph FontProperty emphasis">release_flag</span> is
a “1”. Both calls will send a message to the transcript stating
which signal was released and when.</p>
<pre class="pre codeblock"><code>library IEEE, modelsim_lib;
use IEEE.std_logic_1164.all;
use modelsim_lib.util.all;

entity testbench is
end;

architecture only of testbench is

  signal release_flag : std_logic;

begin

  stim_design : process
  begin
    ...
    wait until release_flag = '1';
    signal_release("/testbench/dut/blk1/data", 1);
    signal_release("/testbench/dut/blk1/clk", 1);
    ...
  end process stim_design;

  ...

end;
</code></pre><p class="p">This example releases any forces
on the signals <span class="ph FontProperty emphasis">data</span> and <span class="ph FontProperty emphasis">clk</span> when
the register <span class="ph FontProperty emphasis">release_flag</span> transitions
to a “1”. Both calls will send a message to the transcript stating
which signal was released and when.</p>
<pre class="pre codeblock leveled"><code>module testbench;

reg release_flag;

always @(posedge release_flag) begin
  $signal_release("/testbench/dut/blk1/data", 1);
  $signal_release("/testbench/dut/blk1/clk", 1);
end

...
endmodule</code></pre></div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SignalSpyReference_idc6cd7bde.html" title="The signal spy calls enumerated below include the syntax and arguments for the VHDL procedure, the Verilog task, and the SystemC function for each call.">Signal Spy Reference</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Command_InitSignalDriver_idc16cf7db.html#idc16cf7db-712f-4907-8763-c5411d635f8e__" title="The init_signal_driver() call drives the value of a VHDL signal, Verilog net, or SystemC (called the src_object) onto an existing VHDL signal or Verilog net (called the dest_object). This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_driver</a></div>
<div><a class="link" href="../topics/Command_InitSignalSpy_id3a4f8e72.html#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0__" title="The init_signal_spy() call mirrors the value of a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the src_object) onto an existing VHDL signal, Verilog register, or SystemC signal (called the dest_object). This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_spy</a></div>
<div><a class="link" href="../topics/Command_SignalForce_id9aef5b06.html#id9aef5b06-89a9-42b7-9965-86d4c81b2074__" title="The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to force signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_force</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "signal_release"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_SignalRelease_id1ba5515f.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>