<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Throughput and Latency | Home</title>
<meta name="keywords" content="rtl">
<meta name="description" content="Introduction Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:
Throughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second. Latency: refers to the time between the input and the processed output, measured as clock cycles. Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency.">
<meta name="author" content="Kiran">
<link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.28ee19e1ed9d982499c62390d2acb416195f5655651bae2a84b5090fab8908e0.css" integrity="sha256-KO4Z4e2dmCSZxiOQ0qy0FhlfVlVlG64qhLUJD6uJCOA=" rel="preload stylesheet" as="style">
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">

<link rel="icon" href="https://24x7fpga.com/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://24x7fpga.com/assets/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://24x7fpga.com/assets/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://24x7fpga.com/assets/apple-touch-icon.png">
<link rel="mask-icon" href="https://24x7fpga.com/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript>

<link rel="stylesheet" href="../../zcustom.css">


<meta property="og:title" content="Throughput and Latency" />
<meta property="og:description" content="Introduction Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:
Throughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second. Latency: refers to the time between the input and the processed output, measured as clock cycles. Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-23T21:33:00-04:00" />
<meta property="article:modified_time" content="2024-07-23T21:33:00-04:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Throughput and Latency"/>
<meta name="twitter:description" content="Introduction Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:
Throughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second. Latency: refers to the time between the input and the processed output, measured as clock cycles. Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Rtl_directories",
      "item": "https://24x7fpga.com/rtl_directory/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Throughput and Latency",
      "item": "https://24x7fpga.com/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Throughput and Latency",
  "name": "Throughput and Latency",
  "description": "Introduction Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:\nThroughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second. Latency: refers to the time between the input and the processed output, measured as clock cycles. Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency.",
  "keywords": [
    "rtl"
  ],
  "articleBody": "Introduction Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:\nThroughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second. Latency: refers to the time between the input and the processed output, measured as clock cycles. Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency. Here, the impacts of timing based on architecture designs and optimizations will be discussed.\nBuilding architecture designs that can process many bits per second increases the throughput rate. Minimizing the delay from the input to the output builds low-latency architecture. Timing optimizations reduce the combinational delay of the critical path. Adding registers to divide the combinational logic structure. Parallel structures for separating sequentially executed operations into parallel operations. Flattening the logic structures specific to priority encoded signals. Register balancing to redistribute combinational logic around pipelined registers. Reordering paths to divert operations from a critical path to a noncritical path. High Throughput To achieve maximum throughput, it is necessary to process a maximum number of bits. In digital design, this is achieved through pipeline. An important concept of pipelined design is that of “unrolling the loop”. This can be understood with an example given where the cube of the input is calculated.\nmodule power3( output [7:0] Xpower, output finished, input [7:0] X, input clk, start ); reg [7:0] cnt; reg [7:0] Xpower; assign finished = (cnt ==0); always@(posedge clk)begin if(start)begin Xpower \u003c= X; cnt \u003c= 2; end else if(!finished)begin cnt \u003c= cnt - 1; Xpower \u003c= Xpower * X; end end endmodule In the above example, to calculate the cube number, the same hardware resources are used until the result is computed. This iterative method is similar to software implementation. The performance of this implementation is\nThroughput = 8/3 ~ 2.7 bits/clock. Latency = 3 clocks. Timing = one multiplier delay in the critical path. Throughput is ~ 2.7 bits/clock because there are 8 bits and 3 clock cycles to calculate the result. Therefore, in one clock cycle, 2.7 bits are being processed.\nIn the pipelined design as shown in the code below.\nmodule power3( output [7:0] Xpower, input [7:0] X, input clk, start ); reg [7:0] X1, X2; reg [7:0] Xpower1, Xpower2; always@(posedge clk)begin // pipeline stage 1 x1 \u003c= X; Xpower1 \u003c= X; //pipeline stage 2 X2 \u003c= X1; Xpower2 \u003c= Xpower1 * X1; // pipeline stage 3 Xpower \u003c= Xpower2 * X2; end endmodule Throughput = 8/1 = 8 bits/clock. Latency = 3 clocks. Timing = one multiplier delay in the critical path. Here, the throughput performance is increased by a factor of 3.\nWhen an algorithm with an ’n’ iterative loop is unrolled, the performance throughput increases by the factor of n. The pipelined structure requires additional hardware resources.\nLow Latency A design is considered to have low latency when the time taken for the data to traverse through the input to the output is the least by minimizing the intermediate delays. Low-latency design requires parallelism, removal of pipelining may reduce the throughput or the max clock speed in a design. In the example of the cube of a value, the product of each stage must wait until the next clock edge before it is propagated to the next stage. By removing the pipelined registers, we can minimize the input-to-output timing.\nmodule power3( output [7:0] Xpower, input [7:0] X, input clk, start ); reg [7:0] X1, X2; reg [7:0] Xpower1, Xpower2; assign Xpower = Xpower2 * X2; always@(posedge clk)begin // pipeline stage 1 x1 \u003c= X; Xpower1 \u003c= X; //pipeline stage 2 X2 \u003c= X1; Xpower2 \u003c= Xpower1 * X1; end endmodule Throughput = 8 bits/clock (assuming one input per clock) Latency = Between one and two multiplier delays, 0 clocks. Timing = Two multiplier delays in the critical path. Latency is improved by removing pipelined registers. The penalty for removing pipelined registers is an increase in combinatorial delay between registers.\nTiming Timing refers to the clock speed of a design. The maximum delay between any two sequential elements in a design will determine the maximum clock speed. One cannot know whether a pipelined topology will run faster than an iterative one without knowing the details of the implementation. The maximum speed, or the maximum frequency, can be defined in the equation below ignoring clock-to-clock jitter.\nMaximum Frequency F_{max} = dfrac{1}{T_{clk-q} + T_{logic} + T_{routing} + T_{setup} - T_{skew}} ",
  "wordCount" : "749",
  "inLanguage": "en",
  "datePublished": "2024-07-23T21:33:00-04:00",
  "dateModified": "2024-07-23T21:33:00-04:00",
  "author":[{
    "@type": "Person",
    "name": "Kiran"
  }],
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://24x7fpga.com/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Home",
    "logo": {
      "@type": "ImageObject",
      "url": "https://24x7fpga.com/favicon.ico"
    }
  }
}
</script><link rel="stylesheet" href="/css/syntax.css" !important>

</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    }

</script>


<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://24x7fpga.com/" accesskey="h" title="Home (Alt + H)">Home</a>
            
            
            <div class="vertical-line" style="height: 20px;"></div>
            
            
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory" title="rtl">
                    <span> 


                           
                        
                         
                        rtl</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/sv_directory/2024_06_27_16_53_00_sv_verification_directory" title="sv">
                    <span> 


                           
                        
                         
                        sv</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/uvm_directory/2024_08_28_12_39_50_uvm_framework_directory" title="uvm">
                    <span> 


                           
                        
                         
                        uvm</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/tags/" title="">
                    <span> 


                           
                        
                            
                    
                    
                    

                    
                    
                    

                    
                    
                    
                    


                    
                    
                    
                    

                    
                    
                    
                    
                    
                    
                    
                    
                
                         
                        
                        <div style="text-decoration: none">
                        <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 15"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round" style="text-decoration: none">
                            <path d="M21 18V6H8L2 12L8 18H21Z" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"/>
                            <path d="M12 12C12 13.1046 11.1046 14 10 14C8.89543 14 8 13.1046 8 12C8 10.8954 8.89543 10 10 10C11.1046 10 12 10.8954 12 12Z" stroke="currentColor" stroke-width="1.2" stroke-linecap="round" stroke-linejoin="round"/>
                        <line x1="7" y1="7" x2="7" y2="7"></line>
                        </svg> 
                        </div>
                        </span>  
                </a>
            </li>
        </ul>
    </nav>
</header>







<script src="https://24x7fpga.com/js/mathjax-config.js"></script>


<script type="text/javascript" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js"></script>
<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      Throughput and Latency
    </h1>
    <div class="post-meta"><span title='2024-07-23 21:33:00 -0400 EDT'>July 23, 2024</span>&nbsp;·&nbsp;4 min&nbsp;·&nbsp;749 words&nbsp;·&nbsp;Kiran

</div>
  </header> 
  <div class="post-content"><h2 id="introduction">Introduction<a hidden class="anchor" aria-hidden="true" href="#introduction">#</a></h2>
<p>Speed in digital design can have three primary meanings/definitions based on the context of the problem. There are as follows:</p>
<ol>
<li>Throughput: refers to the amount of time a system takes to process the data per clock cycle, measured in bits per second.</li>
<li>Latency: refers to the time between the input and the processed output, measured as clock cycles.</li>
<li>Timing: refers to the logic delays between the sequential elements, the standard metric is clock period or frequency.</li>
</ol>
<p>Here, the impacts of timing based on architecture designs and optimizations will be discussed.</p>
<ul>
<li>Building architecture designs that can process many bits per second increases the throughput rate.</li>
<li>Minimizing the delay from the input to the output builds low-latency architecture.</li>
<li>Timing optimizations reduce the combinational delay of the critical path.
<ul>
<li>Adding registers to divide the combinational logic structure.</li>
<li>Parallel structures for separating sequentially executed operations into parallel operations.</li>
<li>Flattening the logic structures specific to priority encoded signals.</li>
<li>Register balancing to redistribute combinational logic around pipelined registers.</li>
<li>Reordering paths to divert operations from a critical path to a noncritical path.</li>
</ul>
</li>
</ul>
<h2 id="high-throughput">High Throughput<a hidden class="anchor" aria-hidden="true" href="#high-throughput">#</a></h2>
<p>To achieve maximum throughput, it is necessary to process a maximum number of bits. In digital design, this is achieved through pipeline. An important concept of pipelined design is that of &ldquo;unrolling the loop&rdquo;. This can be understood with an example given where the cube of the input is calculated.</p>
<p><!-- raw HTML omitted --><!-- raw HTML omitted --></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> power3(
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">output</span>       finished,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>  [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] X,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>        clk, start
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">assign</span> finished <span style="color:#f92672">=</span> (cnt <span style="color:#f92672">==</span><span style="color:#ae81ff">0</span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">if</span>(start)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>  Xpower <span style="color:#f92672">&lt;=</span> X;
</span></span><span style="display:flex;"><span>  cnt    <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">2</span>;
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span>(<span style="color:#f92672">!</span>finished)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>  cnt    <span style="color:#f92672">&lt;=</span> cnt <span style="color:#f92672">-</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>  Xpower <span style="color:#f92672">&lt;=</span> Xpower <span style="color:#f92672">*</span> X;
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><p>In the above example, to calculate the cube number, the same hardware resources are used until the result is computed. This iterative method is similar to software implementation. The performance of this implementation is</p>
<ul>
<li>Throughput = 8/3 ~ 2.7 bits/clock.</li>
<li>Latency = 3 clocks.</li>
<li>Timing = one multiplier delay in the critical path.</li>
</ul>
<p>Throughput is ~ 2.7 bits/clock because there are 8 bits and 3 clock cycles to calculate the result. Therefore, in one clock cycle, 2.7 bits are being processed.</p>
<p>In the pipelined design as shown in the code below.</p>
<p><!-- raw HTML omitted --><!-- raw HTML omitted --></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> power3(
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>  [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] X,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>        clk, start
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] X1, X2;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower1, Xpower2;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span> <span style="color:#75715e">// pipeline stage 1
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> x1      <span style="color:#f92672">&lt;=</span> X;
</span></span><span style="display:flex;"><span> Xpower1 <span style="color:#f92672">&lt;=</span> X;
</span></span><span style="display:flex;"><span> <span style="color:#75715e">//pipeline stage 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> X2      <span style="color:#f92672">&lt;=</span> X1;
</span></span><span style="display:flex;"><span> Xpower2 <span style="color:#f92672">&lt;=</span> Xpower1 <span style="color:#f92672">*</span> X1;
</span></span><span style="display:flex;"><span> <span style="color:#75715e">// pipeline stage 3
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> Xpower  <span style="color:#f92672">&lt;=</span> Xpower2 <span style="color:#f92672">*</span> X2;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><ul>
<li>Throughput = 8/1 = 8 bits/clock.</li>
<li>Latency = 3 clocks.</li>
<li>Timing = one multiplier delay in the critical path.</li>
</ul>
<p>Here, the throughput performance is increased by a factor of 3.</p>
<p>When an algorithm with an &rsquo;n&rsquo; iterative loop is unrolled, the performance throughput increases by the factor of n. The pipelined structure requires additional hardware resources.</p>
<h2 id="low-latency">Low Latency<a hidden class="anchor" aria-hidden="true" href="#low-latency">#</a></h2>
<p>A design is considered to have low latency when the time taken for the data to traverse through the input to the output is the least by minimizing the intermediate delays. Low-latency design requires parallelism, removal of pipelining may reduce the throughput or the max clock speed in a design. In the example of the cube of a value, the product of each stage must wait until the next clock edge before it is propagated to the next stage. By removing the pipelined registers, we can minimize the input-to-output timing.</p>
<p><!-- raw HTML omitted --><!-- raw HTML omitted --></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> power3(
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>  [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] X,
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">input</span>        clk, start
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] X1, X2;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] Xpower1, Xpower2;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">assign</span> Xpower <span style="color:#f92672">=</span> Xpower2 <span style="color:#f92672">*</span> X2;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span> <span style="color:#75715e">// pipeline stage 1
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> x1      <span style="color:#f92672">&lt;=</span> X;
</span></span><span style="display:flex;"><span> Xpower1 <span style="color:#f92672">&lt;=</span> X;
</span></span><span style="display:flex;"><span> <span style="color:#75715e">//pipeline stage 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span> X2      <span style="color:#f92672">&lt;=</span> X1;
</span></span><span style="display:flex;"><span> Xpower2 <span style="color:#f92672">&lt;=</span> Xpower1 <span style="color:#f92672">*</span> X1;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><ul>
<li>Throughput = 8 bits/clock (assuming one input per clock)</li>
<li>Latency = Between one and two multiplier delays, 0 clocks.</li>
<li>Timing = Two multiplier delays in the critical path.</li>
</ul>
<p>Latency is improved by removing pipelined registers. The penalty for removing pipelined registers is an increase in combinatorial delay between registers.</p>
<h2 id="timing">Timing<a hidden class="anchor" aria-hidden="true" href="#timing">#</a></h2>
<p>Timing refers to the clock speed of a design. The maximum delay between any two sequential elements in a design will determine the maximum clock speed. One cannot know whether a pipelined topology will run faster than an iterative one without knowing the details of the implementation. The maximum speed, or the maximum frequency, can be defined in the equation below ignoring clock-to-clock jitter.</p>
<h3 id="maximum-frequency">Maximum Frequency<a hidden class="anchor" aria-hidden="true" href="#maximum-frequency">#</a></h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-latex" data-lang="latex"><span style="display:flex;"><span>F_{max} = dfrac{1}{T_{clk-q} + T_{logic} + T_{routing} + T_{setup} - T_{skew}}
</span></span></code></pre></div>

  </div>



  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://24x7fpga.com/tags/rtl/">rtl</a></li>
    </ul>



    <div class="bottom-line" ></div>
    
    
    
      <img src="/img/org_mode.png" class="center" alt="footer" style="max-width:50px" />
    

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2025 <a href="https://24x7fpga.com/"></a></span>
        
        


</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a><footer class="footer">

</footer>



<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
