{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace inst source_50mhz -pg 1 -lvl 1 -x 140 -y 390 -defaultsOSRD -pinDir clk_in left -pinY clk_in 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir sys_clk right -pinY sys_clk 0R -pinBusDir sys_resetn right -pinBusY sys_resetn 20R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 400 -y 330 -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 3 -x 680 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 200L -pinDir M00_AXI right -pinY M00_AXI 170R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 310R -pinDir aclk left -pinY aclk 290L -pinDir aresetn left -pinY aresetn 310L
preplace inst axi_revision -pg 1 -lvl 4 -x 950 -y 300 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1210 -y 60 -swap {0 1 2 3 4 5 7 6} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst data_consumer_0 -pg 1 -lvl 5 -x 1210 -y 200 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst channel_0 -pg 1 -lvl 4 -x 950 -y 130 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst channel_1 -pg 1 -lvl 4 -x 950 -y 440 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst data_consumer_1 -pg 1 -lvl 5 -x 1210 -y 340 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst system_ila_1 -pg 1 -lvl 5 -x 1210 -y 480 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace netloc clk_in1_0_1 1 0 1 NJ 390
preplace netloc ext_reset_in_0_1 1 0 1 NJ 410
preplace netloc source_100mhz_sys_clk 1 1 4 280 420 540 500 820 220 1080
preplace netloc source_100mhz_sys_resetn 1 1 4 260 440 520 520 840 240 1060
preplace netloc axi_uartlite_UART 1 0 2 NJ 330 NJ
preplace netloc channel_1_axis_out 1 4 1 1100 340n
preplace netloc packet_gen_axis_out 1 4 1 1100 60n
preplace netloc system_interconnect_M00_AXI 1 3 1 N 300
preplace netloc system_interconnect_M01_AXI 1 3 1 N 130
preplace netloc system_interconnect_M02_AXI 1 3 1 N 440
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 330
levelinfo -pg 1 0 140 400 680 950 1210 1320
pagesize -pg 1 -db -bbox -sgen -150 0 1320 580
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-152,-89",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"2"
}
