Classic Timing Analyzer report for course-project
Fri Apr 21 21:39:34 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLC'
  7. Clock Hold: 'CLC'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                     ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.840 ns                        ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]          ; HIT                                                                                                             ; CLC        ; --       ; 0            ;
; Clock Setup: 'CLC'           ; N/A                                      ; None          ; 104.45 MHz ( period = 9.574 ns ) ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]                 ; CLC        ; CLC      ; 0            ;
; Clock Hold: 'CLC'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; 588          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                          ;                                                                                                                 ;            ;          ; 588          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 4.614 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                     ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                           ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; CASH:inst|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                            ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg0   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg1   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg2   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg3   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg4   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg5   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg6   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg7   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg8   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg9   ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg10  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg11  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLC        ; CLC      ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg1  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg2  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg3  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg4  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg5  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg6  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg7  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg8  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg9  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg10 ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg11 ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg1  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg2  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg3  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg4  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg5  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg6  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg7  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLC        ; CLC      ; None                       ; None                       ; 5.069 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                      ;                                                                                                                 ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                     ; To   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A                                     ; None                                                ; 13.840 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 13.806 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 13.592 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 13.139 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]          ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 12.966 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]          ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 12.786 ns  ; CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]          ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.962 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.841 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg0   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg1   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg2   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg3   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg4   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg5   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg6   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg7   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg8   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg9   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg10  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.811 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg11  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg0   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg1   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg2   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg3   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg4   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg5   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg6   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg7   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg8   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg9   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg10  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.800 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a5~porta_address_reg11  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]                          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.787 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.783 ns  ; CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]                          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.779 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.771 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg0   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg1   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg2   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg3   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg4   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg5   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg6   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg7   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg8   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg9   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg10  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.731 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg11  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg0   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg1   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg2   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg3   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg4   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg5   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg6   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg7   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg8   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg9   ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg10  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.725 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg11  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.692 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a12~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.618 ns  ; CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]                          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.530 ns  ; CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]                          ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.525 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.486 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10 ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.167 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg1  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg2  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg3  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg4  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg5  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg6  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg7  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg8  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg9  ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg10 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.138 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg11 ; HIT  ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 11.046 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]                          ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MISS ; CLC        ;
; N/A                                     ; None                                                ; 10.992 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MISS ; CLC        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                          ;      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Apr 21 21:39:34 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLC" is an undefined clock
Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[17]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[15]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "CU:inst2|inst25~0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0" as buffer
    Info: Detected gated clock "CU:inst2|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CU:inst2|lpm_counter3:inst3|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CU:inst2|inst25" as buffer
Info: Clock "CLC" has Internal fmax of 104.45 MHz between source memory "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0" and destination register "CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]" (period= 9.574 ns)
    Info: + Longest memory to register delay is 4.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14]'
        Info: 3: + IC(0.790 ns) + CELL(0.272 ns) = 2.912 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2|inst25~0'
        Info: 4: + IC(0.352 ns) + CELL(0.053 ns) = 3.317 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2|inst25~1'
        Info: 5: + IC(0.195 ns) + CELL(0.053 ns) = 3.565 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2|inst25'
        Info: 6: + IC(0.232 ns) + CELL(0.746 ns) = 4.543 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 18; REG Node = 'CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.974 ns ( 65.46 % )
        Info: Total interconnect delay = 1.569 ns ( 34.54 % )
    Info: - Smallest clock skew is -0.018 ns
        Info: + Shortest clock path from clock "CLC" to destination register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 18; REG Node = 'CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
        Info: - Longest clock path from clock "CLC" to source memory is 2.506 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'
            Info: 2: + IC(1.171 ns) + CELL(0.481 ns) = 2.506 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 53.27 % )
            Info: Total interconnect delay = 1.171 ns ( 46.73 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLC" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" and destination pin or register "CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" for clock "CLC" (Hold time is 4.29 ns)
    Info: + Largest clock skew is 6.412 ns
        Info: + Longest clock path from clock "CLC" to destination register is 8.879 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'
            Info: 2: + IC(1.171 ns) + CELL(0.617 ns) = 2.642 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11'
            Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.492 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14]'
            Info: 4: + IC(0.790 ns) + CELL(0.272 ns) = 5.554 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2|inst25~0'
            Info: 5: + IC(0.352 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2|inst25~1'
            Info: 6: + IC(0.195 ns) + CELL(0.053 ns) = 6.207 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2|inst25'
            Info: 7: + IC(1.402 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CU:inst2|inst25~clkctrl'
            Info: 8: + IC(0.652 ns) + CELL(0.618 ns) = 8.879 ns; Loc. = LCFF_X18_Y11_N5; Fanout = 5; REG Node = 'CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]'
            Info: Total cell delay = 4.317 ns ( 48.62 % )
            Info: Total interconnect delay = 4.562 ns ( 51.38 % )
        Info: - Shortest clock path from clock "CLC" to source register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 1; REG Node = 'CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 1; REG Node = 'CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.296 ns) + CELL(0.053 ns) = 0.590 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 7; COMB Node = 'CASH:inst|TAG_MEM:inst|inst5~0'
        Info: 4: + IC(0.283 ns) + CELL(0.346 ns) = 1.219 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 3; COMB Node = 'CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0'
        Info: 5: + IC(0.212 ns) + CELL(0.746 ns) = 2.177 ns; Loc. = LCFF_X18_Y11_N5; Fanout = 5; REG Node = 'CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.386 ns ( 63.67 % )
        Info: Total interconnect delay = 0.791 ns ( 36.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLC" to destination pin "HIT" through register "CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" is 13.840 ns
    Info: + Longest clock path from clock "CLC" to source register is 8.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'
        Info: 2: + IC(1.171 ns) + CELL(0.617 ns) = 2.642 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11'
        Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.492 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14]'
        Info: 4: + IC(0.790 ns) + CELL(0.272 ns) = 5.554 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2|inst25~0'
        Info: 5: + IC(0.352 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2|inst25~1'
        Info: 6: + IC(0.195 ns) + CELL(0.053 ns) = 6.207 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2|inst25'
        Info: 7: + IC(1.402 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CU:inst2|inst25~clkctrl'
        Info: 8: + IC(0.652 ns) + CELL(0.618 ns) = 8.879 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 6; REG Node = 'CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: Total cell delay = 4.317 ns ( 48.62 % )
        Info: Total interconnect delay = 4.562 ns ( 51.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 6; REG Node = 'CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: 2: + IC(0.306 ns) + CELL(0.225 ns) = 0.531 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 1; COMB Node = 'CASH:inst|TAG_MEM:inst|inst35~0'
        Info: 3: + IC(2.182 ns) + CELL(2.154 ns) = 4.867 ns; Loc. = PIN_G22; Fanout = 0; PIN Node = 'HIT'
        Info: Total cell delay = 2.379 ns ( 48.88 % )
        Info: Total interconnect delay = 2.488 ns ( 51.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Fri Apr 21 21:39:34 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


