#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 17 08:50:01 2021
# Process ID: 3668
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19808 E:\elektronika-notatki\Rok_IV\SDUP\SDUP-FPGA\Adder\Adder.xpr
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/vivado.log
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.xpr
update_compile_order -fileset sources_1
launch_simulation
source AdderTb.tcl
run 1000 us
run 1000 us
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
relaunch_sim
run 1000 us
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 us
relaunch_sim
run 1000 us
relaunch_sim
relaunch_sim
run 1000 us
run 1000 us
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation -mode post-implementation -type timing
source AdderTb.tcl
close_sim
close_design
launch_simulation
source AdderTb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CarrySelectAdder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
relaunch_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
close_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_clock_networks -name {network_1}
close_design
launch_simulation
source AdderTb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type timing
source AdderTb.tcl
close_sim
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
reset_property board_connections [get_projects Adder]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property part xczu7cg-ffvf1517-2-e [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property part xcku035-ffva1156-3-e [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property part xc7a200tffg1156-3 [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
close_bd_design [get_bd_designs design_1]
