INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/assignment_3/assignment_3.srcs/sources_1/new/PriorityEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PriorityEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/assignment_3/assignment_3.srcs/sim_2/new/PriorityEncoderTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PriorityEncoder
