# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RICS_V_Single_Cycle_Processor.srcs/sources_1/new/Register_memory.sv" \
"../../../../RICS_V_Single_Cycle_Processor.srcs/sim_1/new/Register_mem_Tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
