// Seed: 2995443747
module module_0 (
    input  supply0 id_0,
    input  uwire   id_1,
    output logic   id_2
);
  assign id_2 = -1 < id_1;
  logic [1 : -1] id_4;
  ;
  assign module_1.id_18 = 0;
  assign id_2 = id_1 == -1;
  assign id_4[-1] = (1 && -1);
  module_0 id_5;
  wire id_6;
  always @(posedge 1) begin : LABEL_0
    $signed(68);
    ;
    if (1'h0) begin : LABEL_1
      id_2 <= 'b0;
    end else id_2 <= 1;
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd52,
    parameter id_15 = 32'd23
) (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wire id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input wire id_10,
    input supply1 id_11,
    input tri1 _id_12,
    input wor id_13,
    input tri0 id_14,
    input wire _id_15,
    output tri0 id_16,
    input tri id_17,
    output logic id_18,
    input tri1 id_19,
    output uwire id_20,
    output supply0 id_21,
    input supply1 id_22,
    output uwire id_23,
    output tri1 id_24,
    output wand id_25,
    input tri0 id_26,
    input tri0 id_27,
    input uwire id_28,
    output tri1 id_29,
    output uwire id_30
    , id_32
);
  tri1 [id_15 : 1] id_33 = (1);
  uwire [-1 : 1] \id_34 = 1 || -1 && id_0 == 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_18
  );
  always id_18 = @(-1) -1;
  logic id_35;
  always @(posedge id_22 or posedge id_9) $unsigned(10);
  ;
  tri0 [id_12  <  -1 'b0 : -1] id_36 = 1;
  assign id_35[-1] = id_26;
endmodule
