<!--
 * @Author: YuWenlu wy19403@essex.ac.uk
 * @Date: 2023-02-12 14:18:15
 * @LastEditors: YuWenlu wy19403@essex.ac.uk
 * @LastEditTime: 2023-02-12 16:35:22
 * @FilePath: \22-23_CE339_yu_wenlu\lab2_5_2\lab2_5_2.md
 * @Description: 这是默认设置,请设置`customMade`, 打开koroFileHeader查看配置 进行设置: https://github.com/OBKoro1/koro1FileHeader/wiki/%E9%85%8D%E7%BD%AE
-->

# CE339 Lab2_5_2 Model a BCD to 7-Segment Decoder

#### By _**{Yu Wenlu wy19403@essex.ac.uk}**_

### This project is an assignment submission for the CE339 High Level Digital Design


## Technologies Used

* _Simulation system: Vivado 2021.2_
* _Target hardware: a Digilent Basys3 board with a Xilinx FPGA: xc7a35tcpg236-1_
* _Programming languages: VHDL, C_


## Description

This code describes an entity "bcdto7segment" with input port 'x' of 4-bit standard logic vector and output ports 'an' and 'seg'. The 'an' output port is assigned a constant value of "1110".

The 'seg' output is determined by the value of the 'x' input using a "WITH SELECT" statement. The statement provides a mapping between the input values of 'x' and the corresponding values that should be assigned to the 'seg' output. For example, if the input is "0000", the 'seg' output will be "1000000". If the input is "0001", the 'seg' output will be "1111001". If the input is any value other than the ones explicitly mentioned, the 'seg' output will be "1111111".

## Performance
![A screenshot of my lab](2_5_2%20(2).png)

![A screenshot of my lab](2_5_2%20(1).png)