{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 08:35:24 2023 " "Info: Processing started: Sat Feb 25 08:35:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sm/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sm/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../sm/sm.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/sm/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shift/shift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shift/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../shift/shift.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/shift/shift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "psw.v(5) " "Warning (10268): Verilog HDL information at psw.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "../psw/psw.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/psw/psw.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../psw/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../psw/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../psw/psw.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/psw/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux3_1/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux3_1/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../mux3_1/mux3_1.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/mux3_1/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ir/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../ir/ir.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ir/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Decoder/decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "../Decoder/decoder.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/Decoder/decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../con_signal/con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../con_signal/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../con_signal/con_signal.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/con_signal/con_signal.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Info: Found entity 1: simple" {  } { { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_computer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file small_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 small_computer " "Info: Found entity 1: small_computer" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "raa packed reg_group.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(6): data type declaration for \"raa\" declares packed dimensions but the port declaration declaration does not" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "raa reg_group.v(3) " "Info (10151): Verilog HDL Declaration information at reg_group.v(3): \"raa\" is declared here" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "rwba packed reg_group.v(7) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(7): data type declaration for \"rwba\" declares packed dimensions but the port declaration declaration does not" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rwba reg_group.v(3) " "Info (10151): Verilog HDL Declaration information at reg_group.v(3): \"rwba\" is declared here" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i packed reg_group.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(5): data type declaration for \"i\" declares packed dimensions but the port declaration declaration does not" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "i reg_group.v(3) " "Info (10151): Verilog HDL Declaration information at reg_group.v(3): \"i\" is declared here" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed reg_group.v(9) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(9): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "s reg_group.v(4) " "Info (10151): Verilog HDL Declaration information at reg_group.v(4): \"s\" is declared here" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d packed reg_group.v(10) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(10): data type declaration for \"d\" declares packed dimensions but the port declaration declaration does not" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "d reg_group.v(4) " "Info (10151): Verilog HDL Declaration information at reg_group.v(4): \"d\" is declared here" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "a packed pc.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at pc.v(4): data type declaration for \"a\" declares packed dimensions but the port declaration declaration does not" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "a pc.v(2) " "Info (10151): Verilog HDL Declaration information at pc.v(2): \"a\" is declared here" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "add packed pc.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at pc.v(5): data type declaration for \"add\" declares packed dimensions but the port declaration declaration does not" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "add pc.v(3) " "Info (10151): Verilog HDL Declaration information at pc.v(3): \"add\" is declared here" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "small_computer " "Info: Elaborating entity \"small_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst21 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst21\"" {  } { { "small_computer.bdf" "inst21" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 376 -24 72 472 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst16 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst16\"" {  } { { "small_computer.bdf" "inst16" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 336 776 920 720 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst17 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst17\"" {  } { { "small_computer.bdf" "inst17" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 336 632 744 656 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en decoder.v(7) " "Warning (10235): Verilog HDL Always Construct warning at decoder.v(7): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Decoder/decoder.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/Decoder/decoder.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst2 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst2\"" {  } { { "small_computer.bdf" "inst2" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 224 680 800 320 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst4 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst4\"" {  } { { "small_computer.bdf" "inst4" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 432 448 568 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:inst13 " "Info: Elaborating entity \"simple\" for hierarchy \"simple:inst13\"" {  } { { "small_computer.bdf" "inst13" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 480 168 280 608 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst14 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst14\"" {  } { { "small_computer.bdf" "inst14" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 512 -56 80 640 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 reg_group.v(21) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(21): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 reg_group.v(22) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(22): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 reg_group.v(23) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(23): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 reg_group.v(25) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(25): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 reg_group.v(26) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(26): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 reg_group.v(27) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(27): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "small_computer.bdf" "inst" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 424 552 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 424 552 360 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram1.mif " "Info: Parameter \"LPM_FILE\" = \"./ram1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 424 552 360 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 320 448 360 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 424 552 360 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 232 424 552 360 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h91 " "Info: Found entity 1: altsyncram_4h91" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4h91 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated " "Info: Elaborating entity \"altsyncram_4h91\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst3 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst3\"" {  } { { "small_computer.bdf" "inst3" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 224 184 328 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst1 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst1\"" {  } { { "small_computer.bdf" "inst1" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 224 -72 56 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.v(9) " "Warning (10230): Verilog HDL assignment warning at pc.v(9): truncated value with size 32 to match size of target (8)" {  } { { "../pc/pc.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/pc/pc.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst19 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst19\"" {  } { { "small_computer.bdf" "inst19" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 360 304 400 488 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst23\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst23\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.map.smsg " "Info: Generated suppressed messages file E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Info: Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Info: Implemented 234 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 08:35:25 2023 " "Info: Processing ended: Sat Feb 25 08:35:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
