
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP4 for linux64 - Jun 02, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Application Variables
set target_library "/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db"
/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db
# Global paths
set search_path "* /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v"
* /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v
set link_path "* scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db"
* scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db
# Local Variables
set VERILOG_NETLIST_FILES [list ]
set SVERILOG_NETLIST_FILES [list ]
# Read technology files
read_db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/synopsys/syn/Q-2019.12-SP4/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/syn/Q-2019.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic'
  Loading link library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic'
  Loading link library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic'
  Loading link library 'gtech'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db'
Warning: Overwriting design file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db'. (DDB-24)
Loaded 0 designs.
read_db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db'
Warning: Overwriting design file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db'. (DDB-24)
Loaded 0 designs.
read_db /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db
  Loading link library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db'
Warning: Overwriting design file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db'. (DDB-24)
Loaded 0 designs.
# Read design files
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_clk_ctrl.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_clk_ctrl.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_clk_ctrl.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter.v
lappend VERILOG_NETLIST_FILES /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffosc2.v
/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_clk_ctrl.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter.v /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffosc2.v
analyze -f verilog ${VERILOG_NETLIST_FILES}
Running PRESTO HDLC
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:322: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:323: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:324: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:325: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:326: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:327: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:328: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:329: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:330: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:331: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:332: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:333: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:334: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:335: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:336: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:337: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:370: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:371: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:372: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:373: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:374: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:375: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:376: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:377: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:378: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:379: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:380: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:381: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:382: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:383: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:384: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:385: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:450: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:451: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:452: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:453: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:454: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:455: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:456: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:457: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:458: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:459: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:460: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:461: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:462: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:463: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:464: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:465: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:498: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:499: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:500: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:501: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:502: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:503: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:504: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:505: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:506: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:507: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:508: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:509: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:510: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:511: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:512: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:513: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:610: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:611: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:612: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:613: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:614: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:615: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:616: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:617: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:618: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:619: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:620: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:621: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:622: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:623: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:624: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:625: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:626: the undeclared symbol 'tile_1__4__undriven_grid_clb_top_width_0_height_0_subtile_0__pin_cin_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:691: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:692: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:693: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:694: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:695: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:696: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:697: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:698: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:699: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:700: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:701: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:702: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:703: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:704: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:705: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:706: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:771: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:772: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:773: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:774: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:775: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:776: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:777: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:778: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:779: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:780: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:781: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:782: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:783: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:784: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:785: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:786: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:787: the undeclared symbol 'tile_2__4__undriven_grid_clb_top_width_0_height_0_subtile_0__pin_cin_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:852: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:853: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:854: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:855: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:856: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:857: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:858: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:859: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:860: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:861: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:862: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:863: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:864: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:865: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:866: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:867: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:996: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:997: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:998: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:999: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1000: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1001: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1002: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1003: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1004: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1005: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1006: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1007: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1008: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1009: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1010: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1011: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1076: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1077: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1078: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1079: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1080: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1081: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1082: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1083: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1084: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1085: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1086: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1087: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1088: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1089: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1090: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1091: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1156: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1157: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1158: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1159: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1160: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1161: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1162: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1163: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1164: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1165: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1166: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1167: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1168: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1169: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1170: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1171: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1204: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1205: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1206: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1207: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1208: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1209: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1210: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1211: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1212: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1213: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1214: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1215: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1216: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1217: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1218: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1219: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1254: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1256: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1258: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1260: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1262: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1264: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1266: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1268: the undeclared symbol 'tile_8__clb_id13__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1272: the undeclared symbol 'tile_9__io_topL_top_id1__1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1273: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1274: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1275: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1276: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1277: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1278: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1279: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1280: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1281: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1282: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1283: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1284: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1285: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1286: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1287: the undeclared symbol 'tile_9__io_topL_top_id1__0_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1288: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1289: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1290: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1291: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1292: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1293: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1294: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1295: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1296: the undeclared symbol 'tile_1__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1323: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1325: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1327: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1329: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1331: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1333: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1335: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1337: the undeclared symbol 'tile_12__clb_id15__0_cbx_0__top_grid_bottom_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1341: the undeclared symbol 'tile_15__io_rightL_right_id2__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1342: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1343: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1344: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1345: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1346: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1347: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1348: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1349: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1350: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1351: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1352: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1353: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1354: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1355: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1356: the undeclared symbol 'tile_9__io_topL_top_id1__1_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1357: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1358: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1359: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1360: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1361: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1362: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1363: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1364: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1365: the undeclared symbol 'tile_2__5__undriven_grid_io_topL_top_bottom_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1384: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1386: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1387: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1389: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1390: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1392: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1393: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1395: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1396: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1398: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1399: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1401: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1402: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1404: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1405: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1407: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1408: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1409: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1411: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1412: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1413: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1415: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1416: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1417: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1419: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1420: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1421: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1423: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1424: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1425: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1427: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1428: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1429: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1431: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1432: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1433: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1435: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1436: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1437: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1439: the undeclared symbol 'tile_12__clb_id15__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1442: the undeclared symbol 'tile_12__clb_id15__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1443: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1444: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1445: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1446: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1447: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1448: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1449: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1450: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1451: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1452: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1453: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1454: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1455: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1456: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1457: the undeclared symbol 'tile_15__io_rightL_right_id2__0_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1458: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1459: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1460: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1461: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1462: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1463: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1464: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1465: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1466: the undeclared symbol 'tile_3__4__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1485: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1487: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1488: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1490: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1491: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1493: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1494: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1496: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1497: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1499: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1500: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1502: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1503: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1505: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1506: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1508: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1509: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1510: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1512: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1513: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1514: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1516: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1517: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1518: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1520: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1521: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1522: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1524: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1525: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1526: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1528: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1529: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1530: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1532: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1533: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1534: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1536: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1537: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1538: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1540: the undeclared symbol 'tile_11__clb_id14__2_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1543: the undeclared symbol 'tile_14__io_rightL_right_id3__1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1544: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1545: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1546: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1547: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1548: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1549: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1550: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1551: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1552: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1553: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1554: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1555: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1556: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1557: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1558: the undeclared symbol 'tile_14__io_rightL_right_id3__0_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1559: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1560: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1561: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1562: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1563: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1564: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1565: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1566: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1567: the undeclared symbol 'tile_3__3__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1586: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1588: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1589: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1591: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1592: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1594: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1595: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1597: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1598: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1600: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1601: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1603: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1604: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1606: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1607: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1609: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1610: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1611: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1613: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1614: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1615: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1617: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1618: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1619: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1621: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1622: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1623: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1625: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1626: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1627: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1629: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1630: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1631: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1633: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1634: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1635: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1637: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1638: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1639: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1641: the undeclared symbol 'tile_11__clb_id14__1_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1645: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1646: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1647: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1648: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1649: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1650: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1651: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1652: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1653: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1654: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1655: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1656: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1657: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1658: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1659: the undeclared symbol 'tile_14__io_rightL_right_id3__1_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1660: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1661: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1662: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1663: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1664: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1665: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1666: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1667: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1668: the undeclared symbol 'tile_3__2__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1687: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1689: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1690: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1692: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1693: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1695: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1696: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1698: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1699: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1701: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1702: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1704: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1705: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1707: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1708: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1710: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1711: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1712: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1714: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1715: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1716: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1718: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1719: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1720: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1722: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1723: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1724: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1726: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1727: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1728: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1730: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1731: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1732: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1734: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1735: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1736: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1738: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1739: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1740: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1742: the undeclared symbol 'tile_11__clb_id14__0_cby_0__right_grid_left_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1745: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1746: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1747: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1748: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1749: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1750: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1751: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1752: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1753: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1754: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1755: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1756: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1757: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1758: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1759: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1760: the undeclared symbol 'tile_14__io_rightL_right_id3__2_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1761: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1762: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1763: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1764: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1765: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1766: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1767: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1768: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1769: the undeclared symbol 'tile_3__1__undriven_grid_io_rightL_right_left_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1796: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1797: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1798: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1799: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1800: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1801: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1802: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1803: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1804: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1805: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1806: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1807: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1808: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1809: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1810: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1842: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1843: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1844: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1845: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1846: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1847: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1848: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1849: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1850: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1851: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1852: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1853: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1854: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1855: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1856: the undeclared symbol 'tile_10__io_bottomL_bottom_id5__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1857: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1858: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1859: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1860: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1861: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1862: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1863: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1864: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1865: the undeclared symbol 'tile_2__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1886: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1887: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1888: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1889: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1890: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1891: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1892: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1893: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1894: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1895: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1896: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1897: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1898: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1899: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1900: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1929: the undeclared symbol 'tile_0__EMPTY_id7__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1932: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1933: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1934: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1935: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1936: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1937: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1938: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1939: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1940: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1941: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1942: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1943: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1944: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1945: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1946: the undeclared symbol 'tile_6__io_bottomL_bottom_id6__0_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1947: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1948: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1949: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1950: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1951: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1952: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1953: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1954: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1955: the undeclared symbol 'tile_1__0__undriven_grid_io_bottomL_bottom_top_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1964: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1965: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1966: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1967: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1968: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1969: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1970: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:1971: the undeclared symbol 'tile_1__io_leftL_left_id8__0_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2005: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2006: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2007: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2008: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2009: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2010: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2011: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2012: the undeclared symbol 'tile_2__io_leftL_left_id9__0_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2013: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2014: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2015: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2016: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2017: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2018: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2019: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2020: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2021: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2022: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2023: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2024: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2025: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2026: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2027: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2028: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2029: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2030: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2031: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2032: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2033: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2034: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2035: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2036: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2037: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2038: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2039: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2040: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2041: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2042: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2043: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2044: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2045: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2046: the undeclared symbol 'tile_7__clb_id12__0_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2071: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2073: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2075: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2077: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2079: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2081: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2083: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2085: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2086: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2087: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2088: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2089: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2090: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2091: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2092: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2093: the undeclared symbol 'tile_0__1__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2096: the undeclared symbol 'tile_1__io_leftL_left_id8__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2112: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2113: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2114: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2115: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2116: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2117: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2118: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2119: the undeclared symbol 'tile_3__io_leftL_left_id10__0_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2120: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2121: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2122: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2123: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2124: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2125: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2126: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2127: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2128: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2129: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2130: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2131: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2132: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2133: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2134: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2135: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2136: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2137: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2138: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2139: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2140: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2141: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2142: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2143: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2144: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2145: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2146: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2147: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2148: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2149: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2150: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2151: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2152: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2153: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2194: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2196: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2198: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2200: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2202: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2204: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2206: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2208: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2209: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2210: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2211: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2212: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2213: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2214: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2215: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2216: the undeclared symbol 'tile_0__2__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2235: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2236: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2237: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2238: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2239: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2240: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2241: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2242: the undeclared symbol 'tile_4__io_leftL_left_id11__0_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_a2f_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2243: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2244: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2245: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2246: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2247: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2248: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2249: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2250: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2251: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2252: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2253: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2254: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2255: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2256: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2257: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2258: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2259: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2260: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2301: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2303: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2305: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2307: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2309: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2311: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2313: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2315: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2316: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2317: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2318: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2319: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2320: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2321: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2322: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2323: the undeclared symbol 'tile_0__3__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2326: the undeclared symbol 'tile_3__io_leftL_left_id10__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2350: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2351: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2352: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2353: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2354: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2355: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2356: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2357: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2358: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2359: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2360: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2361: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2362: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2363: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2364: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2365: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2366: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2367: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2392: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_0__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2394: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_1__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2396: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_2__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2398: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_3__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2400: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_4__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2402: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_5__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2404: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_6__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2406: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_7__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2407: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_8__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2408: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_9__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2409: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_10__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2410: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_11__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2411: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_12__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2412: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_13__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2413: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_14__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2414: the undeclared symbol 'tile_0__4__undriven_grid_io_leftL_left_right_width_0_height_0_subtile_15__pin_sc_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2417: the undeclared symbol 'tile_4__io_leftL_left_id11__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2423: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2424: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2425: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2426: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2427: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2428: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2429: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2430: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2431: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2432: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2433: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2434: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2435: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2436: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2437: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2438: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2439: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2440: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2441: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2442: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2443: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2444: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2445: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2446: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2447: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2448: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2449: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2450: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2451: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2452: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2453: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2454: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2455: the undeclared symbol 'tile_11__clb_id14__0_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2458: the undeclared symbol 'direct_interc_0_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2461: the undeclared symbol 'tile_11__clb_id14__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2497: the undeclared symbol 'tile_1__1__undriven_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2498: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2499: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2500: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2501: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2502: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2503: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2504: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2505: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2506: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2507: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2508: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2509: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2510: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2511: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2512: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2513: the undeclared symbol 'tile_1__1__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2522: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2523: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2524: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2525: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2526: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2527: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2528: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2529: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2530: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2531: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2532: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2533: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2534: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2535: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2536: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2537: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2538: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2539: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2540: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2541: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2542: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2543: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2544: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2545: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2546: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2547: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2548: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2549: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2550: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2551: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2552: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2553: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2554: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2557: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2596: the undeclared symbol 'tile_7__clb_id12__1_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2615: the undeclared symbol 'tile_7__clb_id12__1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2621: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2622: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2623: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2624: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2625: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2626: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2627: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2628: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2629: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2630: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2631: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2632: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2633: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2634: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2635: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2636: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2637: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2638: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2639: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2640: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2641: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2642: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2643: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2644: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2645: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2646: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2647: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2648: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2649: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2650: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2651: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2652: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2653: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2656: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2659: the undeclared symbol 'tile_11__clb_id14__2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2695: the undeclared symbol 'tile_7__clb_id12__2_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2728: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_12_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2729: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_13_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2730: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_14_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2731: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_15_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2732: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_16_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2733: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_17_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2734: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_18_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2735: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_19_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2736: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_20_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2737: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_21_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2738: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_22_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2739: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_0__pin_O_23_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2740: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_1__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2741: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_1__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2742: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_2__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2743: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_2__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2744: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_3__pin_match1_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2745: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_top_width_0_height_0_subtile_3__pin_zero_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2803: the undeclared symbol 'tile_8__clb_id13__0_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2804: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2805: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2806: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2807: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2808: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2809: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2810: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2811: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2812: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2813: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2814: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2815: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2816: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2817: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2818: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2819: the undeclared symbol 'tile_1__4__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2822: the undeclared symbol 'tile_8__clb_id13__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2828: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2829: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2830: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2831: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2832: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2833: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2834: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2835: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2836: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2837: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2838: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2839: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2840: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2841: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2842: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2861: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2940: the undeclared symbol 'tile_2__1__undriven_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2941: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2942: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2943: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2944: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2945: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2946: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2947: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2948: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2949: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2950: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2951: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2952: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2953: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2954: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2955: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2956: the undeclared symbol 'tile_2__1__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2965: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2966: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2967: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2968: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2969: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2970: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2971: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2972: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2973: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2974: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2975: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2976: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2977: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2978: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2979: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:2998: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3077: the undeclared symbol 'tile_11__clb_id14__1_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3078: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3079: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3080: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3081: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3082: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3083: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3084: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3085: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3086: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3087: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3088: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3089: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3090: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3091: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3092: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3093: the undeclared symbol 'tile_2__2__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3102: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3103: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3104: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3105: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3106: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3107: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3108: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3109: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3110: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3111: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3112: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3113: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_0__pin_O_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3114: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_1__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3115: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_2__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3116: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_right_width_0_height_0_subtile_3__pin_match0_o_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3135: the undeclared symbol 'direct_interc_5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3214: the undeclared symbol 'tile_11__clb_id14__2_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3215: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3216: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3217: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3218: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3219: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3220: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3221: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3222: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3223: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3224: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3225: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3226: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3227: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3228: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3229: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3230: the undeclared symbol 'tile_2__3__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3344: the undeclared symbol 'tile_12__clb_id15__0_grid_clb_bottom_width_0_height_0_subtile_0__pin_cout_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3345: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_4__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3346: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_5__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3347: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_6__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3348: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_7__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3349: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_8__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3350: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_9__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3351: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_10__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3352: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_11__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3353: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_12__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3354: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_13__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3355: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_14__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3356: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_15__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3357: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_16__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3358: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_17__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3359: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_18__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_core.v:3360: the undeclared symbol 'tile_2__4__undriven_grid_clb_left_width_0_height_0_subtile_19__pin_out_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_top.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/fpga_defines.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/inv_buf_passgate.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/wires.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/shift_register_banks.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/mux_primitives.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:32: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:38: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:44: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:50: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:56: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:62: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:68: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:74: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:113: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:119: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:125: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:131: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:137: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:143: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:149: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:155: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:161: the undeclared symbol 'CB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:167: the undeclared symbol 'CB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:173: the undeclared symbol 'CB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:179: the undeclared symbol 'CB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:185: the undeclared symbol 'CB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:191: the undeclared symbol 'CB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:197: the undeclared symbol 'CB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:203: the undeclared symbol 'CB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:209: the undeclared symbol 'CB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:215: the undeclared symbol 'CB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:221: the undeclared symbol 'CB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:227: the undeclared symbol 'CB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:233: the undeclared symbol 'CB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:239: the undeclared symbol 'CB_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:245: the undeclared symbol 'CB_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:251: the undeclared symbol 'CB_MUX2_WRAPPER_22_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:257: the undeclared symbol 'CB_MUX2_WRAPPER_23_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:263: the undeclared symbol 'CB_MUX2_WRAPPER_24_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:269: the undeclared symbol 'CB_MUX2_WRAPPER_25_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:275: the undeclared symbol 'CB_MUX2_WRAPPER_26_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:281: the undeclared symbol 'CB_MUX2_WRAPPER_27_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:287: the undeclared symbol 'CB_MUX2_WRAPPER_28_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:293: the undeclared symbol 'CB_MUX2_WRAPPER_29_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:299: the undeclared symbol 'CB_MUX2_WRAPPER_30_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:305: the undeclared symbol 'CB_MUX2_WRAPPER_31_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:311: the undeclared symbol 'CB_MUX2_WRAPPER_32_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:317: the undeclared symbol 'CB_MUX2_WRAPPER_33_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:323: the undeclared symbol 'CB_MUX2_WRAPPER_34_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:329: the undeclared symbol 'CB_MUX2_WRAPPER_35_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:335: the undeclared symbol 'CB_MUX2_WRAPPER_36_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:341: the undeclared symbol 'CB_MUX2_WRAPPER_37_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:347: the undeclared symbol 'CB_MUX2_WRAPPER_38_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:353: the undeclared symbol 'CB_MUX2_WRAPPER_39_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:359: the undeclared symbol 'CB_MUX2_WRAPPER_40_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:365: the undeclared symbol 'CB_MUX2_WRAPPER_41_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:371: the undeclared symbol 'CB_MUX2_WRAPPER_42_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:377: the undeclared symbol 'CB_MUX2_WRAPPER_43_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:383: the undeclared symbol 'CB_MUX2_WRAPPER_44_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:389: the undeclared symbol 'CB_MUX2_WRAPPER_45_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:395: the undeclared symbol 'CB_MUX2_WRAPPER_46_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:434: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:440: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:446: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:452: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:458: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:464: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:470: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:476: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:482: the undeclared symbol 'CB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:488: the undeclared symbol 'CB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:494: the undeclared symbol 'CB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:500: the undeclared symbol 'CB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:506: the undeclared symbol 'CB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:512: the undeclared symbol 'CB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:518: the undeclared symbol 'CB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:524: the undeclared symbol 'CB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:563: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:569: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:575: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:581: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:587: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:593: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:599: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:605: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:611: the undeclared symbol 'CB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:617: the undeclared symbol 'CB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:623: the undeclared symbol 'CB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:629: the undeclared symbol 'CB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:635: the undeclared symbol 'CB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:641: the undeclared symbol 'CB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:647: the undeclared symbol 'CB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:653: the undeclared symbol 'CB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:659: the undeclared symbol 'CB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:665: the undeclared symbol 'CB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:671: the undeclared symbol 'CB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:677: the undeclared symbol 'CB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:683: the undeclared symbol 'CB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:689: the undeclared symbol 'CB_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:695: the undeclared symbol 'CB_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:701: the undeclared symbol 'CB_MUX2_WRAPPER_22_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:707: the undeclared symbol 'CB_MUX2_WRAPPER_23_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:713: the undeclared symbol 'CB_MUX2_WRAPPER_24_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:719: the undeclared symbol 'CB_MUX2_WRAPPER_25_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:725: the undeclared symbol 'CB_MUX2_WRAPPER_26_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:731: the undeclared symbol 'CB_MUX2_WRAPPER_27_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:737: the undeclared symbol 'CB_MUX2_WRAPPER_28_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:743: the undeclared symbol 'CB_MUX2_WRAPPER_29_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:749: the undeclared symbol 'CB_MUX2_WRAPPER_30_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:755: the undeclared symbol 'CB_MUX2_WRAPPER_31_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:761: the undeclared symbol 'CB_MUX2_WRAPPER_32_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:767: the undeclared symbol 'CB_MUX2_WRAPPER_33_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:773: the undeclared symbol 'CB_MUX2_WRAPPER_34_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:779: the undeclared symbol 'CB_MUX2_WRAPPER_35_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:785: the undeclared symbol 'CB_MUX2_WRAPPER_36_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:791: the undeclared symbol 'CB_MUX2_WRAPPER_37_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:797: the undeclared symbol 'CB_MUX2_WRAPPER_38_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:803: the undeclared symbol 'CB_MUX2_WRAPPER_39_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:809: the undeclared symbol 'CB_MUX2_WRAPPER_40_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:815: the undeclared symbol 'CB_MUX2_WRAPPER_41_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:821: the undeclared symbol 'CB_MUX2_WRAPPER_42_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:827: the undeclared symbol 'CB_MUX2_WRAPPER_43_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:833: the undeclared symbol 'CB_MUX2_WRAPPER_44_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:839: the undeclared symbol 'CB_MUX2_WRAPPER_45_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:845: the undeclared symbol 'CB_MUX2_WRAPPER_46_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:851: the undeclared symbol 'CB_MUX2_WRAPPER_47_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:857: the undeclared symbol 'CB_MUX2_WRAPPER_48_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:863: the undeclared symbol 'CB_MUX2_WRAPPER_49_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:869: the undeclared symbol 'CB_MUX2_WRAPPER_50_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:875: the undeclared symbol 'CB_MUX2_WRAPPER_51_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:881: the undeclared symbol 'CB_MUX2_WRAPPER_52_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:887: the undeclared symbol 'CB_MUX2_WRAPPER_53_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:893: the undeclared symbol 'CB_MUX2_WRAPPER_54_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:932: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:938: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:944: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:950: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:956: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:962: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:968: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:974: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:980: the undeclared symbol 'CB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:986: the undeclared symbol 'CB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:992: the undeclared symbol 'CB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:998: the undeclared symbol 'CB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1004: the undeclared symbol 'CB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1010: the undeclared symbol 'CB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1016: the undeclared symbol 'CB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1022: the undeclared symbol 'CB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1028: the undeclared symbol 'CB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1034: the undeclared symbol 'CB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1040: the undeclared symbol 'CB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1046: the undeclared symbol 'CB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1052: the undeclared symbol 'CB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1058: the undeclared symbol 'CB_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1064: the undeclared symbol 'CB_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1070: the undeclared symbol 'CB_MUX2_WRAPPER_22_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1076: the undeclared symbol 'CB_MUX2_WRAPPER_23_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1082: the undeclared symbol 'CB_MUX2_WRAPPER_24_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1121: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1127: the undeclared symbol 'CB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1133: the undeclared symbol 'CB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1139: the undeclared symbol 'CB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1145: the undeclared symbol 'CB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1151: the undeclared symbol 'CB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1157: the undeclared symbol 'CB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1163: the undeclared symbol 'CB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1169: the undeclared symbol 'CB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1175: the undeclared symbol 'CB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1181: the undeclared symbol 'CB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1187: the undeclared symbol 'CB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1193: the undeclared symbol 'CB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1199: the undeclared symbol 'CB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1205: the undeclared symbol 'CB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1211: the undeclared symbol 'CB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1217: the undeclared symbol 'CB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1223: the undeclared symbol 'CB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1229: the undeclared symbol 'CB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1235: the undeclared symbol 'CB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1241: the undeclared symbol 'CB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1247: the undeclared symbol 'CB_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1253: the undeclared symbol 'CB_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1259: the undeclared symbol 'CB_MUX2_WRAPPER_22_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1265: the undeclared symbol 'CB_MUX2_WRAPPER_23_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1271: the undeclared symbol 'CB_MUX2_WRAPPER_24_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1277: the undeclared symbol 'CB_MUX2_WRAPPER_25_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1283: the undeclared symbol 'CB_MUX2_WRAPPER_26_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1289: the undeclared symbol 'CB_MUX2_WRAPPER_27_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1295: the undeclared symbol 'CB_MUX2_WRAPPER_28_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1301: the undeclared symbol 'CB_MUX2_WRAPPER_29_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1307: the undeclared symbol 'CB_MUX2_WRAPPER_30_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1313: the undeclared symbol 'CB_MUX2_WRAPPER_31_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1319: the undeclared symbol 'CB_MUX2_WRAPPER_32_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1325: the undeclared symbol 'CB_MUX2_WRAPPER_33_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1331: the undeclared symbol 'CB_MUX2_WRAPPER_34_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1337: the undeclared symbol 'CB_MUX2_WRAPPER_35_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1343: the undeclared symbol 'CB_MUX2_WRAPPER_36_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1349: the undeclared symbol 'CB_MUX2_WRAPPER_37_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1355: the undeclared symbol 'CB_MUX2_WRAPPER_38_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1361: the undeclared symbol 'CB_MUX2_WRAPPER_39_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1367: the undeclared symbol 'CB_MUX2_WRAPPER_40_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1373: the undeclared symbol 'CB_MUX2_WRAPPER_41_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1379: the undeclared symbol 'CB_MUX2_WRAPPER_42_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1385: the undeclared symbol 'CB_MUX2_WRAPPER_43_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1391: the undeclared symbol 'CB_MUX2_WRAPPER_44_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1397: the undeclared symbol 'CB_MUX2_WRAPPER_45_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1403: the undeclared symbol 'CB_MUX2_WRAPPER_46_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1409: the undeclared symbol 'CB_MUX2_WRAPPER_47_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1415: the undeclared symbol 'CB_MUX2_WRAPPER_48_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1421: the undeclared symbol 'CB_MUX2_WRAPPER_49_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1427: the undeclared symbol 'CB_MUX2_WRAPPER_50_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1433: the undeclared symbol 'CB_MUX2_WRAPPER_51_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1439: the undeclared symbol 'CB_MUX2_WRAPPER_52_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1445: the undeclared symbol 'CB_MUX2_WRAPPER_53_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1451: the undeclared symbol 'CB_MUX2_WRAPPER_54_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1457: the undeclared symbol 'CB_MUX2_WRAPPER_55_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1463: the undeclared symbol 'CB_MUX2_WRAPPER_56_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1469: the undeclared symbol 'CB_MUX2_WRAPPER_57_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1475: the undeclared symbol 'CB_MUX2_WRAPPER_58_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1481: the undeclared symbol 'CB_MUX2_WRAPPER_59_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1487: the undeclared symbol 'CB_MUX2_WRAPPER_60_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1493: the undeclared symbol 'CB_MUX2_WRAPPER_61_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1499: the undeclared symbol 'CB_MUX2_WRAPPER_62_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1505: the undeclared symbol 'CB_MUX2_WRAPPER_63_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1511: the undeclared symbol 'CB_MUX2_WRAPPER_64_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1517: the undeclared symbol 'CB_MUX2_WRAPPER_65_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1523: the undeclared symbol 'CB_MUX2_WRAPPER_66_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1529: the undeclared symbol 'CB_MUX2_WRAPPER_67_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1535: the undeclared symbol 'CB_MUX2_WRAPPER_68_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1541: the undeclared symbol 'CB_MUX2_WRAPPER_69_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1547: the undeclared symbol 'CB_MUX2_WRAPPER_70_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1553: the undeclared symbol 'CB_MUX2_WRAPPER_71_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1559: the undeclared symbol 'CB_MUX2_WRAPPER_72_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1565: the undeclared symbol 'CB_MUX2_WRAPPER_73_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1571: the undeclared symbol 'CB_MUX2_WRAPPER_74_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1610: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1616: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1622: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1628: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1634: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1640: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1679: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1685: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1691: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1697: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1703: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1742: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1748: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1754: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1760: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1799: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1805: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1811: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1817: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1823: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1829: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1835: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1841: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1847: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1853: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1859: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1898: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1904: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1910: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1916: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1922: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1928: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1934: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1940: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1946: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1985: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1991: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:1997: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2003: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2009: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2015: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2021: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2060: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2066: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2072: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2078: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2084: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2090: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2096: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2102: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2141: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2147: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2153: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2159: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2165: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2171: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2177: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2183: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2189: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2195: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2234: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2240: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2246: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2252: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2258: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2264: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2270: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2276: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2282: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2288: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2294: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2300: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2306: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2312: the undeclared symbol 'SB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2318: the undeclared symbol 'SB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2324: the undeclared symbol 'SB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2330: the undeclared symbol 'SB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2369: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2375: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2381: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2387: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2393: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2399: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2405: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2411: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2417: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2423: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2429: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2435: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2441: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2480: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2486: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2492: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2498: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2504: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2510: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2516: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2522: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2528: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2534: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2540: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2546: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2552: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2558: the undeclared symbol 'SB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2564: the undeclared symbol 'SB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2603: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2609: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2615: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2621: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2627: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2633: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2639: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2645: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2651: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2657: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2663: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2669: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2675: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2681: the undeclared symbol 'SB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2687: the undeclared symbol 'SB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2693: the undeclared symbol 'SB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2699: the undeclared symbol 'SB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2705: the undeclared symbol 'SB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2711: the undeclared symbol 'SB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2717: the undeclared symbol 'SB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2723: the undeclared symbol 'SB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2729: the undeclared symbol 'SB_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2735: the undeclared symbol 'SB_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2774: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2780: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2786: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2792: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2798: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2804: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2810: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2816: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2822: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2828: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2834: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2840: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2846: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2852: the undeclared symbol 'SB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2858: the undeclared symbol 'SB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2864: the undeclared symbol 'SB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2870: the undeclared symbol 'SB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2876: the undeclared symbol 'SB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2882: the undeclared symbol 'SB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2888: the undeclared symbol 'SB_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2894: the undeclared symbol 'SB_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2933: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2939: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2945: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2984: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:2990: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3029: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3035: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3041: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3047: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3053: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3059: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3065: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3071: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3077: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3083: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3089: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3095: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3134: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3140: the undeclared symbol 'SB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3146: the undeclared symbol 'SB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3152: the undeclared symbol 'SB_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3158: the undeclared symbol 'SB_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3164: the undeclared symbol 'SB_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3170: the undeclared symbol 'SB_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3176: the undeclared symbol 'SB_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3182: the undeclared symbol 'SB_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3188: the undeclared symbol 'SB_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3194: the undeclared symbol 'SB_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3200: the undeclared symbol 'SB_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3206: the undeclared symbol 'SB_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3212: the undeclared symbol 'SB_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3218: the undeclared symbol 'SB_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3224: the undeclared symbol 'SB_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3230: the undeclared symbol 'SB_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3236: the undeclared symbol 'SB_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3242: the undeclared symbol 'SB_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3281: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3287: the undeclared symbol 'CK_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3293: the undeclared symbol 'CK_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3332: the undeclared symbol 'PB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3372: the undeclared symbol 'PB_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3379: the undeclared symbol 'PB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3454: the undeclared symbol 'const0_0_const0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3460: the undeclared symbol 'PB_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3502: the undeclared symbol 'LUT_MUX2_WRAPPER_28_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3506: the undeclared symbol 'LUT_MUX2_WRAPPER_29_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3510: the undeclared symbol 'LUT_MUX2_WRAPPER_30_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3514: the undeclared symbol 'LUT_MUX2_WRAPPER_24_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3515: the undeclared symbol 'BUFD2_HVT_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3518: the undeclared symbol 'LUT_MUX2_WRAPPER_25_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3519: the undeclared symbol 'BUFD2_HVT_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3522: the undeclared symbol 'LUT_MUX2_WRAPPER_26_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3523: the undeclared symbol 'BUFD2_HVT_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3526: the undeclared symbol 'LUT_MUX2_WRAPPER_27_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3527: the undeclared symbol 'BUFD2_HVT_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3533: the undeclared symbol 'LUT_MUX2_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3539: the undeclared symbol 'LUT_MUX2_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3545: the undeclared symbol 'LUT_MUX2_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3551: the undeclared symbol 'LUT_MUX2_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3557: the undeclared symbol 'LUT_MUX2_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3563: the undeclared symbol 'LUT_MUX2_WRAPPER_5_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3569: the undeclared symbol 'LUT_MUX2_WRAPPER_6_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3575: the undeclared symbol 'LUT_MUX2_WRAPPER_7_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3581: the undeclared symbol 'LUT_MUX2_WRAPPER_8_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3587: the undeclared symbol 'LUT_MUX2_WRAPPER_9_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3593: the undeclared symbol 'LUT_MUX2_WRAPPER_10_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3599: the undeclared symbol 'LUT_MUX2_WRAPPER_11_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3605: the undeclared symbol 'LUT_MUX2_WRAPPER_12_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3611: the undeclared symbol 'LUT_MUX2_WRAPPER_13_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3617: the undeclared symbol 'LUT_MUX2_WRAPPER_14_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3623: the undeclared symbol 'LUT_MUX2_WRAPPER_15_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3629: the undeclared symbol 'LUT_MUX2_WRAPPER_16_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3635: the undeclared symbol 'LUT_MUX2_WRAPPER_17_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3641: the undeclared symbol 'LUT_MUX2_WRAPPER_18_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3647: the undeclared symbol 'LUT_MUX2_WRAPPER_19_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3653: the undeclared symbol 'LUT_MUX2_WRAPPER_20_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3659: the undeclared symbol 'LUT_MUX2_WRAPPER_21_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3665: the undeclared symbol 'LUT_MUX2_WRAPPER_22_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/muxes.v:3671: the undeclared symbol 'LUT_MUX2_WRAPPER_23_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:43: the undeclared symbol 'OR2_HVT_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:47: the undeclared symbol 'INV_HVT_WRAPPER_0_out_no' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:51: the undeclared symbol 'INV_HVT_WRAPPER_1_out_no' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:55: the undeclared symbol 'INV_HVT_WRAPPER_2_out_no' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:59: the undeclared symbol 'INV_HVT_WRAPPER_3_out_no' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:63: the undeclared symbol 'INV_HVT_WRAPPER_4_out_no' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:67: the undeclared symbol 'BUFD2_HVT_WRAPPER_0_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:71: the undeclared symbol 'BUFD2_HVT_WRAPPER_1_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:75: the undeclared symbol 'BUFD2_HVT_WRAPPER_2_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:79: the undeclared symbol 'BUFD2_HVT_WRAPPER_3_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/luts.v:83: the undeclared symbol 'BUFD2_HVT_WRAPPER_4_out_o' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/local_encoder.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:45: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:54: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:63: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:182: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:191: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:200: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:209: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:218: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:353: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:362: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:371: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:380: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:507: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:516: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:525: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:534: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:543: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:678: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:687: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:696: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:705: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:832: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:841: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:850: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:859: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:868: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:877: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1020: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1029: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1140: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1149: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1260: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1269: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1380: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1389: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1398: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1517: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1526: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1535: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1654: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1663: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1774: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1783: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1792: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1911: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1920: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:1929: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2048: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2057: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2066: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2075: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2202: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2211: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2220: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2339: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2348: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2357: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2476: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2485: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2494: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2503: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2630: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2639: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2648: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2657: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2784: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2887: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2990: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:2999: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3008: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3127: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3136: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3145: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3154: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3281: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3470: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3659: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3762: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3771: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3780: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3899: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3908: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3917: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3926: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3935: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:3944: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4087: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4096: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4105: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4114: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4123: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4132: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4275: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4284: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4293: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4302: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4311: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4320: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4463: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4472: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4481: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4490: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4499: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4508: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4517: the undeclared symbol 'EFPGA_CCFF_6_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4526: the undeclared symbol 'EFPGA_CCFF_7_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4535: the undeclared symbol 'EFPGA_CCFF_8_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4544: the undeclared symbol 'EFPGA_CCFF_9_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4553: the undeclared symbol 'EFPGA_CCFF_10_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4562: the undeclared symbol 'EFPGA_CCFF_11_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4571: the undeclared symbol 'EFPGA_CCFF_12_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4580: the undeclared symbol 'EFPGA_CCFF_13_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4589: the undeclared symbol 'EFPGA_CCFF_14_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4598: the undeclared symbol 'EFPGA_CCFF_15_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4607: the undeclared symbol 'EFPGA_CCFF_16_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4616: the undeclared symbol 'EFPGA_CCFF_17_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4625: the undeclared symbol 'EFPGA_CCFF_18_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4634: the undeclared symbol 'EFPGA_CCFF_19_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4643: the undeclared symbol 'EFPGA_CCFF_20_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4652: the undeclared symbol 'EFPGA_CCFF_21_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4661: the undeclared symbol 'EFPGA_CCFF_22_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4670: the undeclared symbol 'EFPGA_CCFF_23_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4679: the undeclared symbol 'EFPGA_CCFF_24_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4688: the undeclared symbol 'EFPGA_CCFF_25_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4697: the undeclared symbol 'EFPGA_CCFF_26_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4706: the undeclared symbol 'EFPGA_CCFF_27_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4715: the undeclared symbol 'EFPGA_CCFF_28_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4724: the undeclared symbol 'EFPGA_CCFF_29_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4733: the undeclared symbol 'EFPGA_CCFF_30_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:4742: the undeclared symbol 'EFPGA_CCFF_31_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5179: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5188: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5197: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5206: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5333: the undeclared symbol 'EFPGA_CCFF_0_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5342: the undeclared symbol 'EFPGA_CCFF_1_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5351: the undeclared symbol 'EFPGA_CCFF_2_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5360: the undeclared symbol 'EFPGA_CCFF_3_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5369: the undeclared symbol 'EFPGA_CCFF_4_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5378: the undeclared symbol 'EFPGA_CCFF_5_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5387: the undeclared symbol 'EFPGA_CCFF_6_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5396: the undeclared symbol 'EFPGA_CCFF_7_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5405: the undeclared symbol 'EFPGA_CCFF_8_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5414: the undeclared symbol 'EFPGA_CCFF_9_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5423: the undeclared symbol 'EFPGA_CCFF_10_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5432: the undeclared symbol 'EFPGA_CCFF_11_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5441: the undeclared symbol 'EFPGA_CCFF_12_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5450: the undeclared symbol 'EFPGA_CCFF_13_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5459: the undeclared symbol 'EFPGA_CCFF_14_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5468: the undeclared symbol 'EFPGA_CCFF_15_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5477: the undeclared symbol 'EFPGA_CCFF_16_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5486: the undeclared symbol 'EFPGA_CCFF_17_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5495: the undeclared symbol 'EFPGA_CCFF_18_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5504: the undeclared symbol 'EFPGA_CCFF_19_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5513: the undeclared symbol 'EFPGA_CCFF_20_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5522: the undeclared symbol 'EFPGA_CCFF_21_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5531: the undeclared symbol 'EFPGA_CCFF_22_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5540: the undeclared symbol 'EFPGA_CCFF_23_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5549: the undeclared symbol 'EFPGA_CCFF_24_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5558: the undeclared symbol 'EFPGA_CCFF_25_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5567: the undeclared symbol 'EFPGA_CCFF_26_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5576: the undeclared symbol 'EFPGA_CCFF_27_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5585: the undeclared symbol 'EFPGA_CCFF_28_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5594: the undeclared symbol 'EFPGA_CCFF_29_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5603: the undeclared symbol 'EFPGA_CCFF_30_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5612: the undeclared symbol 'EFPGA_CCFF_31_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5621: the undeclared symbol 'EFPGA_CCFF_32_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5630: the undeclared symbol 'EFPGA_CCFF_33_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5639: the undeclared symbol 'EFPGA_CCFF_34_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5648: the undeclared symbol 'EFPGA_CCFF_35_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5657: the undeclared symbol 'EFPGA_CCFF_36_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5666: the undeclared symbol 'EFPGA_CCFF_37_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5675: the undeclared symbol 'EFPGA_CCFF_38_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5684: the undeclared symbol 'EFPGA_CCFF_39_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5693: the undeclared symbol 'EFPGA_CCFF_40_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5702: the undeclared symbol 'EFPGA_CCFF_41_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5711: the undeclared symbol 'EFPGA_CCFF_42_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5720: the undeclared symbol 'EFPGA_CCFF_43_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5729: the undeclared symbol 'EFPGA_CCFF_44_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5738: the undeclared symbol 'EFPGA_CCFF_45_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5747: the undeclared symbol 'EFPGA_CCFF_46_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5756: the undeclared symbol 'EFPGA_CCFF_47_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5765: the undeclared symbol 'EFPGA_CCFF_48_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5774: the undeclared symbol 'EFPGA_CCFF_49_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5783: the undeclared symbol 'EFPGA_CCFF_50_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5792: the undeclared symbol 'EFPGA_CCFF_51_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5801: the undeclared symbol 'EFPGA_CCFF_52_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5810: the undeclared symbol 'EFPGA_CCFF_53_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5819: the undeclared symbol 'EFPGA_CCFF_54_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5828: the undeclared symbol 'EFPGA_CCFF_55_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5837: the undeclared symbol 'EFPGA_CCFF_56_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5846: the undeclared symbol 'EFPGA_CCFF_57_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5855: the undeclared symbol 'EFPGA_CCFF_58_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5864: the undeclared symbol 'EFPGA_CCFF_59_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5873: the undeclared symbol 'EFPGA_CCFF_60_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5882: the undeclared symbol 'EFPGA_CCFF_61_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5891: the undeclared symbol 'EFPGA_CCFF_62_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5900: the undeclared symbol 'EFPGA_CCFF_63_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5909: the undeclared symbol 'EFPGA_CCFF_64_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5918: the undeclared symbol 'EFPGA_CCFF_65_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5927: the undeclared symbol 'EFPGA_CCFF_66_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5936: the undeclared symbol 'EFPGA_CCFF_67_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5945: the undeclared symbol 'EFPGA_CCFF_68_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5954: the undeclared symbol 'EFPGA_CCFF_69_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5963: the undeclared symbol 'EFPGA_CCFF_70_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5972: the undeclared symbol 'EFPGA_CCFF_71_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5981: the undeclared symbol 'EFPGA_CCFF_72_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5990: the undeclared symbol 'EFPGA_CCFF_73_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:5999: the undeclared symbol 'EFPGA_CCFF_74_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6008: the undeclared symbol 'EFPGA_CCFF_75_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6017: the undeclared symbol 'EFPGA_CCFF_76_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6026: the undeclared symbol 'EFPGA_CCFF_77_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6035: the undeclared symbol 'EFPGA_CCFF_78_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6044: the undeclared symbol 'EFPGA_CCFF_79_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6053: the undeclared symbol 'EFPGA_CCFF_80_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6062: the undeclared symbol 'EFPGA_CCFF_81_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6071: the undeclared symbol 'EFPGA_CCFF_82_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6080: the undeclared symbol 'EFPGA_CCFF_83_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6089: the undeclared symbol 'EFPGA_CCFF_84_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6098: the undeclared symbol 'EFPGA_CCFF_85_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6107: the undeclared symbol 'EFPGA_CCFF_86_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6116: the undeclared symbol 'EFPGA_CCFF_87_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6125: the undeclared symbol 'EFPGA_CCFF_88_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6134: the undeclared symbol 'EFPGA_CCFF_89_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6143: the undeclared symbol 'EFPGA_CCFF_90_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6152: the undeclared symbol 'EFPGA_CCFF_91_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6161: the undeclared symbol 'EFPGA_CCFF_92_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6170: the undeclared symbol 'EFPGA_CCFF_93_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6179: the undeclared symbol 'EFPGA_CCFF_94_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6188: the undeclared symbol 'EFPGA_CCFF_95_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6197: the undeclared symbol 'EFPGA_CCFF_96_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6206: the undeclared symbol 'EFPGA_CCFF_97_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6215: the undeclared symbol 'EFPGA_CCFF_98_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6224: the undeclared symbol 'EFPGA_CCFF_99_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6233: the undeclared symbol 'EFPGA_CCFF_100_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6242: the undeclared symbol 'EFPGA_CCFF_101_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6251: the undeclared symbol 'EFPGA_CCFF_102_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6260: the undeclared symbol 'EFPGA_CCFF_103_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6269: the undeclared symbol 'EFPGA_CCFF_104_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:6278: the undeclared symbol 'EFPGA_CCFF_105_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7221: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7229: the undeclared symbol 'pb_mux_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7230: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7238: the undeclared symbol 'pb_mux_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7239: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7247: the undeclared symbol 'pb_mux_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7248: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7256: the undeclared symbol 'pb_mux_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7257: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7265: the undeclared symbol 'pb_mux_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7266: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7274: the undeclared symbol 'pb_mux_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7275: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7283: the undeclared symbol 'pb_mux_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7284: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7292: the undeclared symbol 'pb_mux_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7293: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7301: the undeclared symbol 'pb_mux_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7302: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7310: the undeclared symbol 'pb_mux_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7311: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7319: the undeclared symbol 'pb_mux_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7320: the undeclared symbol 'frac_lut5_arith_EFPGA_CCFF_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7329: the undeclared symbol 'pb_mux_no_const_input_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7338: the undeclared symbol 'pb_mux_no_const_input_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7347: the undeclared symbol 'pb_mux_no_const_input_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7356: the undeclared symbol 'pb_mux_no_const_input_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7365: the undeclared symbol 'pb_mux_no_const_input_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7374: the undeclared symbol 'pb_mux_no_const_input_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7383: the undeclared symbol 'pb_mux_no_const_input_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7392: the undeclared symbol 'pb_mux_no_const_input_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7401: the undeclared symbol 'pb_mux_no_const_input_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7410: the undeclared symbol 'pb_mux_no_const_input_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7419: the undeclared symbol 'pb_mux_no_const_input_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7428: the undeclared symbol 'pb_mux_no_const_input_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7437: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7446: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7455: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7464: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7473: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7482: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7491: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7500: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7509: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7518: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7527: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7536: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7545: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7554: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7563: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7572: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7581: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7590: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7599: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7608: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7617: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7626: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7635: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7644: the undeclared symbol 'mmff_wrapper_EFPGA_CCFF_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7653: the undeclared symbol 'pb_mux_highload_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7662: the undeclared symbol 'pb_mux_highload_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7671: the undeclared symbol 'pb_mux_highload_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7680: the undeclared symbol 'pb_mux_highload_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7689: the undeclared symbol 'pb_mux_highload_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7698: the undeclared symbol 'pb_mux_highload_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7707: the undeclared symbol 'pb_mux_highload_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7716: the undeclared symbol 'pb_mux_highload_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7725: the undeclared symbol 'pb_mux_highload_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7734: the undeclared symbol 'pb_mux_highload_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7743: the undeclared symbol 'pb_mux_highload_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7752: the undeclared symbol 'pb_mux_highload_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7761: the undeclared symbol 'pb_mux_highload_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7770: the undeclared symbol 'pb_mux_highload_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7779: the undeclared symbol 'pb_mux_highload_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7788: the undeclared symbol 'pb_mux_highload_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7797: the undeclared symbol 'pb_mux_highload_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7806: the undeclared symbol 'pb_mux_highload_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7815: the undeclared symbol 'pb_mux_highload_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7824: the undeclared symbol 'pb_mux_highload_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7833: the undeclared symbol 'pb_mux_highload_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7842: the undeclared symbol 'pb_mux_highload_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7851: the undeclared symbol 'pb_mux_highload_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7860: the undeclared symbol 'pb_mux_highload_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7968: the undeclared symbol 'pb_mux_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7977: the undeclared symbol 'pcnt_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:7986: the undeclared symbol 'pcnt_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8043: the undeclared symbol 'pinput_dchain_extmode_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8052: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8060: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8061: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8069: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8070: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8078: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8079: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8087: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8088: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8096: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8097: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8105: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8106: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8114: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8115: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8124: the undeclared symbol 'pb_mux_highload_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8133: the undeclared symbol 'pb_mux_highload_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8142: the undeclared symbol 'pb_mux_highload_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8151: the undeclared symbol 'pb_mux_highload_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8160: the undeclared symbol 'pb_mux_highload_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8169: the undeclared symbol 'pb_mux_highload_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8178: the undeclared symbol 'pb_mux_highload_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8187: the undeclared symbol 'pb_mux_highload_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8195: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8196: the undeclared symbol 'pb_mux_highload_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8204: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8205: the undeclared symbol 'pb_mux_highload_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8213: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8214: the undeclared symbol 'pb_mux_highload_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8222: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8223: the undeclared symbol 'pb_mux_highload_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8231: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8232: the undeclared symbol 'pb_mux_highload_size2_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8240: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8241: the undeclared symbol 'pb_mux_highload_size2_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8249: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8250: the undeclared symbol 'pb_mux_highload_size2_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8258: the undeclared symbol 'mmffosc2cko_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8442: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8450: the undeclared symbol 'pb_mux_highload_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8451: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8459: the undeclared symbol 'pb_mux_highload_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8460: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8468: the undeclared symbol 'pb_mux_highload_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8469: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8477: the undeclared symbol 'pb_mux_highload_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8478: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8486: the undeclared symbol 'pb_mux_highload_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8487: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8495: the undeclared symbol 'pb_mux_highload_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8496: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8504: the undeclared symbol 'pb_mux_highload_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8505: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8514: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8523: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8532: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8541: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8550: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8559: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8568: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8577: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8649: the undeclared symbol 'pb_mux_highload_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8657: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8658: the undeclared symbol 'pb_mux_highload_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8666: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8667: the undeclared symbol 'pb_mux_highload_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8675: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8676: the undeclared symbol 'pb_mux_highload_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8684: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8685: the undeclared symbol 'pb_mux_highload_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8693: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8694: the undeclared symbol 'pb_mux_highload_size2_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8702: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8703: the undeclared symbol 'pb_mux_highload_size2_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8711: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8712: the undeclared symbol 'pb_mux_highload_size2_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8720: the undeclared symbol 'mmffosc2cko_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8841: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8849: the undeclared symbol 'pb_mux_highload_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8850: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8858: the undeclared symbol 'pb_mux_highload_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8859: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8867: the undeclared symbol 'pb_mux_highload_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8868: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8876: the undeclared symbol 'pb_mux_highload_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8877: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8885: the undeclared symbol 'pb_mux_highload_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8886: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8894: the undeclared symbol 'pb_mux_highload_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8895: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8903: the undeclared symbol 'pb_mux_highload_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8904: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8913: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8922: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8931: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8940: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8949: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8958: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8967: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:8976: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9048: the undeclared symbol 'pb_mux_highload_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9056: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9057: the undeclared symbol 'pb_mux_highload_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9065: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9066: the undeclared symbol 'pb_mux_highload_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9074: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9075: the undeclared symbol 'pb_mux_highload_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9083: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9084: the undeclared symbol 'pb_mux_highload_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9092: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9093: the undeclared symbol 'pb_mux_highload_size2_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9101: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9102: the undeclared symbol 'pb_mux_highload_size2_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9110: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9111: the undeclared symbol 'pb_mux_highload_size2_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9119: the undeclared symbol 'mmffosc2cko_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9240: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9248: the undeclared symbol 'pb_mux_highload_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9249: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9257: the undeclared symbol 'pb_mux_highload_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9258: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9266: the undeclared symbol 'pb_mux_highload_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9267: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9275: the undeclared symbol 'pb_mux_highload_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9276: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9284: the undeclared symbol 'pb_mux_highload_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9285: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9293: the undeclared symbol 'pb_mux_highload_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9294: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9302: the undeclared symbol 'pb_mux_highload_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9303: the undeclared symbol 'pinput_extmode_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9312: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9321: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9330: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9339: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9348: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9357: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9366: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9375: the undeclared symbol 'mmffisc2_wrapper_EFPGA_CCFF_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9447: the undeclared symbol 'pb_mux_highload_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9455: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9456: the undeclared symbol 'pb_mux_highload_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9464: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9465: the undeclared symbol 'pb_mux_highload_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9473: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9474: the undeclared symbol 'pb_mux_highload_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9482: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9483: the undeclared symbol 'pb_mux_highload_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9491: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9492: the undeclared symbol 'pb_mux_highload_size2_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9500: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9501: the undeclared symbol 'pb_mux_highload_size2_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9509: the undeclared symbol 'mmffosc2_wrapper_EFPGA_CCFF_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9510: the undeclared symbol 'pb_mux_highload_size2_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9518: the undeclared symbol 'mmffosc2cko_wrapper_EFPGA_CCFF_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9639: the undeclared symbol 'sb_mux_size6_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9647: the undeclared symbol 'sb_mux_size5_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9648: the undeclared symbol 'sb_mux_size6_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9656: the undeclared symbol 'sb_mux_size4_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9657: the undeclared symbol 'sb_mux_size6_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9666: the undeclared symbol 'sb_mux_size6_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9674: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9675: the undeclared symbol 'sb_mux_size6_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9683: the undeclared symbol 'sb_mux_size4_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9684: the undeclared symbol 'sb_mux_size6_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9693: the undeclared symbol 'sb_mux_size6_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9701: the undeclared symbol 'sb_mux_size5_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9702: the undeclared symbol 'sb_mux_size6_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9711: the undeclared symbol 'sb_mux_size5_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9719: the undeclared symbol 'sb_mux_size4_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9720: the undeclared symbol 'sb_mux_size5_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9729: the undeclared symbol 'sb_mux_size5_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9737: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9747: the undeclared symbol 'sb_mux_size5_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9756: the undeclared symbol 'sb_mux_size5_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9765: the undeclared symbol 'sb_mux_size5_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9774: the undeclared symbol 'sb_mux_size5_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9783: the undeclared symbol 'sb_mux_size5_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9792: the undeclared symbol 'sb_mux_size5_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9801: the undeclared symbol 'sb_mux_size5_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9810: the undeclared symbol 'sb_mux_size5_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9819: the undeclared symbol 'sb_mux_size5_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9828: the undeclared symbol 'sb_mux_size5_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9846: the undeclared symbol 'sb_mux_size5_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9864: the undeclared symbol 'sb_mux_size4_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9873: the undeclared symbol 'sb_mux_size4_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9882: the undeclared symbol 'sb_mux_size4_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9900: the undeclared symbol 'sb_mux_size4_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9909: the undeclared symbol 'sb_mux_size4_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9918: the undeclared symbol 'sb_mux_size4_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9927: the undeclared symbol 'sb_mux_size4_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9936: the undeclared symbol 'sb_mux_size4_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9954: the undeclared symbol 'sb_mux_size4_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9963: the undeclared symbol 'sb_mux_size4_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9972: the undeclared symbol 'sb_mux_size4_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9981: the undeclared symbol 'sb_mux_size4_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:9990: the undeclared symbol 'sb_mux_size4_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10008: the undeclared symbol 'sb_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10017: the undeclared symbol 'sb_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10026: the undeclared symbol 'sb_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10035: the undeclared symbol 'sb_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10044: the undeclared symbol 'sb_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10053: the undeclared symbol 'sb_mux_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10062: the undeclared symbol 'sb_mux_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10071: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10080: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10089: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10098: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10107: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10116: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10125: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10134: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10143: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10152: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10161: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10170: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10179: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10188: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10197: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10206: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10215: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10224: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10233: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10242: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10251: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10260: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10269: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10278: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10287: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10296: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10305: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10314: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10323: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10332: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10341: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10359: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10368: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10377: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10386: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10395: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10404: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10413: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10422: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10431: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10440: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10449: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10458: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10467: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10476: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10485: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10494: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10503: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10512: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10521: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10530: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10539: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10548: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10557: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10566: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10575: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10584: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10593: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10602: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10611: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10620: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10629: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10686: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10695: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10703: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10704: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10713: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10721: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10722: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10731: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10740: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10748: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10749: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10758: the undeclared symbol 'sb_mux_size11_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10766: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10767: the undeclared symbol 'sb_mux_size11_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10776: the undeclared symbol 'sb_mux_size11_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10784: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10785: the undeclared symbol 'sb_mux_size11_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10794: the undeclared symbol 'sb_mux_size11_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10803: the undeclared symbol 'sb_mux_size11_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10812: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10821: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10830: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10839: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10848: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10857: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10866: the undeclared symbol 'sb_mux_size9_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10875: the undeclared symbol 'sb_mux_size9_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10884: the undeclared symbol 'sb_mux_size9_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10893: the undeclared symbol 'sb_mux_size9_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10902: the undeclared symbol 'sb_mux_size9_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10911: the undeclared symbol 'sb_mux_size9_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10920: the undeclared symbol 'sb_mux_size9_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10929: the undeclared symbol 'sb_mux_size9_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10938: the undeclared symbol 'sb_mux_size9_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10947: the undeclared symbol 'sb_mux_size9_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10956: the undeclared symbol 'sb_mux_size9_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10965: the undeclared symbol 'sb_mux_size9_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10974: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:10992: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11001: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11010: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11028: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11037: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11046: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11055: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11064: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11073: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11082: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11091: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11100: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11109: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11118: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11127: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11136: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11145: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11154: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11163: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11172: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11181: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11190: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11199: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11208: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11217: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11226: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11235: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11244: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11253: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11262: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11271: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11280: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11289: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11298: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11307: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11316: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11325: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11334: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11343: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11352: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11361: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11370: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11379: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11388: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11397: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11406: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11415: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11424: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11433: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11442: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11451: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11460: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11469: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11478: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11487: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11496: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11505: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11514: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11523: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11532: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11541: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11550: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11559: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11568: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11577: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11586: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11595: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11604: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11613: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11622: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11631: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11640: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11649: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11658: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11667: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11676: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11685: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11694: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11712: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11730: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11748: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11805: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11814: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11822: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11823: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11832: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11840: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11841: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11850: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11859: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11867: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11868: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11877: the undeclared symbol 'sb_mux_size11_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11885: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11886: the undeclared symbol 'sb_mux_size11_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11895: the undeclared symbol 'sb_mux_size11_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11903: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11904: the undeclared symbol 'sb_mux_size11_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11913: the undeclared symbol 'sb_mux_size11_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11922: the undeclared symbol 'sb_mux_size11_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11931: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11940: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11949: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11958: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11967: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11976: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11985: the undeclared symbol 'sb_mux_size9_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:11994: the undeclared symbol 'sb_mux_size9_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12003: the undeclared symbol 'sb_mux_size9_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12012: the undeclared symbol 'sb_mux_size9_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12021: the undeclared symbol 'sb_mux_size9_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12030: the undeclared symbol 'sb_mux_size9_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12039: the undeclared symbol 'sb_mux_size9_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12048: the undeclared symbol 'sb_mux_size9_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12057: the undeclared symbol 'sb_mux_size9_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12066: the undeclared symbol 'sb_mux_size9_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12075: the undeclared symbol 'sb_mux_size9_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12084: the undeclared symbol 'sb_mux_size9_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12093: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12111: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12120: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12129: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12147: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12156: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12165: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12174: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12183: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12192: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12201: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12210: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12219: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12228: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12237: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12246: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12255: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12264: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12273: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12282: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12291: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12300: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12309: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12318: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12327: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12336: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12345: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12354: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12363: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12372: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12381: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12390: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12399: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12408: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12417: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12426: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12435: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12444: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12452: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12453: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12462: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12471: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12480: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12489: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12498: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12507: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12516: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12525: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12534: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12543: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12552: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12561: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12570: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12579: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12588: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12597: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12606: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12615: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12624: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12633: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12642: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12651: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12660: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12669: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12678: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12687: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12696: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12705: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12714: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12723: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12741: the undeclared symbol 'clk_mux_size3_mem_64_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12750: the undeclared symbol 'clk_mux_size3_mem_65_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12759: the undeclared symbol 'clk_mux_size3_mem_66_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12768: the undeclared symbol 'clk_mux_size3_mem_67_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12777: the undeclared symbol 'clk_mux_size3_mem_68_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12786: the undeclared symbol 'clk_mux_size3_mem_69_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12795: the undeclared symbol 'clk_mux_size3_mem_70_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12804: the undeclared symbol 'clk_mux_size3_mem_71_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12813: the undeclared symbol 'clk_mux_size3_mem_72_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12822: the undeclared symbol 'clk_mux_size3_mem_73_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12831: the undeclared symbol 'clk_mux_size3_mem_74_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12840: the undeclared symbol 'clk_mux_size3_mem_75_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12849: the undeclared symbol 'clk_mux_size3_mem_76_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12858: the undeclared symbol 'clk_mux_size3_mem_77_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12867: the undeclared symbol 'clk_mux_size3_mem_78_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12876: the undeclared symbol 'clk_mux_size3_mem_79_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12885: the undeclared symbol 'clk_mux_size3_mem_80_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12894: the undeclared symbol 'clk_mux_size3_mem_81_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12903: the undeclared symbol 'clk_mux_size3_mem_82_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12912: the undeclared symbol 'clk_mux_size3_mem_83_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12921: the undeclared symbol 'clk_mux_size3_mem_84_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12930: the undeclared symbol 'clk_mux_size3_mem_85_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12939: the undeclared symbol 'clk_mux_size3_mem_86_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12948: the undeclared symbol 'clk_mux_size3_mem_87_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12957: the undeclared symbol 'clk_mux_size3_mem_88_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12966: the undeclared symbol 'clk_mux_size3_mem_89_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12975: the undeclared symbol 'clk_mux_size3_mem_90_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12984: the undeclared symbol 'clk_mux_size3_mem_91_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:12993: the undeclared symbol 'clk_mux_size3_mem_92_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13002: the undeclared symbol 'clk_mux_size3_mem_93_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13011: the undeclared symbol 'clk_mux_size3_mem_94_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13020: the undeclared symbol 'clk_mux_size3_mem_95_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13029: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13038: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13047: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13056: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13065: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13074: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13083: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13092: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13101: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13119: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13137: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13155: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13212: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13221: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13229: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13230: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13239: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13247: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13248: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13257: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13266: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13274: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13275: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13284: the undeclared symbol 'sb_mux_size11_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13292: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13293: the undeclared symbol 'sb_mux_size11_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13302: the undeclared symbol 'sb_mux_size11_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13310: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13311: the undeclared symbol 'sb_mux_size11_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13320: the undeclared symbol 'sb_mux_size11_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13329: the undeclared symbol 'sb_mux_size11_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13338: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13347: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13356: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13365: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13374: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13383: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13392: the undeclared symbol 'sb_mux_size9_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13401: the undeclared symbol 'sb_mux_size9_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13410: the undeclared symbol 'sb_mux_size9_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13419: the undeclared symbol 'sb_mux_size9_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13428: the undeclared symbol 'sb_mux_size9_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13437: the undeclared symbol 'sb_mux_size9_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13446: the undeclared symbol 'sb_mux_size9_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13455: the undeclared symbol 'sb_mux_size9_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13464: the undeclared symbol 'sb_mux_size9_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13473: the undeclared symbol 'sb_mux_size9_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13482: the undeclared symbol 'sb_mux_size9_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13491: the undeclared symbol 'sb_mux_size9_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13500: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13518: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13527: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13536: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13554: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13563: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13572: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13581: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13590: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13599: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13608: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13617: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13626: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13635: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13644: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13653: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13662: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13671: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13680: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13689: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13698: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13707: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13716: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13725: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13734: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13743: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13752: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13761: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13770: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13779: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13788: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13797: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13806: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13815: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13824: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13833: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13842: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13851: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13860: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13869: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13878: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13887: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13896: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13905: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13914: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13923: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13932: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13941: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13950: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13959: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13968: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13977: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13986: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:13995: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14004: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14013: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14022: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14031: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14040: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14049: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14058: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14067: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14076: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14085: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14094: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14103: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14112: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14121: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14130: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14139: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14148: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14157: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14166: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14175: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14184: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14193: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14202: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14211: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14220: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14238: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14256: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14274: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14331: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14340: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14349: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14358: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14367: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14376: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14385: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14394: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14403: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14412: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14421: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14430: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14439: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14448: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14457: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14466: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14475: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14484: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14493: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14502: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14511: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14520: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14529: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14538: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14547: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14556: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14565: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14574: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14583: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14592: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14601: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14610: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14618: the undeclared symbol 'sb_mux_size2_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14619: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14628: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14637: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14646: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14655: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14664: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14673: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14682: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14691: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14700: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14709: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14718: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14727: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14736: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14745: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14754: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14763: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14772: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14781: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14790: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14799: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14808: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14817: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14826: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14835: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14844: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14853: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14862: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14871: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14880: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14889: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14907: the undeclared symbol 'sb_mux_size6_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14916: the undeclared symbol 'sb_mux_size6_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14924: the undeclared symbol 'sb_mux_size5_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14925: the undeclared symbol 'sb_mux_size6_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14934: the undeclared symbol 'sb_mux_size6_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14943: the undeclared symbol 'sb_mux_size5_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14952: the undeclared symbol 'sb_mux_size5_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14961: the undeclared symbol 'sb_mux_size5_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14979: the undeclared symbol 'sb_mux_size5_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14988: the undeclared symbol 'sb_mux_size5_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:14997: the undeclared symbol 'sb_mux_size5_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15006: the undeclared symbol 'sb_mux_size5_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15015: the undeclared symbol 'sb_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15024: the undeclared symbol 'sb_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15033: the undeclared symbol 'sb_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15042: the undeclared symbol 'sb_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15051: the undeclared symbol 'sb_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15060: the undeclared symbol 'sb_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15068: the undeclared symbol 'sb_mux_size2_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15069: the undeclared symbol 'sb_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15078: the undeclared symbol 'sb_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15086: the undeclared symbol 'sb_mux_size2_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15087: the undeclared symbol 'sb_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15096: the undeclared symbol 'sb_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15105: the undeclared symbol 'sb_mux_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15114: the undeclared symbol 'sb_mux_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15123: the undeclared symbol 'sb_mux_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15132: the undeclared symbol 'sb_mux_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15141: the undeclared symbol 'sb_mux_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15150: the undeclared symbol 'sb_mux_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15159: the undeclared symbol 'sb_mux_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15168: the undeclared symbol 'sb_mux_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15177: the undeclared symbol 'sb_mux_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15186: the undeclared symbol 'sb_mux_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15195: the undeclared symbol 'sb_mux_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15204: the undeclared symbol 'sb_mux_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15213: the undeclared symbol 'sb_mux_size2_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15231: the undeclared symbol 'sb_mux_size2_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15240: the undeclared symbol 'sb_mux_size2_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15249: the undeclared symbol 'sb_mux_size2_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15267: the undeclared symbol 'sb_mux_size2_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15276: the undeclared symbol 'sb_mux_size2_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15285: the undeclared symbol 'sb_mux_size2_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15294: the undeclared symbol 'sb_mux_size2_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15303: the undeclared symbol 'sb_mux_size2_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15312: the undeclared symbol 'sb_mux_size2_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15321: the undeclared symbol 'sb_mux_size2_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15330: the undeclared symbol 'sb_mux_size2_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15339: the undeclared symbol 'sb_mux_size2_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15348: the undeclared symbol 'sb_mux_size2_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15357: the undeclared symbol 'sb_mux_size2_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15414: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15423: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15432: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15440: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15441: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15450: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15459: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15467: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15468: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15477: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15486: the undeclared symbol 'sb_mux_size10_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15494: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15495: the undeclared symbol 'sb_mux_size10_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15504: the undeclared symbol 'sb_mux_size10_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15513: the undeclared symbol 'sb_mux_size10_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15522: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15530: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15531: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15540: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15548: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15549: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15558: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15567: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15576: the undeclared symbol 'sb_mux_size9_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15585: the undeclared symbol 'sb_mux_size9_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15593: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15594: the undeclared symbol 'sb_mux_size9_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15603: the undeclared symbol 'sb_mux_size9_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15611: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15612: the undeclared symbol 'sb_mux_size9_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15621: the undeclared symbol 'sb_mux_size9_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15630: the undeclared symbol 'sb_mux_size9_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15639: the undeclared symbol 'sb_mux_size9_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15648: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15666: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15675: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15684: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15702: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15720: the undeclared symbol 'sb_mux_size7_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15729: the undeclared symbol 'sb_mux_size7_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15738: the undeclared symbol 'sb_mux_size7_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15756: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15765: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15774: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15783: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15792: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15801: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15810: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15819: the undeclared symbol 'sb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15828: the undeclared symbol 'sb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15837: the undeclared symbol 'sb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15846: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15855: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15864: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15873: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15882: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15891: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15900: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15909: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15918: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15927: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15936: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15945: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15954: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15963: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15972: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15981: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15990: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:15999: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16008: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16017: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16026: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16035: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16044: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16053: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16062: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16071: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16080: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16089: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16098: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16107: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16116: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16125: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16134: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16143: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16152: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16161: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16170: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16179: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16188: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16197: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16206: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16215: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16224: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16233: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16242: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16251: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16260: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16269: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16278: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16287: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16296: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16305: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16314: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16323: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16332: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16341: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16350: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16359: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16368: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16377: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16386: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16395: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16404: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16413: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16422: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16440: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16458: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16476: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16533: the undeclared symbol 'sb_mux_size13_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16542: the undeclared symbol 'sb_mux_size13_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16551: the undeclared symbol 'sb_mux_size13_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16559: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16560: the undeclared symbol 'sb_mux_size13_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16569: the undeclared symbol 'sb_mux_size13_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16578: the undeclared symbol 'sb_mux_size13_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16587: the undeclared symbol 'sb_mux_size13_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16595: the undeclared symbol 'sb_mux_size17_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16596: the undeclared symbol 'sb_mux_size13_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16605: the undeclared symbol 'sb_mux_size13_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16614: the undeclared symbol 'sb_mux_size13_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16622: the undeclared symbol 'sb_mux_size11_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16623: the undeclared symbol 'sb_mux_size13_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16632: the undeclared symbol 'sb_mux_size13_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16641: the undeclared symbol 'sb_mux_size13_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16649: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16650: the undeclared symbol 'sb_mux_size13_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16659: the undeclared symbol 'sb_mux_size13_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16668: the undeclared symbol 'sb_mux_size13_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16677: the undeclared symbol 'sb_mux_size13_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16685: the undeclared symbol 'sb_mux_size17_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16686: the undeclared symbol 'sb_mux_size13_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16695: the undeclared symbol 'sb_mux_size13_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16704: the undeclared symbol 'sb_mux_size13_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16713: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16721: the undeclared symbol 'sb_mux_size15_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16722: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16731: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16740: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16749: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16758: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16767: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16776: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16785: the undeclared symbol 'sb_mux_size11_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16803: the undeclared symbol 'sb_mux_size11_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16811: the undeclared symbol 'sb_mux_size15_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16812: the undeclared symbol 'sb_mux_size11_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16821: the undeclared symbol 'sb_mux_size11_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16830: the undeclared symbol 'sb_mux_size11_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16839: the undeclared symbol 'sb_mux_size11_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16848: the undeclared symbol 'sb_mux_size11_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16857: the undeclared symbol 'sb_mux_size11_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16866: the undeclared symbol 'sb_mux_size11_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16875: the undeclared symbol 'sb_mux_size11_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16893: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16902: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16911: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16920: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16929: the undeclared symbol 'sb_mux_size15_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16938: the undeclared symbol 'sb_mux_size15_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16956: the undeclared symbol 'sb_mux_size15_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16965: the undeclared symbol 'sb_mux_size15_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16983: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:16992: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17001: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17010: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17019: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17028: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17037: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17046: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17055: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17064: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17073: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17082: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17091: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17100: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17109: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17118: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17127: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17136: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17145: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17154: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17163: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17172: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17181: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17190: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17199: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17208: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17217: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17226: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17235: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17244: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17253: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17271: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17280: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17289: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17298: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17307: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17316: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17325: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17334: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17343: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17352: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17361: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17370: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17379: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17388: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17397: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17406: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17415: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17424: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17433: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17442: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17451: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17460: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17469: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17478: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17487: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17496: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17505: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17514: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17523: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17532: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17541: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17559: the undeclared symbol 'sb_mux_size17_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17568: the undeclared symbol 'sb_mux_size17_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17586: the undeclared symbol 'sb_mux_size17_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17595: the undeclared symbol 'sb_mux_size17_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17652: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17661: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17670: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17678: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17679: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17688: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17697: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17705: the undeclared symbol 'sb_mux_size15_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17706: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17715: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17724: the undeclared symbol 'sb_mux_size10_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17732: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17733: the undeclared symbol 'sb_mux_size10_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17742: the undeclared symbol 'sb_mux_size10_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17751: the undeclared symbol 'sb_mux_size10_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17760: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17769: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17778: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17796: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17814: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17823: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17832: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17841: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17850: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17859: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17868: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17877: the undeclared symbol 'sb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17886: the undeclared symbol 'sb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17895: the undeclared symbol 'sb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17904: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17913: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17922: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17931: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17940: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17949: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17958: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17967: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17976: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17985: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:17994: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18003: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18012: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18021: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18030: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18039: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18048: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18057: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18066: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18075: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18084: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18093: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18102: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18111: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18120: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18129: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18138: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18147: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18156: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18165: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18174: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18183: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18192: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18201: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18210: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18219: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18228: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18237: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18246: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18255: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18264: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18273: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18282: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18291: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18300: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18309: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18318: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18327: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18336: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18345: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18354: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18363: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18372: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18381: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18390: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18399: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18408: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18417: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18426: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18435: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18444: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18453: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18462: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18471: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18480: the undeclared symbol 'sb_mux_size17_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18489: the undeclared symbol 'sb_mux_size17_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18497: the undeclared symbol 'sb_mux_size21_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18498: the undeclared symbol 'sb_mux_size17_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18507: the undeclared symbol 'sb_mux_size17_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18516: the undeclared symbol 'sb_mux_size17_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18524: the undeclared symbol 'sb_mux_size21_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18525: the undeclared symbol 'sb_mux_size17_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18534: the undeclared symbol 'sb_mux_size15_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18543: the undeclared symbol 'sb_mux_size15_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18552: the undeclared symbol 'sb_mux_size15_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18561: the undeclared symbol 'sb_mux_size15_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18570: the undeclared symbol 'sb_mux_size15_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18588: the undeclared symbol 'sb_mux_size15_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18597: the undeclared symbol 'sb_mux_size15_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18606: the undeclared symbol 'sb_mux_size15_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18615: the undeclared symbol 'sb_mux_size15_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18624: the undeclared symbol 'sb_mux_size15_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18642: the undeclared symbol 'sb_mux_size13_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18651: the undeclared symbol 'sb_mux_size13_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18660: the undeclared symbol 'sb_mux_size13_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18669: the undeclared symbol 'sb_mux_size13_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18678: the undeclared symbol 'sb_mux_size23_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18687: the undeclared symbol 'sb_mux_size23_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18696: the undeclared symbol 'sb_mux_size23_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18705: the undeclared symbol 'sb_mux_size23_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18771: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18780: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18789: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18798: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18806: the undeclared symbol 'sb_mux_size6_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18807: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18816: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18825: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18834: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18843: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18851: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18852: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18861: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18869: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18870: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18879: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18888: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18896: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18897: the undeclared symbol 'sb_mux_size9_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18906: the undeclared symbol 'sb_mux_size9_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18914: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18915: the undeclared symbol 'sb_mux_size9_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18924: the undeclared symbol 'sb_mux_size9_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18933: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18942: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18951: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18959: the undeclared symbol 'sb_mux_size6_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18960: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18969: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18978: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18987: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:18996: the undeclared symbol 'sb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19004: the undeclared symbol 'sb_mux_size6_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19005: the undeclared symbol 'sb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19014: the undeclared symbol 'sb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19023: the undeclared symbol 'sb_mux_size13_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19032: the undeclared symbol 'sb_mux_size13_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19041: the undeclared symbol 'sb_mux_size13_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19050: the undeclared symbol 'sb_mux_size13_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19059: the undeclared symbol 'sb_mux_size12_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19068: the undeclared symbol 'sb_mux_size12_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19077: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19086: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19104: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19113: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19131: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19140: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19149: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19158: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19167: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19176: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19185: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19194: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19203: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19212: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19221: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19230: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19239: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19248: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19257: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19266: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19275: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19284: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19293: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19302: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19311: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19320: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19329: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19338: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19347: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19356: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19365: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19374: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19383: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19392: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19401: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19419: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19428: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19437: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19446: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19455: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19464: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19473: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19482: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19491: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19500: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19509: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19518: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19527: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19536: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19545: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19554: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19563: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19572: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19581: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19590: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19599: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19608: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19617: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19626: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19635: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19644: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19653: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19662: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19671: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19680: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19689: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19707: the undeclared symbol 'sb_mux_size6_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19724: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19725: the undeclared symbol 'sb_mux_size6_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19743: the undeclared symbol 'sb_mux_size6_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19760: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19761: the undeclared symbol 'sb_mux_size6_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19779: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19788: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19797: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19815: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19824: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19833: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19890: the undeclared symbol 'sb_mux_size15_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19899: the undeclared symbol 'sb_mux_size15_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19908: the undeclared symbol 'sb_mux_size15_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19917: the undeclared symbol 'sb_mux_size15_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19925: the undeclared symbol 'sb_mux_size19_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19926: the undeclared symbol 'sb_mux_size15_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19935: the undeclared symbol 'sb_mux_size15_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19944: the undeclared symbol 'sb_mux_size15_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19952: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19953: the undeclared symbol 'sb_mux_size15_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19962: the undeclared symbol 'sb_mux_size15_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19971: the undeclared symbol 'sb_mux_size15_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19980: the undeclared symbol 'sb_mux_size15_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19988: the undeclared symbol 'sb_mux_size19_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19989: the undeclared symbol 'sb_mux_size15_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:19998: the undeclared symbol 'sb_mux_size15_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20007: the undeclared symbol 'sb_mux_size15_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20016: the undeclared symbol 'sb_mux_size13_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20025: the undeclared symbol 'sb_mux_size13_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20034: the undeclared symbol 'sb_mux_size13_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20043: the undeclared symbol 'sb_mux_size13_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20052: the undeclared symbol 'sb_mux_size13_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20061: the undeclared symbol 'sb_mux_size13_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20070: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20078: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20079: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20088: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20097: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20106: the undeclared symbol 'sb_mux_size11_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20114: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20115: the undeclared symbol 'sb_mux_size11_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20124: the undeclared symbol 'sb_mux_size11_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20133: the undeclared symbol 'sb_mux_size11_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20142: the undeclared symbol 'sb_mux_size21_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20151: the undeclared symbol 'sb_mux_size21_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20160: the undeclared symbol 'sb_mux_size21_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20169: the undeclared symbol 'sb_mux_size21_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20196: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20205: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20214: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20223: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20232: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20241: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20250: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20259: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20268: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20277: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20286: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20295: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20304: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20313: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20322: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20331: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20340: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20349: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20358: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20367: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20376: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20385: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20394: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20403: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20412: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20421: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20430: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20439: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20448: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20457: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20466: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20475: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20484: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20493: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20502: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20511: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20520: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20529: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20538: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20547: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20556: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20565: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20574: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20583: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20592: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20601: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20610: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20619: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20628: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20637: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20646: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20655: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20664: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20673: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20682: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20691: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20700: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20709: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20718: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20727: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20736: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20745: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20754: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20763: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20772: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20781: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20790: the undeclared symbol 'sb_mux_size10_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20799: the undeclared symbol 'sb_mux_size10_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20808: the undeclared symbol 'sb_mux_size10_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20817: the undeclared symbol 'sb_mux_size10_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20826: the undeclared symbol 'sb_mux_size10_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20835: the undeclared symbol 'sb_mux_size10_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20844: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20861: the undeclared symbol 'sb_mux_size9_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20862: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20880: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20897: the undeclared symbol 'sb_mux_size9_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20898: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20916: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20925: the undeclared symbol 'sb_mux_size9_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20943: the undeclared symbol 'sb_mux_size9_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:20952: the undeclared symbol 'sb_mux_size9_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21009: the undeclared symbol 'sb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21017: the undeclared symbol 'sb_mux_size10_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21018: the undeclared symbol 'sb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21027: the undeclared symbol 'sb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21035: the undeclared symbol 'sb_mux_size9_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21036: the undeclared symbol 'sb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21045: the undeclared symbol 'sb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21053: the undeclared symbol 'clk_mux_size3_mem_31_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21054: the undeclared symbol 'sb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21063: the undeclared symbol 'sb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21072: the undeclared symbol 'sb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21080: the undeclared symbol 'sb_mux_size10_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21081: the undeclared symbol 'sb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21090: the undeclared symbol 'sb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21099: the undeclared symbol 'sb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21107: the undeclared symbol 'sb_mux_size7_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21108: the undeclared symbol 'sb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21116: the undeclared symbol 'clk_mux_size3_mem_63_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21117: the undeclared symbol 'sb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21126: the undeclared symbol 'sb_mux_size8_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21134: the undeclared symbol 'sb_mux_size7_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21135: the undeclared symbol 'sb_mux_size8_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21144: the undeclared symbol 'sb_mux_size8_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21153: the undeclared symbol 'sb_mux_size7_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21162: the undeclared symbol 'sb_mux_size7_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21171: the undeclared symbol 'sb_mux_size7_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21180: the undeclared symbol 'sb_mux_size7_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21189: the undeclared symbol 'sb_mux_size7_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21198: the undeclared symbol 'sb_mux_size7_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21216: the undeclared symbol 'sb_mux_size7_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21225: the undeclared symbol 'sb_mux_size7_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21234: the undeclared symbol 'sb_mux_size7_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21252: the undeclared symbol 'sb_mux_size7_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21261: the undeclared symbol 'sb_mux_size7_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21270: the undeclared symbol 'sb_mux_size7_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21279: the undeclared symbol 'sb_mux_size7_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21288: the undeclared symbol 'sb_mux_size6_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21297: the undeclared symbol 'sb_mux_size6_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21306: the undeclared symbol 'sb_mux_size11_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21315: the undeclared symbol 'sb_mux_size11_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21324: the undeclared symbol 'sb_mux_size11_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21333: the undeclared symbol 'sb_mux_size11_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21369: the undeclared symbol 'clk_mux_size3_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21378: the undeclared symbol 'clk_mux_size3_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21387: the undeclared symbol 'clk_mux_size3_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21396: the undeclared symbol 'clk_mux_size3_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21405: the undeclared symbol 'clk_mux_size3_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21414: the undeclared symbol 'clk_mux_size3_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21423: the undeclared symbol 'clk_mux_size3_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21432: the undeclared symbol 'clk_mux_size3_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21441: the undeclared symbol 'clk_mux_size3_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21450: the undeclared symbol 'clk_mux_size3_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21459: the undeclared symbol 'clk_mux_size3_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21468: the undeclared symbol 'clk_mux_size3_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21477: the undeclared symbol 'clk_mux_size3_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21486: the undeclared symbol 'clk_mux_size3_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21495: the undeclared symbol 'clk_mux_size3_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21504: the undeclared symbol 'clk_mux_size3_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21513: the undeclared symbol 'clk_mux_size3_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21522: the undeclared symbol 'clk_mux_size3_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21531: the undeclared symbol 'clk_mux_size3_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21540: the undeclared symbol 'clk_mux_size3_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21549: the undeclared symbol 'clk_mux_size3_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21558: the undeclared symbol 'clk_mux_size3_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21567: the undeclared symbol 'clk_mux_size3_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21576: the undeclared symbol 'clk_mux_size3_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21585: the undeclared symbol 'clk_mux_size3_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21594: the undeclared symbol 'clk_mux_size3_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21603: the undeclared symbol 'clk_mux_size3_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21612: the undeclared symbol 'clk_mux_size3_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21621: the undeclared symbol 'clk_mux_size3_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21630: the undeclared symbol 'clk_mux_size3_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21639: the undeclared symbol 'clk_mux_size3_mem_30_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21657: the undeclared symbol 'clk_mux_size3_mem_32_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21666: the undeclared symbol 'clk_mux_size3_mem_33_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21675: the undeclared symbol 'clk_mux_size3_mem_34_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21684: the undeclared symbol 'clk_mux_size3_mem_35_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21693: the undeclared symbol 'clk_mux_size3_mem_36_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21702: the undeclared symbol 'clk_mux_size3_mem_37_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21711: the undeclared symbol 'clk_mux_size3_mem_38_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21720: the undeclared symbol 'clk_mux_size3_mem_39_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21729: the undeclared symbol 'clk_mux_size3_mem_40_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21738: the undeclared symbol 'clk_mux_size3_mem_41_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21747: the undeclared symbol 'clk_mux_size3_mem_42_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21756: the undeclared symbol 'clk_mux_size3_mem_43_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21765: the undeclared symbol 'clk_mux_size3_mem_44_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21774: the undeclared symbol 'clk_mux_size3_mem_45_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21783: the undeclared symbol 'clk_mux_size3_mem_46_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21792: the undeclared symbol 'clk_mux_size3_mem_47_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21801: the undeclared symbol 'clk_mux_size3_mem_48_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21810: the undeclared symbol 'clk_mux_size3_mem_49_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21819: the undeclared symbol 'clk_mux_size3_mem_50_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21828: the undeclared symbol 'clk_mux_size3_mem_51_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21837: the undeclared symbol 'clk_mux_size3_mem_52_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21846: the undeclared symbol 'clk_mux_size3_mem_53_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21855: the undeclared symbol 'clk_mux_size3_mem_54_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21864: the undeclared symbol 'clk_mux_size3_mem_55_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21873: the undeclared symbol 'clk_mux_size3_mem_56_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21882: the undeclared symbol 'clk_mux_size3_mem_57_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21891: the undeclared symbol 'clk_mux_size3_mem_58_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21900: the undeclared symbol 'clk_mux_size3_mem_59_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21909: the undeclared symbol 'clk_mux_size3_mem_60_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21918: the undeclared symbol 'clk_mux_size3_mem_61_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21927: the undeclared symbol 'clk_mux_size3_mem_62_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21945: the undeclared symbol 'sb_mux_size5_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21954: the undeclared symbol 'sb_mux_size5_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21963: the undeclared symbol 'sb_mux_size5_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21972: the undeclared symbol 'sb_mux_size4_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21981: the undeclared symbol 'sb_mux_size4_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21990: the undeclared symbol 'sb_mux_size4_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:21999: the undeclared symbol 'sb_mux_size2_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22008: the undeclared symbol 'sb_mux_size2_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22017: the undeclared symbol 'sb_mux_size2_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22026: the undeclared symbol 'sb_mux_size2_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22035: the undeclared symbol 'sb_mux_size2_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22044: the undeclared symbol 'sb_mux_size2_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22053: the undeclared symbol 'sb_mux_size2_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22062: the undeclared symbol 'sb_mux_size2_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22071: the undeclared symbol 'sb_mux_size2_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22080: the undeclared symbol 'sb_mux_size2_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22089: the undeclared symbol 'sb_mux_size2_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22098: the undeclared symbol 'sb_mux_size2_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22155: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22164: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22173: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22182: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22191: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22200: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22209: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22266: the undeclared symbol 'cb_mux_size26_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22275: the undeclared symbol 'cb_mux_size26_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22284: the undeclared symbol 'cb_mux_size26_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22293: the undeclared symbol 'cb_mux_size26_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22302: the undeclared symbol 'cb_mux_size26_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22311: the undeclared symbol 'cb_mux_size26_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22320: the undeclared symbol 'cb_mux_size26_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22329: the undeclared symbol 'cb_mux_size26_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22338: the undeclared symbol 'cb_mux_size26_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22347: the undeclared symbol 'cb_mux_size26_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22356: the undeclared symbol 'cb_mux_size26_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22365: the undeclared symbol 'cb_mux_size26_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22374: the undeclared symbol 'cb_mux_size26_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22383: the undeclared symbol 'cb_mux_size26_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22392: the undeclared symbol 'cb_mux_size26_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22401: the undeclared symbol 'cb_mux_size26_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22410: the undeclared symbol 'cb_mux_size26_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22419: the undeclared symbol 'cb_mux_size26_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22428: the undeclared symbol 'cb_mux_size26_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22437: the undeclared symbol 'cb_mux_size26_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22446: the undeclared symbol 'cb_mux_size26_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22455: the undeclared symbol 'cb_mux_size26_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22464: the undeclared symbol 'cb_mux_size26_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22473: the undeclared symbol 'cb_mux_size26_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22482: the undeclared symbol 'cb_mux_size26_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22491: the undeclared symbol 'cb_mux_size26_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22500: the undeclared symbol 'cb_mux_size26_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22509: the undeclared symbol 'cb_mux_size26_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22518: the undeclared symbol 'cb_mux_size26_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22527: the undeclared symbol 'cb_mux_size26_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22536: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22545: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22554: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22563: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22572: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22629: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22638: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22647: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22656: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22665: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22674: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22683: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22692: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22700: the undeclared symbol 'cb_mux_size26_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22701: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22710: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22719: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22728: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22737: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22755: the undeclared symbol 'cb_mux_size26_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22764: the undeclared symbol 'cb_mux_size26_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22773: the undeclared symbol 'cb_mux_size26_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22782: the undeclared symbol 'cb_mux_size26_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22791: the undeclared symbol 'cb_mux_size26_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22800: the undeclared symbol 'cb_mux_size26_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22809: the undeclared symbol 'cb_mux_size26_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22818: the undeclared symbol 'cb_mux_size26_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22827: the undeclared symbol 'cb_mux_size26_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22836: the undeclared symbol 'cb_mux_size26_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22845: the undeclared symbol 'cb_mux_size26_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22854: the undeclared symbol 'cb_mux_size26_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22863: the undeclared symbol 'cb_mux_size26_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22872: the undeclared symbol 'cb_mux_size26_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22881: the undeclared symbol 'cb_mux_size26_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22890: the undeclared symbol 'cb_mux_size26_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22899: the undeclared symbol 'cb_mux_size26_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22908: the undeclared symbol 'cb_mux_size26_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22917: the undeclared symbol 'cb_mux_size26_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22926: the undeclared symbol 'cb_mux_size26_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22935: the undeclared symbol 'cb_mux_size26_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22944: the undeclared symbol 'cb_mux_size26_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22953: the undeclared symbol 'cb_mux_size26_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22962: the undeclared symbol 'cb_mux_size26_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22971: the undeclared symbol 'cb_mux_size26_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22980: the undeclared symbol 'cb_mux_size26_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22989: the undeclared symbol 'cb_mux_size26_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:22998: the undeclared symbol 'cb_mux_size26_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23007: the undeclared symbol 'cb_mux_size26_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23064: the undeclared symbol 'cb_mux_size26_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23073: the undeclared symbol 'cb_mux_size26_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23082: the undeclared symbol 'cb_mux_size26_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23091: the undeclared symbol 'cb_mux_size26_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23100: the undeclared symbol 'cb_mux_size26_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23109: the undeclared symbol 'cb_mux_size26_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23118: the undeclared symbol 'cb_mux_size26_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23127: the undeclared symbol 'cb_mux_size26_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23136: the undeclared symbol 'cb_mux_size26_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23145: the undeclared symbol 'cb_mux_size26_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23154: the undeclared symbol 'cb_mux_size26_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23163: the undeclared symbol 'cb_mux_size26_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23172: the undeclared symbol 'cb_mux_size26_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23181: the undeclared symbol 'cb_mux_size26_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23190: the undeclared symbol 'cb_mux_size26_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23199: the undeclared symbol 'cb_mux_size26_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23208: the undeclared symbol 'cb_mux_size26_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23217: the undeclared symbol 'cb_mux_size26_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23226: the undeclared symbol 'cb_mux_size26_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23235: the undeclared symbol 'cb_mux_size26_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23244: the undeclared symbol 'cb_mux_size26_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23253: the undeclared symbol 'cb_mux_size26_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23262: the undeclared symbol 'cb_mux_size26_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23271: the undeclared symbol 'cb_mux_size26_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23280: the undeclared symbol 'cb_mux_size26_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23289: the undeclared symbol 'cb_mux_size26_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23298: the undeclared symbol 'cb_mux_size26_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23307: the undeclared symbol 'cb_mux_size26_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23316: the undeclared symbol 'cb_mux_size26_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23325: the undeclared symbol 'cb_mux_size26_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23334: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23343: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23352: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23361: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23370: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23427: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23436: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23445: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23454: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23463: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23472: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23481: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23490: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23498: the undeclared symbol 'cb_mux_size26_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23499: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23508: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23517: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23526: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23535: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23553: the undeclared symbol 'cb_mux_size26_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23562: the undeclared symbol 'cb_mux_size26_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23571: the undeclared symbol 'cb_mux_size26_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23580: the undeclared symbol 'cb_mux_size26_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23589: the undeclared symbol 'cb_mux_size26_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23598: the undeclared symbol 'cb_mux_size26_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23607: the undeclared symbol 'cb_mux_size26_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23616: the undeclared symbol 'cb_mux_size26_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23625: the undeclared symbol 'cb_mux_size26_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23634: the undeclared symbol 'cb_mux_size26_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23643: the undeclared symbol 'cb_mux_size26_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23652: the undeclared symbol 'cb_mux_size26_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23661: the undeclared symbol 'cb_mux_size26_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23670: the undeclared symbol 'cb_mux_size26_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23679: the undeclared symbol 'cb_mux_size26_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23688: the undeclared symbol 'cb_mux_size26_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23697: the undeclared symbol 'cb_mux_size26_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23706: the undeclared symbol 'cb_mux_size26_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23715: the undeclared symbol 'cb_mux_size26_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23724: the undeclared symbol 'cb_mux_size26_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23733: the undeclared symbol 'cb_mux_size26_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23742: the undeclared symbol 'cb_mux_size26_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23751: the undeclared symbol 'cb_mux_size26_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23760: the undeclared symbol 'cb_mux_size26_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23769: the undeclared symbol 'cb_mux_size26_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23778: the undeclared symbol 'cb_mux_size26_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23787: the undeclared symbol 'cb_mux_size26_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23796: the undeclared symbol 'cb_mux_size26_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23805: the undeclared symbol 'cb_mux_size26_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23862: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23870: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23871: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23879: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23880: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23888: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23889: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23897: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23898: the undeclared symbol 'cb_mux_size48_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23906: the undeclared symbol 'cb_mux_size16_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23907: the undeclared symbol 'cb_mux_size48_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23915: the undeclared symbol 'cb_mux_size16_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23916: the undeclared symbol 'cb_mux_size48_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23924: the undeclared symbol 'cb_mux_size16_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23925: the undeclared symbol 'cb_mux_size48_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23933: the undeclared symbol 'cb_mux_size56_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23934: the undeclared symbol 'cb_mux_size48_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23942: the undeclared symbol 'cb_mux_size56_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23943: the undeclared symbol 'cb_mux_size48_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23951: the undeclared symbol 'cb_mux_size56_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23952: the undeclared symbol 'cb_mux_size48_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23960: the undeclared symbol 'cb_mux_size56_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23961: the undeclared symbol 'cb_mux_size48_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23969: the undeclared symbol 'cb_mux_size56_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23970: the undeclared symbol 'cb_mux_size48_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23978: the undeclared symbol 'cb_mux_size56_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23979: the undeclared symbol 'cb_mux_size48_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23987: the undeclared symbol 'cb_mux_size56_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23988: the undeclared symbol 'cb_mux_size48_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23996: the undeclared symbol 'cb_mux_size56_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:23997: the undeclared symbol 'cb_mux_size48_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24069: the undeclared symbol 'cb_mux_size16_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24078: the undeclared symbol 'cb_mux_size16_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24087: the undeclared symbol 'cb_mux_size16_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24096: the undeclared symbol 'cb_mux_size16_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24105: the undeclared symbol 'cb_mux_size16_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24114: the undeclared symbol 'cb_mux_size16_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24123: the undeclared symbol 'cb_mux_size16_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24132: the undeclared symbol 'cb_mux_size16_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24261: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24269: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24270: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24278: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24279: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24287: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24288: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24296: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24297: the undeclared symbol 'cb_mux_size48_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24305: the undeclared symbol 'cb_mux_size16_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24306: the undeclared symbol 'cb_mux_size48_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24314: the undeclared symbol 'cb_mux_size16_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24315: the undeclared symbol 'cb_mux_size48_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24323: the undeclared symbol 'cb_mux_size16_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24324: the undeclared symbol 'cb_mux_size48_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24332: the undeclared symbol 'cb_mux_size16_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24333: the undeclared symbol 'cb_mux_size48_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24341: the undeclared symbol 'cb_mux_size16_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24342: the undeclared symbol 'cb_mux_size48_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24350: the undeclared symbol 'cb_mux_size16_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24351: the undeclared symbol 'cb_mux_size48_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24359: the undeclared symbol 'cb_mux_size16_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24360: the undeclared symbol 'cb_mux_size48_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24368: the undeclared symbol 'cb_mux_size16_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24369: the undeclared symbol 'cb_mux_size48_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24377: the undeclared symbol 'cb_mux_size16_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24378: the undeclared symbol 'cb_mux_size48_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24386: the undeclared symbol 'cb_mux_size16_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24387: the undeclared symbol 'cb_mux_size48_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24395: the undeclared symbol 'cb_mux_size16_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24396: the undeclared symbol 'cb_mux_size48_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24588: the undeclared symbol 'cb_mux_size76_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24597: the undeclared symbol 'cb_mux_size76_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24606: the undeclared symbol 'cb_mux_size76_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24615: the undeclared symbol 'cb_mux_size76_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24624: the undeclared symbol 'cb_mux_size76_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24633: the undeclared symbol 'cb_mux_size76_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24642: the undeclared symbol 'cb_mux_size76_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24651: the undeclared symbol 'cb_mux_size76_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24660: the undeclared symbol 'cb_mux_size76_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24669: the undeclared symbol 'cb_mux_size76_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24678: the undeclared symbol 'cb_mux_size76_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24687: the undeclared symbol 'cb_mux_size76_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24696: the undeclared symbol 'cb_mux_size76_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24705: the undeclared symbol 'cb_mux_size76_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24714: the undeclared symbol 'cb_mux_size76_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24723: the undeclared symbol 'cb_mux_size76_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24732: the undeclared symbol 'cb_mux_size76_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24741: the undeclared symbol 'cb_mux_size76_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24750: the undeclared symbol 'cb_mux_size76_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24759: the undeclared symbol 'cb_mux_size76_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24768: the undeclared symbol 'cb_mux_size76_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24777: the undeclared symbol 'cb_mux_size76_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24786: the undeclared symbol 'cb_mux_size76_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24795: the undeclared symbol 'cb_mux_size76_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24804: the undeclared symbol 'cb_mux_size76_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24813: the undeclared symbol 'cb_mux_size76_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24822: the undeclared symbol 'cb_mux_size76_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24831: the undeclared symbol 'cb_mux_size76_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24840: the undeclared symbol 'cb_mux_size76_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24849: the undeclared symbol 'cb_mux_size76_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24858: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24866: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24867: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24875: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24876: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24884: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24885: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24902: the undeclared symbol 'cb_mux_size56_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24911: the undeclared symbol 'cb_mux_size56_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24920: the undeclared symbol 'cb_mux_size56_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24921: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24957: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24966: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24975: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24984: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:24993: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25002: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25011: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25020: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25029: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25038: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25047: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25056: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25065: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25074: the undeclared symbol 'cb_mux_size8_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25083: the undeclared symbol 'cb_mux_size8_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25140: the undeclared symbol 'cb_mux_size76_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25149: the undeclared symbol 'cb_mux_size76_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25158: the undeclared symbol 'cb_mux_size76_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25167: the undeclared symbol 'cb_mux_size76_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25176: the undeclared symbol 'cb_mux_size76_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25185: the undeclared symbol 'cb_mux_size76_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25194: the undeclared symbol 'cb_mux_size76_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25203: the undeclared symbol 'cb_mux_size76_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25212: the undeclared symbol 'cb_mux_size76_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25221: the undeclared symbol 'cb_mux_size76_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25230: the undeclared symbol 'cb_mux_size76_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25239: the undeclared symbol 'cb_mux_size76_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25248: the undeclared symbol 'cb_mux_size76_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25257: the undeclared symbol 'cb_mux_size76_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25266: the undeclared symbol 'cb_mux_size76_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25275: the undeclared symbol 'cb_mux_size76_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25284: the undeclared symbol 'cb_mux_size76_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25293: the undeclared symbol 'cb_mux_size76_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25302: the undeclared symbol 'cb_mux_size76_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25311: the undeclared symbol 'cb_mux_size76_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25320: the undeclared symbol 'cb_mux_size76_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25329: the undeclared symbol 'cb_mux_size76_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25338: the undeclared symbol 'cb_mux_size76_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25347: the undeclared symbol 'cb_mux_size76_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25356: the undeclared symbol 'cb_mux_size76_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25365: the undeclared symbol 'cb_mux_size76_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25374: the undeclared symbol 'cb_mux_size76_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25383: the undeclared symbol 'cb_mux_size76_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25392: the undeclared symbol 'cb_mux_size76_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25401: the undeclared symbol 'cb_mux_size76_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25410: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25418: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25419: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25427: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25428: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25436: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25437: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25454: the undeclared symbol 'cb_mux_size56_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25463: the undeclared symbol 'cb_mux_size56_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25472: the undeclared symbol 'cb_mux_size56_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25473: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25509: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25518: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25527: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25536: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25545: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25554: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25563: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25572: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25581: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25590: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25599: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25608: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25617: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25626: the undeclared symbol 'cb_mux_size8_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25635: the undeclared symbol 'cb_mux_size8_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25692: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25700: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25701: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25709: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25710: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25718: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25719: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25727: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25728: the undeclared symbol 'cb_mux_size48_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25736: the undeclared symbol 'cb_mux_size16_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25737: the undeclared symbol 'cb_mux_size48_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25745: the undeclared symbol 'cb_mux_size16_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25746: the undeclared symbol 'cb_mux_size48_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25754: the undeclared symbol 'cb_mux_size16_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25755: the undeclared symbol 'cb_mux_size48_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25763: the undeclared symbol 'cb_mux_size56_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25764: the undeclared symbol 'cb_mux_size48_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25772: the undeclared symbol 'cb_mux_size56_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25773: the undeclared symbol 'cb_mux_size48_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25781: the undeclared symbol 'cb_mux_size56_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25782: the undeclared symbol 'cb_mux_size48_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25790: the undeclared symbol 'cb_mux_size56_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25791: the undeclared symbol 'cb_mux_size48_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25799: the undeclared symbol 'cb_mux_size56_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25800: the undeclared symbol 'cb_mux_size48_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25808: the undeclared symbol 'cb_mux_size56_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25809: the undeclared symbol 'cb_mux_size48_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25817: the undeclared symbol 'cb_mux_size56_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25818: the undeclared symbol 'cb_mux_size48_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25826: the undeclared symbol 'cb_mux_size56_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25827: the undeclared symbol 'cb_mux_size48_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25835: the undeclared symbol 'cb_mux_size76_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25836: the undeclared symbol 'cb_mux_size48_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25844: the undeclared symbol 'cb_mux_size16_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25845: the undeclared symbol 'cb_mux_size48_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25853: the undeclared symbol 'cb_mux_size16_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25854: the undeclared symbol 'cb_mux_size48_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25862: the undeclared symbol 'cb_mux_size16_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25863: the undeclared symbol 'cb_mux_size48_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25935: the undeclared symbol 'cb_mux_size16_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25944: the undeclared symbol 'cb_mux_size16_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25953: the undeclared symbol 'cb_mux_size16_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25962: the undeclared symbol 'cb_mux_size16_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25971: the undeclared symbol 'cb_mux_size16_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25980: the undeclared symbol 'cb_mux_size16_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25989: the undeclared symbol 'cb_mux_size16_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:25998: the undeclared symbol 'cb_mux_size16_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26007: the undeclared symbol 'cb_mux_size16_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26024: the undeclared symbol 'cb_mux_size56_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26033: the undeclared symbol 'cb_mux_size56_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26042: the undeclared symbol 'cb_mux_size56_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26043: the undeclared symbol 'cb_mux_size16_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26151: the undeclared symbol 'cb_mux_size76_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26160: the undeclared symbol 'cb_mux_size76_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26169: the undeclared symbol 'cb_mux_size76_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26178: the undeclared symbol 'cb_mux_size76_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26187: the undeclared symbol 'cb_mux_size76_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26196: the undeclared symbol 'cb_mux_size76_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26205: the undeclared symbol 'cb_mux_size76_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26214: the undeclared symbol 'cb_mux_size76_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26223: the undeclared symbol 'cb_mux_size76_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26232: the undeclared symbol 'cb_mux_size76_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26241: the undeclared symbol 'cb_mux_size76_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26250: the undeclared symbol 'cb_mux_size76_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26259: the undeclared symbol 'cb_mux_size76_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26268: the undeclared symbol 'cb_mux_size76_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26277: the undeclared symbol 'cb_mux_size76_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26286: the undeclared symbol 'cb_mux_size76_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26295: the undeclared symbol 'cb_mux_size76_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26304: the undeclared symbol 'cb_mux_size76_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26313: the undeclared symbol 'cb_mux_size76_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26322: the undeclared symbol 'cb_mux_size76_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26331: the undeclared symbol 'cb_mux_size76_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26340: the undeclared symbol 'cb_mux_size76_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26349: the undeclared symbol 'cb_mux_size76_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26358: the undeclared symbol 'cb_mux_size76_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26367: the undeclared symbol 'cb_mux_size76_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26376: the undeclared symbol 'cb_mux_size76_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26385: the undeclared symbol 'cb_mux_size76_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26394: the undeclared symbol 'cb_mux_size76_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26403: the undeclared symbol 'cb_mux_size76_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26421: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26430: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26439: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26448: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26457: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26466: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26475: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26484: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26493: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26502: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26511: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26520: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26529: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26538: the undeclared symbol 'cb_mux_size8_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26547: the undeclared symbol 'cb_mux_size8_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26604: the undeclared symbol 'cb_mux_size48_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26612: the undeclared symbol 'cb_mux_size16_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26613: the undeclared symbol 'cb_mux_size48_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26621: the undeclared symbol 'cb_mux_size16_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26622: the undeclared symbol 'cb_mux_size48_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26630: the undeclared symbol 'cb_mux_size16_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26631: the undeclared symbol 'cb_mux_size48_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26639: the undeclared symbol 'cb_mux_size16_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26640: the undeclared symbol 'cb_mux_size48_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26648: the undeclared symbol 'cb_mux_size16_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26649: the undeclared symbol 'cb_mux_size48_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26657: the undeclared symbol 'cb_mux_size16_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26658: the undeclared symbol 'cb_mux_size48_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26666: the undeclared symbol 'cb_mux_size16_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26667: the undeclared symbol 'cb_mux_size48_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26675: the undeclared symbol 'cb_mux_size56_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26676: the undeclared symbol 'cb_mux_size48_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26684: the undeclared symbol 'cb_mux_size56_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26685: the undeclared symbol 'cb_mux_size48_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26693: the undeclared symbol 'cb_mux_size56_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26694: the undeclared symbol 'cb_mux_size48_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26702: the undeclared symbol 'cb_mux_size56_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26703: the undeclared symbol 'cb_mux_size48_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26711: the undeclared symbol 'cb_mux_size56_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26712: the undeclared symbol 'cb_mux_size48_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26720: the undeclared symbol 'cb_mux_size56_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26721: the undeclared symbol 'cb_mux_size48_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26729: the undeclared symbol 'cb_mux_size56_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26730: the undeclared symbol 'cb_mux_size48_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26738: the undeclared symbol 'cb_mux_size56_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26739: the undeclared symbol 'cb_mux_size48_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26747: the undeclared symbol 'cb_mux_size76_mem_29_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26748: the undeclared symbol 'cb_mux_size48_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26756: the undeclared symbol 'cb_mux_size16_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26757: the undeclared symbol 'cb_mux_size48_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26765: the undeclared symbol 'cb_mux_size16_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26766: the undeclared symbol 'cb_mux_size48_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26774: the undeclared symbol 'cb_mux_size16_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26775: the undeclared symbol 'cb_mux_size48_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26847: the undeclared symbol 'cb_mux_size16_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26856: the undeclared symbol 'cb_mux_size16_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26865: the undeclared symbol 'cb_mux_size16_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26874: the undeclared symbol 'cb_mux_size16_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26883: the undeclared symbol 'cb_mux_size16_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26892: the undeclared symbol 'cb_mux_size16_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26901: the undeclared symbol 'cb_mux_size16_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26910: the undeclared symbol 'cb_mux_size16_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26919: the undeclared symbol 'cb_mux_size16_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26936: the undeclared symbol 'cb_mux_size56_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26945: the undeclared symbol 'cb_mux_size56_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26954: the undeclared symbol 'cb_mux_size56_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:26955: the undeclared symbol 'cb_mux_size16_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27063: the undeclared symbol 'cb_mux_size76_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27072: the undeclared symbol 'cb_mux_size76_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27081: the undeclared symbol 'cb_mux_size76_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27090: the undeclared symbol 'cb_mux_size76_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27099: the undeclared symbol 'cb_mux_size76_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27108: the undeclared symbol 'cb_mux_size76_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27117: the undeclared symbol 'cb_mux_size76_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27126: the undeclared symbol 'cb_mux_size76_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27135: the undeclared symbol 'cb_mux_size76_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27144: the undeclared symbol 'cb_mux_size76_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27153: the undeclared symbol 'cb_mux_size76_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27162: the undeclared symbol 'cb_mux_size76_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27171: the undeclared symbol 'cb_mux_size76_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27180: the undeclared symbol 'cb_mux_size76_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27189: the undeclared symbol 'cb_mux_size76_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27198: the undeclared symbol 'cb_mux_size76_mem_15_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27207: the undeclared symbol 'cb_mux_size76_mem_16_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27216: the undeclared symbol 'cb_mux_size76_mem_17_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27225: the undeclared symbol 'cb_mux_size76_mem_18_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27234: the undeclared symbol 'cb_mux_size76_mem_19_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27243: the undeclared symbol 'cb_mux_size76_mem_20_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27252: the undeclared symbol 'cb_mux_size76_mem_21_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27261: the undeclared symbol 'cb_mux_size76_mem_22_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27270: the undeclared symbol 'cb_mux_size76_mem_23_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27279: the undeclared symbol 'cb_mux_size76_mem_24_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27288: the undeclared symbol 'cb_mux_size76_mem_25_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27297: the undeclared symbol 'cb_mux_size76_mem_26_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27306: the undeclared symbol 'cb_mux_size76_mem_27_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27315: the undeclared symbol 'cb_mux_size76_mem_28_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27333: the undeclared symbol 'cb_mux_size8_mem_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27342: the undeclared symbol 'cb_mux_size8_mem_1_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27351: the undeclared symbol 'cb_mux_size8_mem_2_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27360: the undeclared symbol 'cb_mux_size8_mem_3_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27369: the undeclared symbol 'cb_mux_size8_mem_4_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27378: the undeclared symbol 'cb_mux_size8_mem_5_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27387: the undeclared symbol 'cb_mux_size8_mem_6_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27396: the undeclared symbol 'cb_mux_size8_mem_7_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27405: the undeclared symbol 'cb_mux_size8_mem_8_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27414: the undeclared symbol 'cb_mux_size8_mem_9_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27423: the undeclared symbol 'cb_mux_size8_mem_10_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27432: the undeclared symbol 'cb_mux_size8_mem_11_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27441: the undeclared symbol 'cb_mux_size8_mem_12_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27450: the undeclared symbol 'cb_mux_size8_mem_13_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/memories.v:27459: the undeclared symbol 'cb_mux_size8_mem_14_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/sub_module/arch_encoder.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:61: the undeclared symbol 'pb_mux_highload_size2_0_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:69: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:70: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:71: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:74: the undeclared symbol 'logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo_0_p_io_scffo_p_io_scffo_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:75: the undeclared symbol 'logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo_0_p_io_scffo_p_io_scffo_SQ' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:76: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:100: the undeclared symbol 'pb_mux_highload_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad.v:101: the undeclared symbol 'pb_mux_highload_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:46: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:46: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:46: the undeclared symbol 'direct_interc_5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:46: the undeclared symbol 'direct_interc_6_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:46: the undeclared symbol 'direct_interc_7_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:47: the undeclared symbol 'direct_interc_8_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:48: the undeclared symbol 'direct_interc_9_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:49: the undeclared symbol 'direct_interc_10_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle.v:52: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_0_fabric_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_rightL_right.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__io_po_core.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v:27: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_ckbuf_mode_ckbuf_.v:28: the undeclared symbol 'logical_tile_ckbuf_mode_ckbuf_physical_mode__ckbuf_core_0_ckbuf_core_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:50: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:51: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:52: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:53: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core_0__phy_fpga_adder_core_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:54: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core_0__phy_fpga_adder_core_sumout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:57: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:57: the undeclared symbol 'direct_interc_5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:57: the undeclared symbol 'direct_interc_6_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:57: the undeclared symbol 'direct_interc_7_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:57: the undeclared symbol 'direct_interc_8_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:63: the undeclared symbol 'direct_interc_9_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:64: the undeclared symbol 'direct_interc_10_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:67: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff_0_p_ff_p_ff_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:68: the undeclared symbol 'direct_interc_11_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:71: the undeclared symbol 'pb_mux_size2_0_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:72: the undeclared symbol 'direct_interc_12_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:75: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__p_ff_p_ff_1_p_ff_p_ff_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:76: the undeclared symbol 'direct_interc_13_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:136: the undeclared symbol 'pb_mux_highload_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric.v:137: the undeclared symbol 'pb_mux_highload_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode___phy_fpga_adder_core.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:34: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:34: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:34: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:34: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:34: the undeclared symbol 'direct_interc_5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:38: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith_0_frac_lut5_arith_frac_lut5_arith_lut5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:42: the undeclared symbol 'pb_mux_no_const_input_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic.v:43: the undeclared symbol 'pb_mux_no_const_input_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v:40: the undeclared symbol 'frac_lut5_arith_0_mode' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_default_mode__fle_mode_fle_physical_mode__fabric_mode_fabric_default_mode__frac_logic_mode_frac_logic_default_mode__frac_lut5_arith_frac_lut5_arith.v:41: the undeclared symbol 'frac_lut5_arith_0_mode_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_bottomL_bottom.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__io_po_cko_core.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:67: the undeclared symbol 'logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1_0_io_pi_pdc_ecb1_io_pi_pdc_ecb1_inpad' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:75: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:76: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:77: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:80: the undeclared symbol 'logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi_0_p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:81: the undeclared symbol 'logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi_0_p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi_SQ' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:82: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:86: the undeclared symbol 'pb_mux_highload_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad.v:87: the undeclared symbol 'pb_mux_highload_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v:70: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v:71: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v:72: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v:75: the undeclared symbol 'logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_0_pi_pad_a2f_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_.v:76: the undeclared symbol 'logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_0_pi_pad_sc_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:67: the undeclared symbol 'logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi_0_io_pi_io_pi_inpad' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:75: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:76: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:77: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:80: the undeclared symbol 'logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi_0_p_io_scffi_p_io_scffi_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:81: the undeclared symbol 'logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__p_io_scffi_p_io_scffi_0_p_io_scffi_p_io_scffi_SQ' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:82: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:86: the undeclared symbol 'pb_mux_highload_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad.v:87: the undeclared symbol 'pb_mux_highload_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v:37: the undeclared symbol 'pinput_extmode_0_mode_i' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_mode_io_pi_physical_mode__pi_pad_mode_pi_pad_default_mode__io_pi_io_pi.v:44: the undeclared symbol 'pinput_extmode_feedthrough_EFPGA_CCFF_mem_undriven_mem_outb' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__io_pi_pdc_ecb1_io_pi_pdc_ecb1.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v:70: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v:71: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v:72: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v:73: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_.v:76: the undeclared symbol 'logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_0_po_cko_pad_sc_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_clb.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:51: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:52: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:53: the undeclared symbol 'direct_interc_5_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:54: the undeclared symbol 'direct_interc_6_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:57: the undeclared symbol 'logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt_0__pcnt__pcnt_match0_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:58: the undeclared symbol 'logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt_0__pcnt__pcnt_match1_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:59: the undeclared symbol 'logical_tile_pcnt_mode_pcnt_physical_mode___pcnt__pcnt_0__pcnt__pcnt_zero_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_pcnt_mode_pcnt_.v:60: the undeclared symbol 'direct_interc_7_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_leftL_left.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_physical_mode__po_pad_mode_po_pad_default_mode__p_io_scffo_p_io_scffo.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v:70: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v:71: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v:72: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v:75: the undeclared symbol 'logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_0_pi_pdc_ecb1_pad_a2f_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_.v:76: the undeclared symbol 'logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_0_pi_pdc_ecb1_pad_sc_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:64: the undeclared symbol 'pb_mux_highload_size2_0_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:73: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:74: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:75: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:78: the undeclared symbol 'logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo_0_p_io_cko_scffo_p_io_cko_scffo_Q' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:79: the undeclared symbol 'logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad_mode_po_cko_pad_default_mode__p_io_cko_scffo_p_io_cko_scffo_0_p_io_cko_scffo_p_io_cko_scffo_SQ' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:80: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:104: the undeclared symbol 'pb_mux_highload_size2_0_sram' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_cko_mode_io_po_cko_physical_mode__po_cko_pad.v:105: the undeclared symbol 'pb_mux_highload_size2_0_sram_inv' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/grid_io_topL_top.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_pi_pdc_ecb1_mode_io_pi_pdc_ecb1_physical_mode__pi_pdc_ecb1_pad_mode_pi_pdc_ecb1_pad_default_mode__p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v:66: the undeclared symbol 'direct_interc_1_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v:67: the undeclared symbol 'direct_interc_2_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v:68: the undeclared symbol 'direct_interc_3_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v:69: the undeclared symbol 'direct_interc_4_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_io_po_mode_io_po_.v:72: the undeclared symbol 'logical_tile_io_po_mode_io_po_physical_mode__po_pad_0_po_pad_sc_out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:93: the undeclared symbol 'direct_interc_25_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:93: the undeclared symbol 'direct_interc_26_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:93: the undeclared symbol 'direct_interc_27_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:93: the undeclared symbol 'direct_interc_28_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:93: the undeclared symbol 'direct_interc_29_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:94: the undeclared symbol 'direct_interc_30_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:95: the undeclared symbol 'direct_interc_31_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:96: the undeclared symbol 'direct_interc_32_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:99: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_0_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:103: the undeclared symbol 'direct_interc_33_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:103: the undeclared symbol 'direct_interc_34_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:103: the undeclared symbol 'direct_interc_35_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:103: the undeclared symbol 'direct_interc_36_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:103: the undeclared symbol 'direct_interc_37_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:104: the undeclared symbol 'direct_interc_38_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:105: the undeclared symbol 'direct_interc_39_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:106: the undeclared symbol 'direct_interc_40_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:109: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_1_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:113: the undeclared symbol 'direct_interc_41_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:113: the undeclared symbol 'direct_interc_42_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:113: the undeclared symbol 'direct_interc_43_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:113: the undeclared symbol 'direct_interc_44_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:113: the undeclared symbol 'direct_interc_45_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:114: the undeclared symbol 'direct_interc_46_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:115: the undeclared symbol 'direct_interc_47_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:116: the undeclared symbol 'direct_interc_48_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:119: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_2_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:123: the undeclared symbol 'direct_interc_49_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:123: the undeclared symbol 'direct_interc_50_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:123: the undeclared symbol 'direct_interc_51_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:123: the undeclared symbol 'direct_interc_52_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:123: the undeclared symbol 'direct_interc_53_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:124: the undeclared symbol 'direct_interc_54_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:125: the undeclared symbol 'direct_interc_55_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:126: the undeclared symbol 'direct_interc_56_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:129: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_3_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:133: the undeclared symbol 'direct_interc_57_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:133: the undeclared symbol 'direct_interc_58_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:133: the undeclared symbol 'direct_interc_59_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:133: the undeclared symbol 'direct_interc_60_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:133: the undeclared symbol 'direct_interc_61_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:134: the undeclared symbol 'direct_interc_62_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:135: the undeclared symbol 'direct_interc_63_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:136: the undeclared symbol 'direct_interc_64_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:139: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_4_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:143: the undeclared symbol 'direct_interc_65_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:143: the undeclared symbol 'direct_interc_66_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:143: the undeclared symbol 'direct_interc_67_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:143: the undeclared symbol 'direct_interc_68_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:143: the undeclared symbol 'direct_interc_69_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:144: the undeclared symbol 'direct_interc_70_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:145: the undeclared symbol 'direct_interc_71_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:146: the undeclared symbol 'direct_interc_72_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:149: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_5_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:153: the undeclared symbol 'direct_interc_73_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:153: the undeclared symbol 'direct_interc_74_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:153: the undeclared symbol 'direct_interc_75_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:153: the undeclared symbol 'direct_interc_76_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:153: the undeclared symbol 'direct_interc_77_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:154: the undeclared symbol 'direct_interc_78_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:155: the undeclared symbol 'direct_interc_79_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:156: the undeclared symbol 'direct_interc_80_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:159: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_6_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:163: the undeclared symbol 'direct_interc_81_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:163: the undeclared symbol 'direct_interc_82_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:163: the undeclared symbol 'direct_interc_83_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:163: the undeclared symbol 'direct_interc_84_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:163: the undeclared symbol 'direct_interc_85_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:164: the undeclared symbol 'direct_interc_86_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:165: the undeclared symbol 'direct_interc_87_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:166: the undeclared symbol 'direct_interc_88_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:169: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_7_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:173: the undeclared symbol 'direct_interc_89_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:173: the undeclared symbol 'direct_interc_90_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:173: the undeclared symbol 'direct_interc_91_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:173: the undeclared symbol 'direct_interc_92_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:173: the undeclared symbol 'direct_interc_93_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:174: the undeclared symbol 'direct_interc_94_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:175: the undeclared symbol 'direct_interc_95_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:176: the undeclared symbol 'direct_interc_96_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:179: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_8_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:183: the undeclared symbol 'direct_interc_97_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:183: the undeclared symbol 'direct_interc_98_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:183: the undeclared symbol 'direct_interc_99_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:183: the undeclared symbol 'direct_interc_100_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:183: the undeclared symbol 'direct_interc_101_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:184: the undeclared symbol 'direct_interc_102_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:185: the undeclared symbol 'direct_interc_103_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:186: the undeclared symbol 'direct_interc_104_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:189: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_9_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:193: the undeclared symbol 'direct_interc_105_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:193: the undeclared symbol 'direct_interc_106_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:193: the undeclared symbol 'direct_interc_107_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:193: the undeclared symbol 'direct_interc_108_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:193: the undeclared symbol 'direct_interc_109_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:194: the undeclared symbol 'direct_interc_110_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:195: the undeclared symbol 'direct_interc_111_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:196: the undeclared symbol 'direct_interc_112_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:199: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_10_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:203: the undeclared symbol 'direct_interc_113_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:203: the undeclared symbol 'direct_interc_114_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:203: the undeclared symbol 'direct_interc_115_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:203: the undeclared symbol 'direct_interc_116_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:203: the undeclared symbol 'direct_interc_117_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:204: the undeclared symbol 'direct_interc_118_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:205: the undeclared symbol 'direct_interc_119_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:206: the undeclared symbol 'direct_interc_120_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/lb/logical_tile_clb_mode_clb_.v:209: the undeclared symbol 'logical_tile_clb_mode_clb_default_mode__fle_11_fle_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:311: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:313: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:315: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:317: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:319: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:321: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:323: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:325: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:327: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:328: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:329: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:330: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:331: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:332: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:333: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:334: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:335: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:336: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:337: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:338: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:339: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:340: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:341: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:342: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:343: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:344: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:345: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:346: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:347: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:348: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:349: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:350: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:351: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:352: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:353: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:354: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:355: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:356: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:357: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:358: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:384: the undeclared symbol 'grid_io_bottomL_bottom_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:403: the undeclared symbol 'cbx_2__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_6__io_bottomL_bottom_id6_.v:446: the undeclared symbol 'cby_2__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:318: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:319: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:320: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:321: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:322: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:323: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:324: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:325: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:326: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:327: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:328: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:329: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:330: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:331: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:332: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:333: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:334: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:335: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:336: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:337: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:338: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:339: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:340: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:341: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:342: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:343: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:344: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:345: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:346: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:347: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:349: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_1__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:350: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_1__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:351: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_2__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:352: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_2__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:353: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_3__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:354: the undeclared symbol 'cbx_3__0_bottom_grid_top_width_0_height_0_subtile_3__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:355: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:356: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:357: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:358: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:359: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:360: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:361: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:362: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:363: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:364: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:365: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:366: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:367: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:368: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:369: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:370: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:371: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:372: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:373: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:374: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:375: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:376: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:377: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:378: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:379: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:380: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:381: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:382: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:383: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:384: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:385: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:386: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:387: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_1__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:388: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_1__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:389: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:390: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_2__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:391: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_2__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:392: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:393: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_3__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:394: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_3__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:395: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:396: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_4__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:397: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_5__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:398: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_6__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:399: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_7__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:400: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_8__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:401: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_9__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:402: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_10__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:403: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_11__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:404: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_12__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:405: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_13__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:406: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_14__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:407: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_15__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:408: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_16__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:409: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_17__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:410: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_18__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:411: the undeclared symbol 'cby_3__0_left_grid_right_width_0_height_0_subtile_19__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:463: the undeclared symbol 'grid_clb_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:532: the undeclared symbol 'cbx_3__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_7__clb_id12_.v:624: the undeclared symbol 'cby_3__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:400: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:402: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:403: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:405: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:406: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:408: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:409: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:411: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:412: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:414: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:415: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:417: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:418: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:420: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:421: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:423: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:424: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:425: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:427: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:428: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:429: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:431: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:432: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:433: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:435: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:436: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:437: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:439: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:440: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:441: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:443: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:444: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:445: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:447: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:448: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:449: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:451: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:452: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:453: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:455: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:481: the undeclared symbol 'grid_io_leftL_left_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_2__io_leftL_left_id9_.v:538: the undeclared symbol 'cby_1__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:304: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:306: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:307: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:309: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:310: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:312: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:313: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:315: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:316: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:318: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:319: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:321: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:322: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:324: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:325: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:327: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:328: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:329: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:331: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:332: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:333: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:335: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:336: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:337: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:339: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:340: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:341: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:343: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:344: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:345: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:347: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:348: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:349: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:351: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:352: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:353: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:355: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:356: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:357: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:359: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:385: the undeclared symbol 'grid_io_leftL_left_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_4__io_leftL_left_id11_.v:442: the undeclared symbol 'cby_1__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:411: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:412: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:413: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:414: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:415: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:416: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:417: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:418: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:419: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:420: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:421: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:422: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:423: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:424: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:425: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:426: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:427: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:428: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:429: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:430: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:431: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:432: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:433: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:434: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:435: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:436: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:437: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:438: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:439: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:440: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:442: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_1__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:443: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_1__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:444: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_2__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:445: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_2__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:446: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_3__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:447: the undeclared symbol 'cbx_6__0_bottom_grid_top_width_0_height_0_subtile_3__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:448: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:449: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:450: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:451: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:452: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:453: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:454: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:455: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:456: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:457: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:458: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:459: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:460: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:461: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:462: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:463: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:464: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:465: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:466: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:467: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:468: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:469: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:470: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:471: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:472: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:473: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:474: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:475: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:476: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:477: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:478: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:479: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:480: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_1__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:481: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_1__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:482: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:483: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_2__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:484: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_2__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:485: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:486: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_3__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:487: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_3__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:488: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:489: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_4__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:490: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_5__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:491: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_6__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:492: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_7__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:493: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_8__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:494: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_9__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:495: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_10__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:496: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_11__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:497: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_12__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:498: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_13__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:499: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_14__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:500: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_15__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:501: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_16__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:502: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_17__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:503: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_18__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:504: the undeclared symbol 'cby_6__0_left_grid_right_width_0_height_0_subtile_19__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:556: the undeclared symbol 'grid_clb_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:633: the undeclared symbol 'cbx_6__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_12__clb_id15_.v:765: the undeclared symbol 'cby_6__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:311: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:313: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:315: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:317: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:319: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:321: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:323: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:325: the undeclared symbol 'cbx_2__0_bottom_grid_top_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:327: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:328: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:329: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:330: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:331: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:332: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:333: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:334: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:335: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:336: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:337: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:338: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:339: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:340: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:341: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:342: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:343: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:344: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:345: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:346: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:347: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:348: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:349: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:350: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:351: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:352: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:353: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:354: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:355: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:356: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:357: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:358: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:384: the undeclared symbol 'grid_io_bottomL_bottom_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:403: the undeclared symbol 'cbx_2__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_10__io_bottomL_bottom_id5_.v:446: the undeclared symbol 'cby_2__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_14__io_rightL_right_id3_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:352: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:354: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:355: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:357: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:358: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:360: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:361: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:363: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:364: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:366: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:367: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:369: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:370: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:372: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:373: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:375: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:376: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:377: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:379: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:380: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:381: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:383: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:384: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:385: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:387: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:388: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:389: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:391: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:392: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:393: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:395: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:396: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:397: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:399: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:400: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:401: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:403: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:404: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:405: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:407: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:433: the undeclared symbol 'grid_io_leftL_left_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_3__io_leftL_left_id10_.v:490: the undeclared symbol 'cby_1__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:345: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:346: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:347: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:348: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:349: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:350: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:351: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:352: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:353: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:354: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:355: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:356: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:357: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:358: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:359: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:360: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:361: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:362: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:363: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:364: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:365: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:366: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:367: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:368: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:369: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:370: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:371: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:372: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:373: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:374: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:376: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_1__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:377: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_1__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:378: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_2__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:379: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_2__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:380: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_3__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:381: the undeclared symbol 'cbx_4__0_bottom_grid_top_width_0_height_0_subtile_3__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:382: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:383: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:384: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:385: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:386: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:387: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:388: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:389: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:390: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:391: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:392: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:393: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:394: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:395: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:396: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:397: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:398: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:399: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:400: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:401: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:402: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:403: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:404: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:405: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:406: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:407: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:408: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:409: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:410: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:411: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:412: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:413: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:414: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_1__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:415: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_1__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:416: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:417: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_2__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:418: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_2__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:419: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:420: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_3__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:421: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_3__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:422: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:423: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_4__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:424: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_5__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:425: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_6__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:426: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_7__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:427: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_8__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:428: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_9__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:429: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_10__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:430: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_11__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:431: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_12__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:432: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_13__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:433: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_14__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:434: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_15__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:435: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_16__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:436: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_17__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:437: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_18__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:438: the undeclared symbol 'cby_4__0_left_grid_right_width_0_height_0_subtile_19__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:490: the undeclared symbol 'grid_clb_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:567: the undeclared symbol 'cbx_4__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_8__clb_id13_.v:659: the undeclared symbol 'cby_4__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_5__EMPTY_id0_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:432: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:433: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I0_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:434: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:435: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I1_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:436: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:437: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:438: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:439: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I3_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:440: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:441: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I4_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:442: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:443: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I5_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:444: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:445: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I6_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:446: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:447: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I7_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:448: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:449: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I8_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:450: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:451: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I9_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:452: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:453: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I10_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:454: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:455: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I11_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:456: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_6_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:457: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_7_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:458: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_8_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:459: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_9_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:460: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_10_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:461: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_0__pin_Ix_11_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:463: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_1__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:464: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_1__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:465: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_2__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:466: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_2__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:467: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_3__pin_up_down_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:468: the undeclared symbol 'cbx_5__0_bottom_grid_top_width_0_height_0_subtile_3__pin_stop_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:469: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:470: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I0_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:471: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:472: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I1_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:473: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:474: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I2_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:475: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:476: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I3_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:477: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:478: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I4_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:479: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:480: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I5_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:481: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:482: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I6_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:483: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:484: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I7_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:485: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:486: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I8_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:487: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:488: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I9_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:489: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:490: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I10_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:491: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:492: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_I11_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:493: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:494: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_1_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:495: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_2_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:496: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_3_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:497: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_4_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:498: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_Ix_5_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:499: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:500: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:501: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_1__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:502: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_1__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:503: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:504: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_2__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:505: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_2__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:506: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:507: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_3__pin_rst_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:508: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_3__pin_event_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:509: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:510: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_4__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:511: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_5__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:512: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_6__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:513: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_7__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:514: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_8__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:515: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_9__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:516: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_10__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:517: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_11__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:518: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_12__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:519: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_13__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:520: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_14__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:521: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_15__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:522: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_16__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:523: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_17__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:524: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_18__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:525: the undeclared symbol 'cby_5__0_left_grid_right_width_0_height_0_subtile_19__pin_in_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:577: the undeclared symbol 'grid_clb_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:646: the undeclared symbol 'cbx_5__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_11__clb_id14_.v:778: the undeclared symbol 'cby_5__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_15__io_rightL_right_id2_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_13__EMPTY_id4_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:352: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:354: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:355: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:357: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:358: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:360: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:361: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:363: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:364: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:366: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:367: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:369: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:370: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:372: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:373: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:375: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:376: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:377: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:379: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:380: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:381: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:383: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:384: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:385: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:387: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:388: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:389: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:391: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:392: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:393: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:395: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:396: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:397: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:399: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:400: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:401: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:403: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:404: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_f2a_i_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:405: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:407: the undeclared symbol 'cby_1__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:433: the undeclared symbol 'grid_io_leftL_left_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_1__io_leftL_left_id8_.v:490: the undeclared symbol 'cby_1__0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_0__EMPTY_id7_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:234: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:235: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_0__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:236: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:237: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_1__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:238: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:239: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_2__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:240: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:241: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_3__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:242: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:243: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_4__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:244: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:245: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_5__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:246: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:247: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_6__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:248: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:249: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_7__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:250: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:251: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_8__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:252: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:253: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_9__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:254: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:255: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_10__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:256: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:257: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_11__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:258: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:259: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_12__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:260: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:261: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_13__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:262: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:263: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_14__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:264: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_reset_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:265: the undeclared symbol 'cby_2__0_left_grid_right_width_0_height_0_subtile_15__pin_clk_0_' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/tile/tile_9__io_topL_top_id1_.v:315: the undeclared symbol 'grid_io_topL_top_0_ccff_tail' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_5_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_3_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_6_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_14_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_2_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_11_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_4_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_3_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_3_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_2_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_4_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_9_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_8_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_7_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_4_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_13_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_2_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_1_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_0_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_1_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_6_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_0_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_6_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_5_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_12_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cby_1_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_0_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/sb_10_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/routing/cbx_5_.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_stdcell_wrapper.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_mode_selection.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v:49: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v:49: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v:61: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pcounter_breg.v:61: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/dff.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_extmode.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput_dchain_extmode.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pinput.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/pdelay_chain_tree.v:22: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/ff_peripheral.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter_wrapper.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/delay_cell.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffisc2.v:55: the undeclared symbol 'q_o_inter' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/scff.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_wrapper.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/poutput.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmff_clk_ctrl.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/rf_pcounter.v
Compiling source file /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffosc2.v
Warning:  /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/mmffosc2.v:57: the undeclared symbol 'mmff2bit_q_inter' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
elaborate cbx_5_
  Loading link library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic'
  Loading link library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic'
Running PRESTO HDLC
Presto compilation completed successfully. (cbx_5_)
Elaborated 1 design.
Current design is now 'cbx_5_'.
Information: Building the design 'cb_mux_size26'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size26)
Information: Building the design 'cb_mux_size26_feedthrough_mem'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size26_feedthrough_mem)
Information: Building the design 'cb_mux_size8'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size8)
Information: Building the design 'cb_mux_size8_feedthrough_mem'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size8_feedthrough_mem)
Information: Building the design 'cbx_5__config_group_mem_size174'. (HDL-193)
Presto compilation completed successfully. (cbx_5__config_group_mem_size174)
Information: Building the design 'const0'. (HDL-193)
Presto compilation completed successfully. (const0)
Information: Building the design 'CB_MUX2_WRAPPER'. (HDL-193)
Presto compilation completed successfully. (CB_MUX2_WRAPPER)
Information: Building the design 'CB_LS_MUX2_WRAPPER'. (HDL-193)
Presto compilation completed successfully. (CB_LS_MUX2_WRAPPER)
Information: Building the design 'cb_mux_size26_mem'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size26_mem)
Information: Building the design 'cb_mux_size8_mem'. (HDL-193)
Presto compilation completed successfully. (cb_mux_size8_mem)
Information: Building the design 'EFPGA_CCFF'. (HDL-193)

Inferred memory devices in process
	in routine EFPGA_CCFF line 22 in file
		'/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/rtl/dp/custom_modules/efpga_ccff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      q_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (EFPGA_CCFF)
1
# Variables for micro floorplan synth
set CONFIG_GROUP_MEM "cbx_5__config_group_mem_size174"
cbx_5__config_group_mem_size174
set MUX_NAME_LIST {"cb_mux_size26" "cb_mux_size8" }
"cb_mux_size26" "cb_mux_size8" 
define_name_rules naming_mem_cell -map {{{"^cbx_5__config_group_mem_size174/",""}}} -type cell
1
define_name_rules naming_mem_net -map {{{"^cbx_5__config_group_mem_size174/",""}}} -type net
1
# Read pre-compile SDC files
source /rapidsilicon/data/ArkAngel_Engineering_v0.9.841/bin/..//etc/device/ALKDC/synth/sdc/common/constants.tcl
CLKBUFV4_7TL40
source /rapidsilicon/data/ArkAngel_Engineering_v0.9.841/bin/..//etc/device/ALKDC/synth/sdc/common/dont_use_cell.tcl
1
source /rapidsilicon/data/ArkAngel_Engineering_v0.9.841/bin/..//etc/device/ALKDC/synth/sdc/cb/area.tcl
Warning: Can't find object 'cb_mux_size26' in design 'cbx_5_'. (UID-95)
Warning: Can't find object 'cb_mux_size8' in design 'cbx_5_'. (UID-95)
Current design is 'cbx_5_'.
Current design is 'cbx_5__config_group_mem_size174'.
No target library subset  is set on design cbx_5__config_group_mem_size174.

  Linking design 'cbx_5__config_group_mem_size174'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/_work_cb_cbx_5_/cbx_5__config_group_mem_size174.db, etc
  scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db
  scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db
  scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db

Loading db file '/eda/synopsys/syn/Q-2019.12-SP4/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db"
Analyzing: "/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db"
Analyzing: "/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Uniquified 30 instances of design 'cb_mux_size26_mem'. (OPT-1056)
Information: Uniquified 6 instances of design 'cb_mux_size8_mem'. (OPT-1056)
Information: Uniquified 174 instances of design 'EFPGA_CCFF'. (OPT-1056)
  Simplifying Design 'cbx_5__config_group_mem_size174'

Loaded alib file './alib-52/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db.alib'
Loaded alib file './alib-52/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db.alib' (placeholder)
Loaded alib file './alib-52/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy mem_top_ipin_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_35 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_34 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_0/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_35/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_35/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_35/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_35/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_34/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_34/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_34/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_34/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_33/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_33/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_33/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_33/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_32/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_32/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_32/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_32/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_31/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_31/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_31/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_31/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_30/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_30/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_30/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_30/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_29/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_28/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_27/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_26/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_25/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_24/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_23/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_22/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_21/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_20/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_19/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_18/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_17/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_16/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_15/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_14/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_13/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_12/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_11/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_10/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_9/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_8/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_7/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_6/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_5/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_4/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_3/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_2/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_1/EFPGA_CCFF_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_0/EFPGA_CCFF_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_0/EFPGA_CCFF_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_0/EFPGA_CCFF_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mem_top_ipin_0/EFPGA_CCFF_1_ before Pass 1 (OPT-776)
Information: Ungrouping 210 of 211 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cbx_5__config_group_mem_size174'
Memory usage for J1 task 857 Mbytes -- main task 857 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PULL1_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL1_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL1_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design cbx_5__config_group_mem_size174. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:24     858.8      0.00       0.0       0.0                              0.0129
    0:05:24     858.8      0.00       0.0       0.0                              0.0129

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%

  Beginning Constant Register Removal
  -----------------------------------
    0:05:25     858.8      0.00       0.0       0.0                              0.0129
    0:05:25     858.8      0.00       0.0       0.0                              0.0129

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:05:26     798.4      0.00       0.0       0.0                              0.0118
    0:05:26     798.4      0.00       0.0       0.0                              0.0118
    0:05:26     798.4      0.00       0.0       0.0                              0.0118
    0:05:26     798.4      0.00       0.0       0.0                              0.0118

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%
    0:05:26     798.4      0.00       0.0       0.0                              0.0118
    0:05:26     798.4      0.00       0.0       0.0                              0.0118

  Beginning WLM Backend Optimization
  --------------------------------------
    0:05:27     780.6      0.00       0.0       0.0                              0.0111
    0:05:27     780.6      0.00       0.0       0.0                              0.0111
    0:05:27     780.6      0.00       0.0       0.0                              0.0111
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
    0:05:27     780.6      0.00       0.0       0.0                              0.0106

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 100.00%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:27     780.6      0.00       0.0       0.0                              0.0106
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:28     780.2      0.00       0.0       0.0                              0.0096

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:28     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
    0:05:29     780.2      0.00       0.0       0.0                              0.0096
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
  Removing buffer tree(s) in Design 'cbx_5__config_group_mem_size174'

Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/CK'.
Creating net 'eco_net' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5_ck_buf2/Z'.
Connecting net 'eco_net' to pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net' to pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_5_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/CK'.
Creating net 'eco_net_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11_ck_buf2/Z'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_11_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/CK'.
Creating net 'eco_net_1_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17_ck_buf2/Z'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_1_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_17_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/CK'.
Creating net 'eco_net_2_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22_ck_buf2/Z'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_2_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_22_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/CK'.
Creating net 'eco_net_3_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28_ck_buf2/Z'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_3_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_28_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/CK'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/CK'.
Creating net 'eco_net_4_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_ck_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_35_ck_buf2/Z'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/CK'.
Connecting net 'eco_net_4_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/CK'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_35_ck_buf2/I'.
Information: Buffering net prog_clk[0]. (HFS-701)
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_5_ck_buf2/I'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_11_ck_buf2/I'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_17_ck_buf2/I'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_22_ck_buf2/I'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_28_ck_buf2/I'.
Disconnecting net 'prog_clk[0]' from pin 'mem_top_ipin_35_ck_buf2/I'.
Creating net 'eco_net_5_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_ck_buf1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_35_ck_buf1/Z'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_5_ck_buf2/I'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_11_ck_buf2/I'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_17_ck_buf2/I'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_22_ck_buf2/I'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_28_ck_buf2/I'.
Connecting net 'eco_net_5_0' to pin 'mem_top_ipin_35_ck_buf2/I'.
Connecting net 'prog_clk[0]' to pin 'mem_top_ipin_35_ck_buf1/I'.
  Removing buffer tree(s) in Design 'cbx_5__config_group_mem_size174'

Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/RD'.
Creating net 'eco_net_6_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5_rd_buf2/Z'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_6_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_5_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/RD'.
Creating net 'eco_net_7_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11_rd_buf2/Z'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_7_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_11_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/RD'.
Creating net 'eco_net_8_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17_rd_buf2/Z'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_8_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_17_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/RD'.
Creating net 'eco_net_9_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22_rd_buf2/Z'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_9_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_22_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/RD'.
Creating net 'eco_net_10_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28_rd_buf2/Z'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_10_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_28_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/RD'.
Disconnecting net 'n183' from pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/RD'.
Creating net 'eco_net_11_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_rd_buf2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_35_rd_buf2/Z'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/RD'.
Connecting net 'eco_net_11_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/RD'.
Connecting net 'n183' to pin 'mem_top_ipin_35_rd_buf2/I'.
Information: Buffering net n183. (HFS-701)
Disconnecting net 'n183' from pin 'mem_top_ipin_5_rd_buf2/I'.
Disconnecting net 'n183' from pin 'mem_top_ipin_11_rd_buf2/I'.
Disconnecting net 'n183' from pin 'mem_top_ipin_17_rd_buf2/I'.
Disconnecting net 'n183' from pin 'mem_top_ipin_22_rd_buf2/I'.
Disconnecting net 'n183' from pin 'mem_top_ipin_28_rd_buf2/I'.
Disconnecting net 'n183' from pin 'mem_top_ipin_35_rd_buf2/I'.
Creating net 'eco_net_12_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_rd_buf1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_35_rd_buf1/Z'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_5_rd_buf2/I'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_11_rd_buf2/I'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_17_rd_buf2/I'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_22_rd_buf2/I'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_28_rd_buf2/I'.
Connecting net 'eco_net_12_0' to pin 'mem_top_ipin_35_rd_buf2/I'.
Connecting net 'n183' to pin 'mem_top_ipin_35_rd_buf1/I'.
Information: Buffering net ccff_head[0]. (HFS-701)
Disconnecting net 'ccff_head[0]' from pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_13_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_13_0' to pin 'mem_top_ipin_0_del1/Z'.
Connecting net 'eco_net_13_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'ccff_head[0]' to pin 'mem_top_ipin_0_del1/I'.
Information: Buffering net eco_net_13_0. (HFS-701)
Disconnecting net 'eco_net_13_0' from pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_14_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_14_0' to pin 'mem_top_ipin_0_del2/Z'.
Connecting net 'eco_net_14_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_13_0' to pin 'mem_top_ipin_0_del2/I'.
Information: Buffering net cb_mux_size26_mem_5_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_5_ccff_tail' from pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_15_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_15_0' to pin 'mem_top_ipin_6_del2/Z'.
Connecting net 'eco_net_15_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_5_ccff_tail' to pin 'mem_top_ipin_6_del2/I'.
Information: Buffering net cb_mux_size26_mem_11_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_11_ccff_tail' from pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_16_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_16_0' to pin 'mem_top_ipin_12_del2/Z'.
Connecting net 'eco_net_16_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_11_ccff_tail' to pin 'mem_top_ipin_12_del2/I'.
Information: Buffering net cb_mux_size26_mem_17_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_17_ccff_tail' from pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_17_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_17_0' to pin 'mem_top_ipin_18_del2/Z'.
Connecting net 'eco_net_17_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_17_ccff_tail' to pin 'mem_top_ipin_18_del2/I'.
Information: Buffering net cb_mux_size26_mem_22_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_22_ccff_tail' from pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_18_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_18_0' to pin 'mem_top_ipin_23_del2/Z'.
Connecting net 'eco_net_18_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_22_ccff_tail' to pin 'mem_top_ipin_23_del2/I'.
Information: Buffering net cb_mux_size26_mem_28_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_28_ccff_tail' from pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_19_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_19_0' to pin 'mem_top_ipin_29_del2/Z'.
Connecting net 'eco_net_19_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_28_ccff_tail' to pin 'mem_top_ipin_29_del2/I'.
Information: Buffering net eco_net_14_0. (HFS-701)
Disconnecting net 'eco_net_14_0' from pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_20_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_20_0' to pin 'mem_top_ipin_0_del3_0/Z'.
Connecting net 'eco_net_20_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_14_0' to pin 'mem_top_ipin_0_del3_0/I'.
Information: Buffering net mem_top_ipin_0/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_0/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_21_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_21_0' to pin 'mem_top_ipin_0_del3_1/Z'.
Connecting net 'eco_net_21_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_0/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_0_del3_1/I'.
Information: Buffering net mem_top_ipin_0/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_0/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_22_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_22_0' to pin 'mem_top_ipin_0_del3_2/Z'.
Connecting net 'eco_net_22_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_0/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_0_del3_2/I'.
Information: Buffering net mem_top_ipin_0/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_0/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_23_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_23_0' to pin 'mem_top_ipin_0_del3_3/Z'.
Connecting net 'eco_net_23_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_0/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_0_del3_3/I'.
Information: Buffering net mem_top_ipin_0/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_0/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_24_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_0_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_24_0' to pin 'mem_top_ipin_0_del3_4/Z'.
Connecting net 'eco_net_24_0' to pin 'mem_top_ipin_0/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_0/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_0_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_0_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_0_ccff_tail' from pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_25_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_1_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_25_0' to pin 'mem_top_ipin_1_del3_0/Z'.
Connecting net 'eco_net_25_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_0_ccff_tail' to pin 'mem_top_ipin_1_del3_0/I'.
Information: Buffering net mem_top_ipin_1/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_1/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_26_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_1_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_26_0' to pin 'mem_top_ipin_1_del3_1/Z'.
Connecting net 'eco_net_26_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_1/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_1_del3_1/I'.
Information: Buffering net mem_top_ipin_1/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_1/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_27_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_1_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_27_0' to pin 'mem_top_ipin_1_del3_2/Z'.
Connecting net 'eco_net_27_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_1/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_1_del3_2/I'.
Information: Buffering net mem_top_ipin_1/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_1/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_28_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_1_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_28_0' to pin 'mem_top_ipin_1_del3_3/Z'.
Connecting net 'eco_net_28_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_1/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_1_del3_3/I'.
Information: Buffering net mem_top_ipin_1/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_1/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_29_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_1_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_29_0' to pin 'mem_top_ipin_1_del3_4/Z'.
Connecting net 'eco_net_29_0' to pin 'mem_top_ipin_1/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_1/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_1_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_1_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_1_ccff_tail' from pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_30_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_2_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_30_0' to pin 'mem_top_ipin_2_del3_0/Z'.
Connecting net 'eco_net_30_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_1_ccff_tail' to pin 'mem_top_ipin_2_del3_0/I'.
Information: Buffering net mem_top_ipin_2/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_2/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_31_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_2_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_31_0' to pin 'mem_top_ipin_2_del3_1/Z'.
Connecting net 'eco_net_31_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_2/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_2_del3_1/I'.
Information: Buffering net mem_top_ipin_2/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_2/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_32_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_2_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_32_0' to pin 'mem_top_ipin_2_del3_2/Z'.
Connecting net 'eco_net_32_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_2/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_2_del3_2/I'.
Information: Buffering net mem_top_ipin_2/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_2/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_33_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_2_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_33_0' to pin 'mem_top_ipin_2_del3_3/Z'.
Connecting net 'eco_net_33_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_2/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_2_del3_3/I'.
Information: Buffering net mem_top_ipin_2/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_2/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_34_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_2_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_34_0' to pin 'mem_top_ipin_2_del3_4/Z'.
Connecting net 'eco_net_34_0' to pin 'mem_top_ipin_2/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_2/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_2_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_2_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_2_ccff_tail' from pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_35_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_3_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_35_0' to pin 'mem_top_ipin_3_del3_0/Z'.
Connecting net 'eco_net_35_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_2_ccff_tail' to pin 'mem_top_ipin_3_del3_0/I'.
Information: Buffering net mem_top_ipin_3/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_3/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_36_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_3_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_36_0' to pin 'mem_top_ipin_3_del3_1/Z'.
Connecting net 'eco_net_36_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_3/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_3_del3_1/I'.
Information: Buffering net mem_top_ipin_3/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_3/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_37_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_3_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_37_0' to pin 'mem_top_ipin_3_del3_2/Z'.
Connecting net 'eco_net_37_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_3/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_3_del3_2/I'.
Information: Buffering net mem_top_ipin_3/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_3/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_38_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_3_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_38_0' to pin 'mem_top_ipin_3_del3_3/Z'.
Connecting net 'eco_net_38_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_3/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_3_del3_3/I'.
Information: Buffering net mem_top_ipin_3/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_3/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_39_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_3_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_39_0' to pin 'mem_top_ipin_3_del3_4/Z'.
Connecting net 'eco_net_39_0' to pin 'mem_top_ipin_3/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_3/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_3_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_3_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_3_ccff_tail' from pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_40_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_4_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_40_0' to pin 'mem_top_ipin_4_del3_0/Z'.
Connecting net 'eco_net_40_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_3_ccff_tail' to pin 'mem_top_ipin_4_del3_0/I'.
Information: Buffering net mem_top_ipin_4/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_4/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_41_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_4_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_41_0' to pin 'mem_top_ipin_4_del3_1/Z'.
Connecting net 'eco_net_41_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_4/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_4_del3_1/I'.
Information: Buffering net mem_top_ipin_4/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_4/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_42_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_4_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_42_0' to pin 'mem_top_ipin_4_del3_2/Z'.
Connecting net 'eco_net_42_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_4/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_4_del3_2/I'.
Information: Buffering net mem_top_ipin_4/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_4/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_43_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_4_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_43_0' to pin 'mem_top_ipin_4_del3_3/Z'.
Connecting net 'eco_net_43_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_4/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_4_del3_3/I'.
Information: Buffering net mem_top_ipin_4/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_4/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_44_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_4_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_44_0' to pin 'mem_top_ipin_4_del3_4/Z'.
Connecting net 'eco_net_44_0' to pin 'mem_top_ipin_4/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_4/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_4_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_4_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_4_ccff_tail' from pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_45_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_45_0' to pin 'mem_top_ipin_5_del3_0/Z'.
Connecting net 'eco_net_45_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_4_ccff_tail' to pin 'mem_top_ipin_5_del3_0/I'.
Information: Buffering net mem_top_ipin_5/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_5/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_46_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_46_0' to pin 'mem_top_ipin_5_del3_1/Z'.
Connecting net 'eco_net_46_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_5/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_5_del3_1/I'.
Information: Buffering net mem_top_ipin_5/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_5/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_47_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_47_0' to pin 'mem_top_ipin_5_del3_2/Z'.
Connecting net 'eco_net_47_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_5/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_5_del3_2/I'.
Information: Buffering net mem_top_ipin_5/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_5/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_48_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_48_0' to pin 'mem_top_ipin_5_del3_3/Z'.
Connecting net 'eco_net_48_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_5/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_5_del3_3/I'.
Information: Buffering net mem_top_ipin_5/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_5/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_49_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_5_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_49_0' to pin 'mem_top_ipin_5_del3_4/Z'.
Connecting net 'eco_net_49_0' to pin 'mem_top_ipin_5/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_5/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_5_del3_4/I'.
Information: Buffering net eco_net_15_0. (HFS-701)
Disconnecting net 'eco_net_15_0' from pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_50_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_50_0' to pin 'mem_top_ipin_6_del3_0/Z'.
Connecting net 'eco_net_50_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_15_0' to pin 'mem_top_ipin_6_del3_0/I'.
Information: Buffering net mem_top_ipin_6/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_6/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_51_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_51_0' to pin 'mem_top_ipin_6_del3_1/Z'.
Connecting net 'eco_net_51_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_6/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_6_del3_1/I'.
Information: Buffering net mem_top_ipin_6/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_6/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_52_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_52_0' to pin 'mem_top_ipin_6_del3_2/Z'.
Connecting net 'eco_net_52_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_6/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_6_del3_2/I'.
Information: Buffering net mem_top_ipin_6/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_6/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_53_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_53_0' to pin 'mem_top_ipin_6_del3_3/Z'.
Connecting net 'eco_net_53_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_6/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_6_del3_3/I'.
Information: Buffering net mem_top_ipin_6/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_6/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_54_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_6_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_54_0' to pin 'mem_top_ipin_6_del3_4/Z'.
Connecting net 'eco_net_54_0' to pin 'mem_top_ipin_6/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_6/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_6_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_6_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_6_ccff_tail' from pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_55_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_7_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_55_0' to pin 'mem_top_ipin_7_del3_0/Z'.
Connecting net 'eco_net_55_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_6_ccff_tail' to pin 'mem_top_ipin_7_del3_0/I'.
Information: Buffering net mem_top_ipin_7/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_7/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_56_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_7_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_56_0' to pin 'mem_top_ipin_7_del3_1/Z'.
Connecting net 'eco_net_56_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_7/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_7_del3_1/I'.
Information: Buffering net mem_top_ipin_7/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_7/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_57_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_7_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_57_0' to pin 'mem_top_ipin_7_del3_2/Z'.
Connecting net 'eco_net_57_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_7/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_7_del3_2/I'.
Information: Buffering net mem_top_ipin_7/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_7/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_58_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_7_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_58_0' to pin 'mem_top_ipin_7_del3_3/Z'.
Connecting net 'eco_net_58_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_7/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_7_del3_3/I'.
Information: Buffering net mem_top_ipin_7/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_7/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_59_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_7_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_59_0' to pin 'mem_top_ipin_7_del3_4/Z'.
Connecting net 'eco_net_59_0' to pin 'mem_top_ipin_7/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_7/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_7_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_7_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_7_ccff_tail' from pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_60_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_8_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_60_0' to pin 'mem_top_ipin_8_del3_0/Z'.
Connecting net 'eco_net_60_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_7_ccff_tail' to pin 'mem_top_ipin_8_del3_0/I'.
Information: Buffering net mem_top_ipin_8/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_8/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_61_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_8_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_61_0' to pin 'mem_top_ipin_8_del3_1/Z'.
Connecting net 'eco_net_61_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_8/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_8_del3_1/I'.
Information: Buffering net mem_top_ipin_8/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_8/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_62_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_8_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_62_0' to pin 'mem_top_ipin_8_del3_2/Z'.
Connecting net 'eco_net_62_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_8/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_8_del3_2/I'.
Information: Buffering net mem_top_ipin_8/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_8/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_63_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_8_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_63_0' to pin 'mem_top_ipin_8_del3_3/Z'.
Connecting net 'eco_net_63_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_8/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_8_del3_3/I'.
Information: Buffering net mem_top_ipin_8/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_8/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_64_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_8_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_64_0' to pin 'mem_top_ipin_8_del3_4/Z'.
Connecting net 'eco_net_64_0' to pin 'mem_top_ipin_8/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_8/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_8_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_8_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_8_ccff_tail' from pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_65_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_9_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_65_0' to pin 'mem_top_ipin_9_del3_0/Z'.
Connecting net 'eco_net_65_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_8_ccff_tail' to pin 'mem_top_ipin_9_del3_0/I'.
Information: Buffering net mem_top_ipin_9/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_9/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_66_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_9_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_66_0' to pin 'mem_top_ipin_9_del3_1/Z'.
Connecting net 'eco_net_66_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_9/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_9_del3_1/I'.
Information: Buffering net mem_top_ipin_9/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_9/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_67_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_9_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_67_0' to pin 'mem_top_ipin_9_del3_2/Z'.
Connecting net 'eco_net_67_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_9/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_9_del3_2/I'.
Information: Buffering net mem_top_ipin_9/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_9/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_68_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_9_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_68_0' to pin 'mem_top_ipin_9_del3_3/Z'.
Connecting net 'eco_net_68_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_9/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_9_del3_3/I'.
Information: Buffering net mem_top_ipin_9/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_9/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_69_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_9_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_69_0' to pin 'mem_top_ipin_9_del3_4/Z'.
Connecting net 'eco_net_69_0' to pin 'mem_top_ipin_9/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_9/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_9_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_9_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_9_ccff_tail' from pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_70_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_10_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_70_0' to pin 'mem_top_ipin_10_del3_0/Z'.
Connecting net 'eco_net_70_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_9_ccff_tail' to pin 'mem_top_ipin_10_del3_0/I'.
Information: Buffering net mem_top_ipin_10/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_10/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_71_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_10_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_71_0' to pin 'mem_top_ipin_10_del3_1/Z'.
Connecting net 'eco_net_71_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_10/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_10_del3_1/I'.
Information: Buffering net mem_top_ipin_10/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_10/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_72_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_10_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_72_0' to pin 'mem_top_ipin_10_del3_2/Z'.
Connecting net 'eco_net_72_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_10/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_10_del3_2/I'.
Information: Buffering net mem_top_ipin_10/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_10/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_73_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_10_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_73_0' to pin 'mem_top_ipin_10_del3_3/Z'.
Connecting net 'eco_net_73_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_10/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_10_del3_3/I'.
Information: Buffering net mem_top_ipin_10/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_10/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_74_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_10_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_74_0' to pin 'mem_top_ipin_10_del3_4/Z'.
Connecting net 'eco_net_74_0' to pin 'mem_top_ipin_10/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_10/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_10_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_10_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_10_ccff_tail' from pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_75_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_75_0' to pin 'mem_top_ipin_11_del3_0/Z'.
Connecting net 'eco_net_75_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_10_ccff_tail' to pin 'mem_top_ipin_11_del3_0/I'.
Information: Buffering net mem_top_ipin_11/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_11/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_76_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_76_0' to pin 'mem_top_ipin_11_del3_1/Z'.
Connecting net 'eco_net_76_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_11/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_11_del3_1/I'.
Information: Buffering net mem_top_ipin_11/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_11/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_77_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_77_0' to pin 'mem_top_ipin_11_del3_2/Z'.
Connecting net 'eco_net_77_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_11/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_11_del3_2/I'.
Information: Buffering net mem_top_ipin_11/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_11/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_78_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_78_0' to pin 'mem_top_ipin_11_del3_3/Z'.
Connecting net 'eco_net_78_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_11/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_11_del3_3/I'.
Information: Buffering net mem_top_ipin_11/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_11/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_79_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_11_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_79_0' to pin 'mem_top_ipin_11_del3_4/Z'.
Connecting net 'eco_net_79_0' to pin 'mem_top_ipin_11/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_11/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_11_del3_4/I'.
Information: Buffering net eco_net_16_0. (HFS-701)
Disconnecting net 'eco_net_16_0' from pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_80_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_80_0' to pin 'mem_top_ipin_12_del3_0/Z'.
Connecting net 'eco_net_80_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_16_0' to pin 'mem_top_ipin_12_del3_0/I'.
Information: Buffering net mem_top_ipin_12/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_12/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_81_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_81_0' to pin 'mem_top_ipin_12_del3_1/Z'.
Connecting net 'eco_net_81_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_12/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_12_del3_1/I'.
Information: Buffering net mem_top_ipin_12/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_12/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_82_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_82_0' to pin 'mem_top_ipin_12_del3_2/Z'.
Connecting net 'eco_net_82_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_12/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_12_del3_2/I'.
Information: Buffering net mem_top_ipin_12/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_12/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_83_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_83_0' to pin 'mem_top_ipin_12_del3_3/Z'.
Connecting net 'eco_net_83_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_12/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_12_del3_3/I'.
Information: Buffering net mem_top_ipin_12/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_12/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_84_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_12_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_84_0' to pin 'mem_top_ipin_12_del3_4/Z'.
Connecting net 'eco_net_84_0' to pin 'mem_top_ipin_12/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_12/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_12_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_12_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_12_ccff_tail' from pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_85_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_13_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_85_0' to pin 'mem_top_ipin_13_del3_0/Z'.
Connecting net 'eco_net_85_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_12_ccff_tail' to pin 'mem_top_ipin_13_del3_0/I'.
Information: Buffering net mem_top_ipin_13/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_13/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_86_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_13_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_86_0' to pin 'mem_top_ipin_13_del3_1/Z'.
Connecting net 'eco_net_86_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_13/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_13_del3_1/I'.
Information: Buffering net mem_top_ipin_13/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_13/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_87_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_13_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_87_0' to pin 'mem_top_ipin_13_del3_2/Z'.
Connecting net 'eco_net_87_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_13/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_13_del3_2/I'.
Information: Buffering net mem_top_ipin_13/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_13/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_88_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_13_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_88_0' to pin 'mem_top_ipin_13_del3_3/Z'.
Connecting net 'eco_net_88_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_13/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_13_del3_3/I'.
Information: Buffering net mem_top_ipin_13/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_13/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_89_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_13_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_89_0' to pin 'mem_top_ipin_13_del3_4/Z'.
Connecting net 'eco_net_89_0' to pin 'mem_top_ipin_13/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_13/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_13_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_13_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_13_ccff_tail' from pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_90_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_14_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_90_0' to pin 'mem_top_ipin_14_del3_0/Z'.
Connecting net 'eco_net_90_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_13_ccff_tail' to pin 'mem_top_ipin_14_del3_0/I'.
Information: Buffering net mem_top_ipin_14/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_14/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_91_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_14_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_91_0' to pin 'mem_top_ipin_14_del3_1/Z'.
Connecting net 'eco_net_91_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_14/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_14_del3_1/I'.
Information: Buffering net mem_top_ipin_14/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_14/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_92_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_14_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_92_0' to pin 'mem_top_ipin_14_del3_2/Z'.
Connecting net 'eco_net_92_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_14/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_14_del3_2/I'.
Information: Buffering net mem_top_ipin_14/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_14/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_93_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_14_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_93_0' to pin 'mem_top_ipin_14_del3_3/Z'.
Connecting net 'eco_net_93_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_14/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_14_del3_3/I'.
Information: Buffering net mem_top_ipin_14/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_14/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_94_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_14_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_94_0' to pin 'mem_top_ipin_14_del3_4/Z'.
Connecting net 'eco_net_94_0' to pin 'mem_top_ipin_14/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_14/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_14_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_14_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_14_ccff_tail' from pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_95_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_15_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_95_0' to pin 'mem_top_ipin_15_del3_0/Z'.
Connecting net 'eco_net_95_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_14_ccff_tail' to pin 'mem_top_ipin_15_del3_0/I'.
Information: Buffering net mem_top_ipin_15/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_15/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_96_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_15_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_96_0' to pin 'mem_top_ipin_15_del3_1/Z'.
Connecting net 'eco_net_96_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_15/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_15_del3_1/I'.
Information: Buffering net mem_top_ipin_15/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_15/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_97_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_15_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_97_0' to pin 'mem_top_ipin_15_del3_2/Z'.
Connecting net 'eco_net_97_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_15/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_15_del3_2/I'.
Information: Buffering net mem_top_ipin_15/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_15/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_98_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_15_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_98_0' to pin 'mem_top_ipin_15_del3_3/Z'.
Connecting net 'eco_net_98_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_15/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_15_del3_3/I'.
Information: Buffering net mem_top_ipin_15/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_15/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_99_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_15_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_99_0' to pin 'mem_top_ipin_15_del3_4/Z'.
Connecting net 'eco_net_99_0' to pin 'mem_top_ipin_15/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_15/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_15_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_15_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_15_ccff_tail' from pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_100_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_16_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_100_0' to pin 'mem_top_ipin_16_del3_0/Z'.
Connecting net 'eco_net_100_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_15_ccff_tail' to pin 'mem_top_ipin_16_del3_0/I'.
Information: Buffering net mem_top_ipin_16/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_16/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_101_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_16_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_101_0' to pin 'mem_top_ipin_16_del3_1/Z'.
Connecting net 'eco_net_101_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_16/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_16_del3_1/I'.
Information: Buffering net mem_top_ipin_16/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_16/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_102_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_16_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_102_0' to pin 'mem_top_ipin_16_del3_2/Z'.
Connecting net 'eco_net_102_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_16/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_16_del3_2/I'.
Information: Buffering net mem_top_ipin_16/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_16/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_103_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_16_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_103_0' to pin 'mem_top_ipin_16_del3_3/Z'.
Connecting net 'eco_net_103_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_16/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_16_del3_3/I'.
Information: Buffering net mem_top_ipin_16/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_16/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_104_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_16_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_104_0' to pin 'mem_top_ipin_16_del3_4/Z'.
Connecting net 'eco_net_104_0' to pin 'mem_top_ipin_16/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_16/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_16_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_16_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_16_ccff_tail' from pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_105_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_105_0' to pin 'mem_top_ipin_17_del3_0/Z'.
Connecting net 'eco_net_105_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_16_ccff_tail' to pin 'mem_top_ipin_17_del3_0/I'.
Information: Buffering net mem_top_ipin_17/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_17/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_106_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_106_0' to pin 'mem_top_ipin_17_del3_1/Z'.
Connecting net 'eco_net_106_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_17/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_17_del3_1/I'.
Information: Buffering net mem_top_ipin_17/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_17/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_107_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_107_0' to pin 'mem_top_ipin_17_del3_2/Z'.
Connecting net 'eco_net_107_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_17/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_17_del3_2/I'.
Information: Buffering net mem_top_ipin_17/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_17/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_108_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_108_0' to pin 'mem_top_ipin_17_del3_3/Z'.
Connecting net 'eco_net_108_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_17/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_17_del3_3/I'.
Information: Buffering net mem_top_ipin_17/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_17/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_109_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_17_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_109_0' to pin 'mem_top_ipin_17_del3_4/Z'.
Connecting net 'eco_net_109_0' to pin 'mem_top_ipin_17/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_17/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_17_del3_4/I'.
Information: Buffering net eco_net_17_0. (HFS-701)
Disconnecting net 'eco_net_17_0' from pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_110_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_110_0' to pin 'mem_top_ipin_18_del3_0/Z'.
Connecting net 'eco_net_110_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_17_0' to pin 'mem_top_ipin_18_del3_0/I'.
Information: Buffering net mem_top_ipin_18/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_18/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_111_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_111_0' to pin 'mem_top_ipin_18_del3_1/Z'.
Connecting net 'eco_net_111_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_18/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_18_del3_1/I'.
Information: Buffering net mem_top_ipin_18/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_18/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_112_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_112_0' to pin 'mem_top_ipin_18_del3_2/Z'.
Connecting net 'eco_net_112_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_18/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_18_del3_2/I'.
Information: Buffering net mem_top_ipin_18/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_18/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_113_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_113_0' to pin 'mem_top_ipin_18_del3_3/Z'.
Connecting net 'eco_net_113_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_18/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_18_del3_3/I'.
Information: Buffering net mem_top_ipin_18/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_18/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_114_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_18_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_114_0' to pin 'mem_top_ipin_18_del3_4/Z'.
Connecting net 'eco_net_114_0' to pin 'mem_top_ipin_18/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_18/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_18_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_18_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_18_ccff_tail' from pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_115_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_19_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_115_0' to pin 'mem_top_ipin_19_del3_0/Z'.
Connecting net 'eco_net_115_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_18_ccff_tail' to pin 'mem_top_ipin_19_del3_0/I'.
Information: Buffering net mem_top_ipin_19/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_19/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_116_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_19_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_116_0' to pin 'mem_top_ipin_19_del3_1/Z'.
Connecting net 'eco_net_116_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_19/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_19_del3_1/I'.
Information: Buffering net mem_top_ipin_19/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_19/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_117_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_19_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_117_0' to pin 'mem_top_ipin_19_del3_2/Z'.
Connecting net 'eco_net_117_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_19/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_19_del3_2/I'.
Information: Buffering net mem_top_ipin_19/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_19/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_118_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_19_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_118_0' to pin 'mem_top_ipin_19_del3_3/Z'.
Connecting net 'eco_net_118_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_19/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_19_del3_3/I'.
Information: Buffering net mem_top_ipin_19/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_19/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_119_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_19_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_119_0' to pin 'mem_top_ipin_19_del3_4/Z'.
Connecting net 'eco_net_119_0' to pin 'mem_top_ipin_19/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_19/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_19_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_19_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_19_ccff_tail' from pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_120_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_20_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_120_0' to pin 'mem_top_ipin_20_del3_0/Z'.
Connecting net 'eco_net_120_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_19_ccff_tail' to pin 'mem_top_ipin_20_del3_0/I'.
Information: Buffering net mem_top_ipin_20/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_20/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_121_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_20_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_121_0' to pin 'mem_top_ipin_20_del3_1/Z'.
Connecting net 'eco_net_121_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_20/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_20_del3_1/I'.
Information: Buffering net mem_top_ipin_20/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_20/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_122_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_20_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_122_0' to pin 'mem_top_ipin_20_del3_2/Z'.
Connecting net 'eco_net_122_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_20/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_20_del3_2/I'.
Information: Buffering net mem_top_ipin_20/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_20/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_123_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_20_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_123_0' to pin 'mem_top_ipin_20_del3_3/Z'.
Connecting net 'eco_net_123_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_20/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_20_del3_3/I'.
Information: Buffering net mem_top_ipin_20/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_20/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_124_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_20_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_124_0' to pin 'mem_top_ipin_20_del3_4/Z'.
Connecting net 'eco_net_124_0' to pin 'mem_top_ipin_20/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_20/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_20_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_20_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_20_ccff_tail' from pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_125_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_21_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_125_0' to pin 'mem_top_ipin_21_del3_0/Z'.
Connecting net 'eco_net_125_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_20_ccff_tail' to pin 'mem_top_ipin_21_del3_0/I'.
Information: Buffering net mem_top_ipin_21/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_21/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_126_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_21_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_126_0' to pin 'mem_top_ipin_21_del3_1/Z'.
Connecting net 'eco_net_126_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_21/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_21_del3_1/I'.
Information: Buffering net mem_top_ipin_21/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_21/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_127_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_21_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_127_0' to pin 'mem_top_ipin_21_del3_2/Z'.
Connecting net 'eco_net_127_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_21/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_21_del3_2/I'.
Information: Buffering net mem_top_ipin_21/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_21/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_128_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_21_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_128_0' to pin 'mem_top_ipin_21_del3_3/Z'.
Connecting net 'eco_net_128_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_21/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_21_del3_3/I'.
Information: Buffering net mem_top_ipin_21/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_21/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_129_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_21_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_129_0' to pin 'mem_top_ipin_21_del3_4/Z'.
Connecting net 'eco_net_129_0' to pin 'mem_top_ipin_21/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_21/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_21_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_21_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_21_ccff_tail' from pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_130_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_130_0' to pin 'mem_top_ipin_22_del3_0/Z'.
Connecting net 'eco_net_130_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_21_ccff_tail' to pin 'mem_top_ipin_22_del3_0/I'.
Information: Buffering net mem_top_ipin_22/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_22/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_131_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_131_0' to pin 'mem_top_ipin_22_del3_1/Z'.
Connecting net 'eco_net_131_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_22/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_22_del3_1/I'.
Information: Buffering net mem_top_ipin_22/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_22/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_132_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_132_0' to pin 'mem_top_ipin_22_del3_2/Z'.
Connecting net 'eco_net_132_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_22/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_22_del3_2/I'.
Information: Buffering net mem_top_ipin_22/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_22/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_133_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_133_0' to pin 'mem_top_ipin_22_del3_3/Z'.
Connecting net 'eco_net_133_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_22/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_22_del3_3/I'.
Information: Buffering net mem_top_ipin_22/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_22/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_134_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_22_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_134_0' to pin 'mem_top_ipin_22_del3_4/Z'.
Connecting net 'eco_net_134_0' to pin 'mem_top_ipin_22/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_22/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_22_del3_4/I'.
Information: Buffering net eco_net_18_0. (HFS-701)
Disconnecting net 'eco_net_18_0' from pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_135_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_135_0' to pin 'mem_top_ipin_23_del3_0/Z'.
Connecting net 'eco_net_135_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_18_0' to pin 'mem_top_ipin_23_del3_0/I'.
Information: Buffering net mem_top_ipin_23/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_23/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_136_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_136_0' to pin 'mem_top_ipin_23_del3_1/Z'.
Connecting net 'eco_net_136_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_23/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_23_del3_1/I'.
Information: Buffering net mem_top_ipin_23/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_23/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_137_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_137_0' to pin 'mem_top_ipin_23_del3_2/Z'.
Connecting net 'eco_net_137_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_23/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_23_del3_2/I'.
Information: Buffering net mem_top_ipin_23/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_23/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_138_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_138_0' to pin 'mem_top_ipin_23_del3_3/Z'.
Connecting net 'eco_net_138_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_23/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_23_del3_3/I'.
Information: Buffering net mem_top_ipin_23/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_23/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_139_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_23_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_139_0' to pin 'mem_top_ipin_23_del3_4/Z'.
Connecting net 'eco_net_139_0' to pin 'mem_top_ipin_23/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_23/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_23_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_23_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_23_ccff_tail' from pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_140_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_24_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_140_0' to pin 'mem_top_ipin_24_del3_0/Z'.
Connecting net 'eco_net_140_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_23_ccff_tail' to pin 'mem_top_ipin_24_del3_0/I'.
Information: Buffering net mem_top_ipin_24/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_24/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_141_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_24_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_141_0' to pin 'mem_top_ipin_24_del3_1/Z'.
Connecting net 'eco_net_141_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_24/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_24_del3_1/I'.
Information: Buffering net mem_top_ipin_24/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_24/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_142_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_24_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_142_0' to pin 'mem_top_ipin_24_del3_2/Z'.
Connecting net 'eco_net_142_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_24/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_24_del3_2/I'.
Information: Buffering net mem_top_ipin_24/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_24/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_143_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_24_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_143_0' to pin 'mem_top_ipin_24_del3_3/Z'.
Connecting net 'eco_net_143_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_24/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_24_del3_3/I'.
Information: Buffering net mem_top_ipin_24/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_24/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_144_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_24_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_144_0' to pin 'mem_top_ipin_24_del3_4/Z'.
Connecting net 'eco_net_144_0' to pin 'mem_top_ipin_24/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_24/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_24_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_24_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_24_ccff_tail' from pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_145_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_25_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_145_0' to pin 'mem_top_ipin_25_del3_0/Z'.
Connecting net 'eco_net_145_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_24_ccff_tail' to pin 'mem_top_ipin_25_del3_0/I'.
Information: Buffering net mem_top_ipin_25/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_25/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_146_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_25_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_146_0' to pin 'mem_top_ipin_25_del3_1/Z'.
Connecting net 'eco_net_146_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_25/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_25_del3_1/I'.
Information: Buffering net mem_top_ipin_25/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_25/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_147_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_25_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_147_0' to pin 'mem_top_ipin_25_del3_2/Z'.
Connecting net 'eco_net_147_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_25/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_25_del3_2/I'.
Information: Buffering net mem_top_ipin_25/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_25/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_148_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_25_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_148_0' to pin 'mem_top_ipin_25_del3_3/Z'.
Connecting net 'eco_net_148_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_25/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_25_del3_3/I'.
Information: Buffering net mem_top_ipin_25/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_25/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_149_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_25_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_149_0' to pin 'mem_top_ipin_25_del3_4/Z'.
Connecting net 'eco_net_149_0' to pin 'mem_top_ipin_25/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_25/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_25_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_25_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_25_ccff_tail' from pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_150_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_26_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_150_0' to pin 'mem_top_ipin_26_del3_0/Z'.
Connecting net 'eco_net_150_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_25_ccff_tail' to pin 'mem_top_ipin_26_del3_0/I'.
Information: Buffering net mem_top_ipin_26/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_26/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_151_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_26_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_151_0' to pin 'mem_top_ipin_26_del3_1/Z'.
Connecting net 'eco_net_151_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_26/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_26_del3_1/I'.
Information: Buffering net mem_top_ipin_26/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_26/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_152_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_26_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_152_0' to pin 'mem_top_ipin_26_del3_2/Z'.
Connecting net 'eco_net_152_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_26/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_26_del3_2/I'.
Information: Buffering net mem_top_ipin_26/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_26/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_153_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_26_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_153_0' to pin 'mem_top_ipin_26_del3_3/Z'.
Connecting net 'eco_net_153_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_26/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_26_del3_3/I'.
Information: Buffering net mem_top_ipin_26/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_26/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_154_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_26_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_154_0' to pin 'mem_top_ipin_26_del3_4/Z'.
Connecting net 'eco_net_154_0' to pin 'mem_top_ipin_26/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_26/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_26_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_26_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_26_ccff_tail' from pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_155_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_27_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_155_0' to pin 'mem_top_ipin_27_del3_0/Z'.
Connecting net 'eco_net_155_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_26_ccff_tail' to pin 'mem_top_ipin_27_del3_0/I'.
Information: Buffering net mem_top_ipin_27/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_27/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_156_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_27_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_156_0' to pin 'mem_top_ipin_27_del3_1/Z'.
Connecting net 'eco_net_156_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_27/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_27_del3_1/I'.
Information: Buffering net mem_top_ipin_27/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_27/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_157_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_27_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_157_0' to pin 'mem_top_ipin_27_del3_2/Z'.
Connecting net 'eco_net_157_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_27/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_27_del3_2/I'.
Information: Buffering net mem_top_ipin_27/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_27/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_158_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_27_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_158_0' to pin 'mem_top_ipin_27_del3_3/Z'.
Connecting net 'eco_net_158_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_27/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_27_del3_3/I'.
Information: Buffering net mem_top_ipin_27/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_27/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_159_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_27_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_159_0' to pin 'mem_top_ipin_27_del3_4/Z'.
Connecting net 'eco_net_159_0' to pin 'mem_top_ipin_27/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_27/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_27_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_27_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_27_ccff_tail' from pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_160_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_160_0' to pin 'mem_top_ipin_28_del3_0/Z'.
Connecting net 'eco_net_160_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_27_ccff_tail' to pin 'mem_top_ipin_28_del3_0/I'.
Information: Buffering net mem_top_ipin_28/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_28/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_161_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_161_0' to pin 'mem_top_ipin_28_del3_1/Z'.
Connecting net 'eco_net_161_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_28/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_28_del3_1/I'.
Information: Buffering net mem_top_ipin_28/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_28/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_162_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_162_0' to pin 'mem_top_ipin_28_del3_2/Z'.
Connecting net 'eco_net_162_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_28/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_28_del3_2/I'.
Information: Buffering net mem_top_ipin_28/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_28/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_163_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_163_0' to pin 'mem_top_ipin_28_del3_3/Z'.
Connecting net 'eco_net_163_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_28/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_28_del3_3/I'.
Information: Buffering net mem_top_ipin_28/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_28/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_164_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_28_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_164_0' to pin 'mem_top_ipin_28_del3_4/Z'.
Connecting net 'eco_net_164_0' to pin 'mem_top_ipin_28/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_28/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_28_del3_4/I'.
Information: Buffering net eco_net_19_0. (HFS-701)
Disconnecting net 'eco_net_19_0' from pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_165_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_165_0' to pin 'mem_top_ipin_29_del3_0/Z'.
Connecting net 'eco_net_165_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'eco_net_19_0' to pin 'mem_top_ipin_29_del3_0/I'.
Information: Buffering net mem_top_ipin_29/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_29/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_166_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_166_0' to pin 'mem_top_ipin_29_del3_1/Z'.
Connecting net 'eco_net_166_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_29/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_29_del3_1/I'.
Information: Buffering net mem_top_ipin_29/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_29/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_167_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_167_0' to pin 'mem_top_ipin_29_del3_2/Z'.
Connecting net 'eco_net_167_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_29/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_29_del3_2/I'.
Information: Buffering net mem_top_ipin_29/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_29/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_168_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_168_0' to pin 'mem_top_ipin_29_del3_3/Z'.
Connecting net 'eco_net_168_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_29/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_29_del3_3/I'.
Information: Buffering net mem_top_ipin_29/EFPGA_CCFF_3_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_29/EFPGA_CCFF_3_Q' from pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/D'.
Creating net 'eco_net_169_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_29_del3_4' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_169_0' to pin 'mem_top_ipin_29_del3_4/Z'.
Connecting net 'eco_net_169_0' to pin 'mem_top_ipin_29/EFPGA_CCFF_4_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_29/EFPGA_CCFF_3_Q' to pin 'mem_top_ipin_29_del3_4/I'.
Information: Buffering net cb_mux_size26_mem_29_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size26_mem_29_ccff_tail' from pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_170_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_30_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_170_0' to pin 'mem_top_ipin_30_del3_0/Z'.
Connecting net 'eco_net_170_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size26_mem_29_ccff_tail' to pin 'mem_top_ipin_30_del3_0/I'.
Information: Buffering net mem_top_ipin_30/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_30/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_171_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_30_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_171_0' to pin 'mem_top_ipin_30_del3_1/Z'.
Connecting net 'eco_net_171_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_30/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_30_del3_1/I'.
Information: Buffering net mem_top_ipin_30/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_30/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_172_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_30_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_172_0' to pin 'mem_top_ipin_30_del3_2/Z'.
Connecting net 'eco_net_172_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_30/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_30_del3_2/I'.
Information: Buffering net mem_top_ipin_30/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_30/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_173_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_30_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_173_0' to pin 'mem_top_ipin_30_del3_3/Z'.
Connecting net 'eco_net_173_0' to pin 'mem_top_ipin_30/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_30/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_30_del3_3/I'.
Information: Buffering net cb_mux_size8_mem_0_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size8_mem_0_ccff_tail' from pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_174_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_31_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_174_0' to pin 'mem_top_ipin_31_del3_0/Z'.
Connecting net 'eco_net_174_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size8_mem_0_ccff_tail' to pin 'mem_top_ipin_31_del3_0/I'.
Information: Buffering net mem_top_ipin_31/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_31/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_175_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_31_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_175_0' to pin 'mem_top_ipin_31_del3_1/Z'.
Connecting net 'eco_net_175_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_31/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_31_del3_1/I'.
Information: Buffering net mem_top_ipin_31/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_31/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_176_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_31_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_176_0' to pin 'mem_top_ipin_31_del3_2/Z'.
Connecting net 'eco_net_176_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_31/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_31_del3_2/I'.
Information: Buffering net mem_top_ipin_31/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_31/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_177_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_31_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_177_0' to pin 'mem_top_ipin_31_del3_3/Z'.
Connecting net 'eco_net_177_0' to pin 'mem_top_ipin_31/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_31/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_31_del3_3/I'.
Information: Buffering net cb_mux_size8_mem_1_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size8_mem_1_ccff_tail' from pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_178_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_32_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_178_0' to pin 'mem_top_ipin_32_del3_0/Z'.
Connecting net 'eco_net_178_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size8_mem_1_ccff_tail' to pin 'mem_top_ipin_32_del3_0/I'.
Information: Buffering net mem_top_ipin_32/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_32/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_179_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_32_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_179_0' to pin 'mem_top_ipin_32_del3_1/Z'.
Connecting net 'eco_net_179_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_32/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_32_del3_1/I'.
Information: Buffering net mem_top_ipin_32/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_32/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_180_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_32_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_180_0' to pin 'mem_top_ipin_32_del3_2/Z'.
Connecting net 'eco_net_180_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_32/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_32_del3_2/I'.
Information: Buffering net mem_top_ipin_32/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_32/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_181_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_32_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_181_0' to pin 'mem_top_ipin_32_del3_3/Z'.
Connecting net 'eco_net_181_0' to pin 'mem_top_ipin_32/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_32/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_32_del3_3/I'.
Information: Buffering net cb_mux_size8_mem_2_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size8_mem_2_ccff_tail' from pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_182_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_33_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_182_0' to pin 'mem_top_ipin_33_del3_0/Z'.
Connecting net 'eco_net_182_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size8_mem_2_ccff_tail' to pin 'mem_top_ipin_33_del3_0/I'.
Information: Buffering net mem_top_ipin_33/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_33/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_183_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_33_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_183_0' to pin 'mem_top_ipin_33_del3_1/Z'.
Connecting net 'eco_net_183_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_33/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_33_del3_1/I'.
Information: Buffering net mem_top_ipin_33/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_33/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_184_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_33_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_184_0' to pin 'mem_top_ipin_33_del3_2/Z'.
Connecting net 'eco_net_184_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_33/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_33_del3_2/I'.
Information: Buffering net mem_top_ipin_33/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_33/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_185_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_33_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_185_0' to pin 'mem_top_ipin_33_del3_3/Z'.
Connecting net 'eco_net_185_0' to pin 'mem_top_ipin_33/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_33/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_33_del3_3/I'.
Information: Buffering net cb_mux_size8_mem_3_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size8_mem_3_ccff_tail' from pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_186_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_34_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_186_0' to pin 'mem_top_ipin_34_del3_0/Z'.
Connecting net 'eco_net_186_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size8_mem_3_ccff_tail' to pin 'mem_top_ipin_34_del3_0/I'.
Information: Buffering net mem_top_ipin_34/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_34/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_187_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_34_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_187_0' to pin 'mem_top_ipin_34_del3_1/Z'.
Connecting net 'eco_net_187_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_34/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_34_del3_1/I'.
Information: Buffering net mem_top_ipin_34/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_34/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_188_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_34_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_188_0' to pin 'mem_top_ipin_34_del3_2/Z'.
Connecting net 'eco_net_188_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_34/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_34_del3_2/I'.
Information: Buffering net mem_top_ipin_34/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_34/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_189_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_34_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_189_0' to pin 'mem_top_ipin_34_del3_3/Z'.
Connecting net 'eco_net_189_0' to pin 'mem_top_ipin_34/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_34/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_34_del3_3/I'.
Information: Buffering net cb_mux_size8_mem_4_ccff_tail. (HFS-701)
Disconnecting net 'cb_mux_size8_mem_4_ccff_tail' from pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/D'.
Creating net 'eco_net_190_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_del3_0' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_190_0' to pin 'mem_top_ipin_35_del3_0/Z'.
Connecting net 'eco_net_190_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_0_/q_reg_reg/D'.
Connecting net 'cb_mux_size8_mem_4_ccff_tail' to pin 'mem_top_ipin_35_del3_0/I'.
Information: Buffering net mem_top_ipin_35/EFPGA_CCFF_0_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_35/EFPGA_CCFF_0_Q' from pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/D'.
Creating net 'eco_net_191_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_del3_1' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_191_0' to pin 'mem_top_ipin_35_del3_1/Z'.
Connecting net 'eco_net_191_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_1_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_35/EFPGA_CCFF_0_Q' to pin 'mem_top_ipin_35_del3_1/I'.
Information: Buffering net mem_top_ipin_35/EFPGA_CCFF_1_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_35/EFPGA_CCFF_1_Q' from pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/D'.
Creating net 'eco_net_192_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_del3_2' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_192_0' to pin 'mem_top_ipin_35_del3_2/Z'.
Connecting net 'eco_net_192_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_2_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_35/EFPGA_CCFF_1_Q' to pin 'mem_top_ipin_35_del3_2/I'.
Information: Buffering net mem_top_ipin_35/EFPGA_CCFF_2_Q. (HFS-701)
Disconnecting net 'mem_top_ipin_35/EFPGA_CCFF_2_Q' from pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/D'.
Creating net 'eco_net_193_0' in design 'cbx_5__config_group_mem_size174'.
Creating cell 'mem_top_ipin_35_del3_3' in design 'cbx_5__config_group_mem_size174'.
Connecting net 'eco_net_193_0' to pin 'mem_top_ipin_35_del3_3/Z'.
Connecting net 'eco_net_193_0' to pin 'mem_top_ipin_35/EFPGA_CCFF_3_/q_reg_reg/D'.
Connecting net 'mem_top_ipin_35/EFPGA_CCFF_2_Q' to pin 'mem_top_ipin_35_del3_3/I'.
Current design is 'cbx_5_'.
No target library subset  is set on design cbx_5_.
Information: 'BUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Current design is 'cbx_5_'.
Information: Updating graph... (UID-83)
Warning: Can't find ports matching '*_subtile_0__pin_I*_1_' in design 'cbx_5_'. (UID-95)
Information: 'BUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_22/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_20/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_18/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_16/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_14/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_12/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_10/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_8/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_6/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_4/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_2/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' from pin 'mux_top_ipin_0/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Creating net 'eco_net' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a' in design 'cbx_5_'.
Connecting net 'eco_net' to pin 'cb_mux_buf_a/Z'.
Connecting net 'eco_net' to pin 'mux_top_ipin_22/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_20/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_18/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_16/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_14/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_12/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_10/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_8/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_6/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_4/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_2/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net' to pin 'mux_top_ipin_0/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_2_[0]' to pin 'cb_mux_buf_a/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_23/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_22/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_21/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_20/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_19/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_18/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_17/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_16/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_15/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_14/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_13/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_12/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_11/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_10/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_9/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_8/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_7/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_6/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_5/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_4/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_3/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_2/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_1/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' from pin 'mux_top_ipin_0/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_1' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_1' in design 'cbx_5_'.
Connecting net 'eco_net_193_1' to pin 'cb_mux_buf_a_1/Z'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_23/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_22/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_21/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_20/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_19/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_18/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_17/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_16/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_15/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_14/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_13/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_12/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_11/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_10/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_9/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_8/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_7/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_6/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_5/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_4/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_3/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_2/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_1/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_1' to pin 'mux_top_ipin_0/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_3_[0]' to pin 'cb_mux_buf_a_1/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_29/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_28/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_27/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_26/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_25/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_24/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_23/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_22/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_21/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_20/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_19/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_18/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_17/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_16/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_15/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_14/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_13/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_12/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_11/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_10/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_9/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_8/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_7/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_6/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_5/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_4/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_3/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_2/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_1/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' from pin 'mux_top_ipin_0/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_2' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_2' in design 'cbx_5_'.
Connecting net 'eco_net_193_2' to pin 'cb_mux_buf_a_2/Z'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_29/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_28/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_27/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_26/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_25/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_24/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_23/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_22/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_21/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_20/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_19/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_18/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_17/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_16/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_15/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_14/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_13/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_12/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_11/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_10/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_9/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_8/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_7/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_6/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_5/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_4/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_3/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_2/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_1/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_2' to pin 'mux_top_ipin_0/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]' to pin 'cb_mux_buf_a_2/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_29/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_28/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_27/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_26/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_25/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_24/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_23/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_22/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_21/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_20/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_19/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_18/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_17/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_16/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_15/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_14/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_13/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_12/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_11/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_10/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_9/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_8/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_7/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_6/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_5/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_4/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_3/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_2/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_1/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' from pin 'mux_top_ipin_0/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_3' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_3' in design 'cbx_5_'.
Connecting net 'eco_net_193_3' to pin 'cb_mux_buf_a_3/Z'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_29/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_28/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_27/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_26/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_25/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_24/mux_l1_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_23/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_22/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_21/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_20/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_19/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_18/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_17/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_16/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_15/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_14/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_13/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_12/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_11/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_10/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_9/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_8/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_7/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_6/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_5/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_4/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_3/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_2/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_1/mux_l1_in_3_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_3' to pin 'mux_top_ipin_0/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_4_[0]' to pin 'cb_mux_buf_a_3/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_29/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_28/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_27/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_26/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_25/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_24/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_23/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_22/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_21/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_20/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_19/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_18/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_17/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_16/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_15/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_14/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_13/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_12/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_11/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_10/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_9/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_8/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_7/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_6/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_5/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_4/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_3/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_2/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_1/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' from pin 'mux_top_ipin_0/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_4' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_4' in design 'cbx_5_'.
Connecting net 'eco_net_193_4' to pin 'cb_mux_buf_a_4/Z'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_29/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_28/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_27/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_26/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_25/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_24/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_23/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_22/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_21/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_20/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_19/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_18/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_17/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_16/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_15/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_14/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_13/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_12/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_11/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_10/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_9/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_8/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_7/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_6/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_5/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_4/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_3/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_2/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_1/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_4' to pin 'mux_top_ipin_0/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_7_[0]' to pin 'cb_mux_buf_a_4/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_29/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_28/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_27/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_26/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_25/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_24/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_23/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_22/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_21/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_20/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_19/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_18/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_17/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_16/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_15/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_14/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_13/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_12/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_11/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_10/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_9/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_8/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_7/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_6/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_5/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_4/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_3/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_2/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_1/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' from pin 'mux_top_ipin_0/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_5' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_5' in design 'cbx_5_'.
Connecting net 'eco_net_193_5' to pin 'cb_mux_buf_a_5/Z'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_29/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_28/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_27/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_26/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_25/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_24/mux_l1_in_4_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_23/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_22/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_21/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_20/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_19/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_18/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_17/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_16/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_15/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_14/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_13/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_12/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_11/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_10/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_9/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_8/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_7/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_6/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_5/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_4/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_3/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_2/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_1/mux_l1_in_4_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_5' to pin 'mux_top_ipin_0/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_6_[0]' to pin 'cb_mux_buf_a_5/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_29/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_28/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_27/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_26/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_25/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_24/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_23/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_22/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_21/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_20/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_19/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_18/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_17/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_16/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_15/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_14/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_13/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_12/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_11/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_10/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_9/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_8/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_7/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_6/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_5/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_4/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_3/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_2/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_1/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' from pin 'mux_top_ipin_0/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_6' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_6' in design 'cbx_5_'.
Connecting net 'eco_net_193_6' to pin 'cb_mux_buf_a_6/Z'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_29/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_28/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_27/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_26/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_25/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_24/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_23/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_22/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_21/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_20/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_19/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_18/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_17/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_16/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_15/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_14/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_13/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_12/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_11/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_10/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_9/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_8/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_7/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_6/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_5/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_4/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_3/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_2/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_1/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_6' to pin 'mux_top_ipin_0/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]' to pin 'cb_mux_buf_a_6/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_29/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_28/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_27/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_26/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_25/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_24/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_23/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_22/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_21/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_20/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_19/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_18/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_17/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_16/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_15/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_14/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_13/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_12/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_11/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_10/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_9/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_8/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_7/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_6/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_5/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_4/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_3/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_2/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_1/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' from pin 'mux_top_ipin_0/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_7' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_7' in design 'cbx_5_'.
Connecting net 'eco_net_193_7' to pin 'cb_mux_buf_a_7/Z'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_29/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_28/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_27/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_26/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_25/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_24/mux_l1_in_5_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_23/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_22/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_21/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_20/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_19/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_18/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_17/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_16/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_15/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_14/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_13/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_12/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_11/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_10/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_9/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_8/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_7/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_6/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_5/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_4/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_3/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_2/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_1/mux_l1_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_7' to pin 'mux_top_ipin_0/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_8_[0]' to pin 'cb_mux_buf_a_7/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_29/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_28/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_27/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_26/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_25/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_24/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_23/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_22/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_21/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_20/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_19/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_18/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_17/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_16/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_15/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_14/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_13/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_12/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_11/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_10/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_9/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_8/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_7/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_6/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_5/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_4/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_3/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_2/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_1/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' from pin 'mux_top_ipin_0/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_8' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_8' in design 'cbx_5_'.
Connecting net 'eco_net_193_8' to pin 'cb_mux_buf_a_8/Z'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_29/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_28/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_27/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_26/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_25/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_24/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_23/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_22/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_21/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_20/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_19/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_18/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_17/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_16/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_15/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_14/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_13/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_12/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_11/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_10/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_9/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_8/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_7/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_6/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_5/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_4/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_3/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_2/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_1/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_8' to pin 'mux_top_ipin_0/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_11_[0]' to pin 'cb_mux_buf_a_8/I'.
Information: Buffering net bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]. (HFS-701)
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_29/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_28/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_27/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_26/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_25/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_24/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_23/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_22/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_21/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_20/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_19/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_18/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_17/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_16/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_15/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_14/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_13/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_12/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_11/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_10/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_9/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_8/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_7/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_6/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_5/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_4/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_3/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_2/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_1/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' from pin 'mux_top_ipin_0/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_9' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_9' in design 'cbx_5_'.
Connecting net 'eco_net_193_9' to pin 'cb_mux_buf_a_9/Z'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_29/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_28/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_27/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_26/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_25/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_24/mux_l1_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_23/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_22/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_21/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_20/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_19/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_18/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_17/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_16/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_15/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_14/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_13/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_12/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_11/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_10/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_9/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_8/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_7/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_6/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_5/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_4/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_3/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_2/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_1/mux_l1_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_9' to pin 'mux_top_ipin_0/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'bottom_grid_right_width_0_height_0_subtile_0__pin_O_10_[0]' to pin 'cb_mux_buf_a_9/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_29/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_28/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_27/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_26/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_25/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_24/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_23/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_22/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_21/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_20/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_19/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_18/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_17/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_16/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_15/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_14/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_13/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_12/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_11/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_10/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_9/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_8/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_7/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_6/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_5/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_4/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_3/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_2/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_1/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' from pin 'mux_top_ipin_0/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_10' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_10' in design 'cbx_5_'.
Connecting net 'eco_net_193_10' to pin 'cb_mux_buf_a_10/Z'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_29/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_28/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_27/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_26/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_25/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_24/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_23/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_22/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_21/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_20/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_19/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_18/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_17/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_16/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_15/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_14/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_13/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_12/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_11/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_10/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_9/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_8/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_7/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_6/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_5/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_4/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_3/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_2/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_1/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_10' to pin 'mux_top_ipin_0/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_13_[0]' to pin 'cb_mux_buf_a_10/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_29/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_28/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_27/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_26/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_25/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_24/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_23/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_22/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_21/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_20/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_19/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_18/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_17/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_16/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_15/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_14/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_13/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_12/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_11/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_10/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_9/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_8/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_7/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_6/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_5/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_4/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_3/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_2/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_1/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' from pin 'mux_top_ipin_0/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_11' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_11' in design 'cbx_5_'.
Connecting net 'eco_net_193_11' to pin 'cb_mux_buf_a_11/Z'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_29/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_28/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_27/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_26/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_25/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_24/mux_l1_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_23/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_22/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_21/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_20/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_19/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_18/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_17/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_16/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_15/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_14/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_13/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_12/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_11/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_10/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_9/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_8/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_7/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_6/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_5/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_4/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_3/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_2/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_1/mux_l1_in_7_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_11' to pin 'mux_top_ipin_0/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]' to pin 'cb_mux_buf_a_11/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_29/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_28/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_27/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_26/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_25/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_24/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_23/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_22/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_21/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_20/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_19/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_18/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_17/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_16/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_15/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_14/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_13/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_12/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_11/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_10/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_9/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_8/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_7/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_6/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_5/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_4/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_3/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_2/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_1/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' from pin 'mux_top_ipin_0/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_12' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_12' in design 'cbx_5_'.
Connecting net 'eco_net_193_12' to pin 'cb_mux_buf_a_12/Z'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_29/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_28/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_27/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_26/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_25/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_24/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_23/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_22/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_21/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_20/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_19/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_18/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_17/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_16/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_15/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_14/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_13/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_12/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_11/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_10/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_9/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_8/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_7/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_6/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_5/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_4/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_3/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_2/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_1/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_12' to pin 'mux_top_ipin_0/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]' to pin 'cb_mux_buf_a_12/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_29/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_28/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_27/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_26/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_25/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_24/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_23/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_22/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_21/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_20/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_19/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_18/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_17/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_16/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_15/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_14/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_13/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_12/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_11/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_10/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_9/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_8/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_7/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_6/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_5/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_4/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_3/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_2/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_1/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' from pin 'mux_top_ipin_0/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_13' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_13' in design 'cbx_5_'.
Connecting net 'eco_net_193_13' to pin 'cb_mux_buf_a_13/Z'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_29/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_28/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_27/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_26/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_25/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_24/mux_l1_in_8_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_23/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_22/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_21/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_20/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_19/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_18/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_17/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_16/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_15/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_14/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_13/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_12/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_11/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_10/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_9/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_8/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_7/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_6/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_5/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_4/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_3/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_2/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_1/mux_l1_in_8_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_13' to pin 'mux_top_ipin_0/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_14_[0]' to pin 'cb_mux_buf_a_13/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_29/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_28/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_27/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_26/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_25/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_24/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_23/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_22/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_21/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_20/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_19/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_18/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_17/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_16/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_15/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_14/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_13/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_12/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_11/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_10/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_9/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_8/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_7/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_6/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_5/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_4/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_3/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_2/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_1/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' from pin 'mux_top_ipin_0/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_14' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_14' in design 'cbx_5_'.
Connecting net 'eco_net_193_14' to pin 'cb_mux_buf_a_14/Z'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_29/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_28/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_27/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_26/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_25/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_24/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_23/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_22/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_21/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_20/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_19/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_18/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_17/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_16/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_15/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_14/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_13/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_12/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_11/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_10/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_9/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_8/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_7/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_6/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_5/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_4/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_3/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_2/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_1/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_14' to pin 'mux_top_ipin_0/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_17_[0]' to pin 'cb_mux_buf_a_14/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_29/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_28/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_27/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_26/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_25/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_24/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_23/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_22/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_21/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_20/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_19/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_18/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_17/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_16/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_15/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_14/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_13/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_12/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_11/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_10/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_9/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_8/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_7/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_6/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_5/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_4/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_3/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_2/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_1/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' from pin 'mux_top_ipin_0/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_15' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_15' in design 'cbx_5_'.
Connecting net 'eco_net_193_15' to pin 'cb_mux_buf_a_15/Z'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_29/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_28/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_27/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_26/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_25/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_24/mux_l1_in_9_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_23/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_22/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_21/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_20/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_19/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_18/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_17/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_16/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_15/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_14/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_13/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_12/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_11/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_10/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_9/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_8/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_7/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_6/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_5/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_4/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_3/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_2/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_1/mux_l1_in_9_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_15' to pin 'mux_top_ipin_0/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]' to pin 'cb_mux_buf_a_15/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_29/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_28/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_27/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_26/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_25/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_24/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_23/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_22/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_21/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_20/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_19/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_18/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_17/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_16/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_15/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_14/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_13/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_12/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_11/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_10/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_9/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_8/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_7/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_6/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_5/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_4/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_3/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_2/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_1/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' from pin 'mux_top_ipin_0/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_16' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_16' in design 'cbx_5_'.
Connecting net 'eco_net_193_16' to pin 'cb_mux_buf_a_16/Z'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_29/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_28/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_27/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_26/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_25/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_24/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_23/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_22/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_21/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_20/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_19/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_18/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_17/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_16/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_15/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_14/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_13/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_12/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_11/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_10/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_9/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_8/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_7/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_6/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_5/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_4/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_3/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_2/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_1/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_16' to pin 'mux_top_ipin_0/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_19_[0]' to pin 'cb_mux_buf_a_16/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_29/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_28/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_27/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_26/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_25/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_24/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_23/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_22/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_21/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_20/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_19/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_18/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_17/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_16/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_15/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_14/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_13/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_12/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_11/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_10/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_9/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_8/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_7/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_6/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_5/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_4/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_3/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_2/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_1/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' from pin 'mux_top_ipin_0/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_17' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_17' in design 'cbx_5_'.
Connecting net 'eco_net_193_17' to pin 'cb_mux_buf_a_17/Z'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_29/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_28/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_27/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_26/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_25/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_24/mux_l1_in_10_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_23/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_22/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_21/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_20/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_19/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_18/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_17/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_16/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_15/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_14/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_13/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_12/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_11/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_10/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_9/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_8/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_7/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_6/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_5/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_4/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_3/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_2/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_1/mux_l1_in_10_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_17' to pin 'mux_top_ipin_0/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_18_[0]' to pin 'cb_mux_buf_a_17/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_29/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_28/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_27/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_26/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_25/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_24/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_23/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_22/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_21/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_20/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_19/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_18/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_17/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_16/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_15/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_14/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_13/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_12/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_11/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_10/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_9/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_8/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_7/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_6/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_5/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_4/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_3/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_2/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_1/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' from pin 'mux_top_ipin_0/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Creating net 'eco_net_193_18' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_18' in design 'cbx_5_'.
Connecting net 'eco_net_193_18' to pin 'cb_mux_buf_a_18/Z'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_29/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_28/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_27/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_26/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_25/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_24/mux_l2_in_5_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_23/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_22/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_21/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_20/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_19/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_18/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_17/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_16/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_15/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_14/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_13/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_12/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_11/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_10/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_9/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_8/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_7/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_6/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_5/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_4/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_3/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_2/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_1/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_18' to pin 'mux_top_ipin_0/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_20_[0]' to pin 'cb_mux_buf_a_18/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_29/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_28/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_27/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_26/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_25/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_24/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_23/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_21/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_19/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_17/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_15/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_13/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_11/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_9/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_7/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_5/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_3/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' from pin 'mux_top_ipin_1/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_19' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_19' in design 'cbx_5_'.
Connecting net 'eco_net_193_19' to pin 'cb_mux_buf_a_19/Z'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_29/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_28/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_27/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_26/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_25/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_24/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_23/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_21/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_19/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_17/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_15/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_13/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_11/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_9/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_7/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_5/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_3/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_19' to pin 'mux_top_ipin_1/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_22_[0]' to pin 'cb_mux_buf_a_19/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_29/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_28/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_27/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_26/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_25/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_24/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_23/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_22/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_21/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_20/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_19/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_18/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_17/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_16/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_15/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_14/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_13/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_12/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_11/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_10/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_9/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_8/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_7/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_6/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_5/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_4/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_3/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_2/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_1/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' from pin 'mux_top_ipin_0/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_20' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_20' in design 'cbx_5_'.
Connecting net 'eco_net_193_20' to pin 'cb_mux_buf_a_20/Z'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_29/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_28/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_27/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_26/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_25/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_24/mux_l2_in_6_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_23/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_22/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_21/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_20/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_19/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_18/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_17/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_16/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_15/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_14/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_13/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_12/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_11/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_10/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_9/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_8/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_7/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_6/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_5/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_4/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_3/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_2/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_1/mux_l2_in_6_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_193_20' to pin 'mux_top_ipin_0/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_21_[0]' to pin 'cb_mux_buf_a_20/I'.
Information: Buffering net left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]. (HFS-701)
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_29/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_28/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_27/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_26/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_25/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Disconnecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' from pin 'mux_top_ipin_24/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Creating net 'eco_net_193_21' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_a_21' in design 'cbx_5_'.
Connecting net 'eco_net_193_21' to pin 'cb_mux_buf_a_21/Z'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_29/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_28/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_27/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_26/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_25/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_21' to pin 'mux_top_ipin_24/mux_l2_in_7_/MUX2_STD_CELL/I1'.
Connecting net 'left_grid_top_width_0_height_0_subtile_0__pin_O_23_[0]' to pin 'cb_mux_buf_a_21/I'.
Warning: Can't find ports matching 'chan*top*in[32]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[32]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[33]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[33]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[34]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[34]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[35]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[35]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[36]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[36]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[37]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[37]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[38]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[38]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[39]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[39]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[40]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[40]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*top*in[41]' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching 'chan*bottom*in[41]' in design 'cbx_5_'. (UID-95)
The clk ports are {} {} {chanx_left_in[32]} {chanx_right_in[32]} {} {} {chanx_left_in[33]} {chanx_right_in[33]} {} {} {chanx_left_in[34]} {chanx_right_in[34]} {} {} {chanx_left_in[35]} {chanx_right_in[35]} {} {} {chanx_left_in[36]} {chanx_right_in[36]} {} {} {chanx_left_in[37]} {chanx_right_in[37]} {} {} {chanx_left_in[38]} {chanx_right_in[38]} {} {} {chanx_left_in[39]} {chanx_right_in[39]} {} {} {chanx_left_in[40]} {chanx_right_in[40]} {} {} {chanx_left_in[41]} {chanx_right_in[41]}
Port chanx_left_in[0] is not a clk port!
Information: Buffering net chanx_right_out[0]. (HFS-701)
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_30/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_24/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_18/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_12/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_6/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from pin 'mux_top_ipin_0/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[0]' from port 'chanx_right_out[0]'.
Creating net 'eco_net_193_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b' in design 'cbx_5_'.
Connecting net 'eco_net_193_0' to pin 'cb_mux_buf_b/Z'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_30/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_24/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_18/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_12/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_6/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to pin 'mux_top_ipin_0/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_193_0' to port 'chanx_right_out[0]'.
Connecting net 'chanx_right_out[0]' to pin 'cb_mux_buf_b/I'.
Port chanx_left_in[1] is not a clk port!
Information: Buffering net chanx_right_out[1]. (HFS-701)
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_31/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_25/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_19/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_13/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_7/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from pin 'mux_top_ipin_1/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[1]' from port 'chanx_right_out[1]'.
Creating net 'eco_net_194_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_0' in design 'cbx_5_'.
Connecting net 'eco_net_194_0' to pin 'cb_mux_buf_b_0/Z'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_31/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_25/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_19/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_13/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_7/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to pin 'mux_top_ipin_1/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_194_0' to port 'chanx_right_out[1]'.
Connecting net 'chanx_right_out[1]' to pin 'cb_mux_buf_b_0/I'.
Port chanx_left_in[2] is not a clk port!
Information: Buffering net chanx_right_out[2]. (HFS-701)
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_32/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_26/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_20/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_14/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_8/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from pin 'mux_top_ipin_2/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[2]' from port 'chanx_right_out[2]'.
Creating net 'eco_net_195_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_1_0' in design 'cbx_5_'.
Connecting net 'eco_net_195_0' to pin 'cb_mux_buf_b_1_0/Z'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_32/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_26/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_20/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_14/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_8/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to pin 'mux_top_ipin_2/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_195_0' to port 'chanx_right_out[2]'.
Connecting net 'chanx_right_out[2]' to pin 'cb_mux_buf_b_1_0/I'.
Port chanx_left_in[3] is not a clk port!
Information: Buffering net chanx_right_out[3]. (HFS-701)
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_33/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_27/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_21/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_15/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_9/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from pin 'mux_top_ipin_3/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[3]' from port 'chanx_right_out[3]'.
Creating net 'eco_net_196_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_2_0' in design 'cbx_5_'.
Connecting net 'eco_net_196_0' to pin 'cb_mux_buf_b_2_0/Z'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_33/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_27/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_21/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_15/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_9/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to pin 'mux_top_ipin_3/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_196_0' to port 'chanx_right_out[3]'.
Connecting net 'chanx_right_out[3]' to pin 'cb_mux_buf_b_2_0/I'.
Port chanx_left_in[4] is not a clk port!
Information: Buffering net chanx_right_out[4]. (HFS-701)
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_34/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_28/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_22/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_16/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_10/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from pin 'mux_top_ipin_4/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[4]' from port 'chanx_right_out[4]'.
Creating net 'eco_net_197_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_3_0' in design 'cbx_5_'.
Connecting net 'eco_net_197_0' to pin 'cb_mux_buf_b_3_0/Z'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_34/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_28/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_22/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_16/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_10/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to pin 'mux_top_ipin_4/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_197_0' to port 'chanx_right_out[4]'.
Connecting net 'chanx_right_out[4]' to pin 'cb_mux_buf_b_3_0/I'.
Port chanx_left_in[5] is not a clk port!
Information: Buffering net chanx_right_out[5]. (HFS-701)
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_35/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_29/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_23/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_17/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_11/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from pin 'mux_top_ipin_5/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[5]' from port 'chanx_right_out[5]'.
Creating net 'eco_net_198_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_4_0' in design 'cbx_5_'.
Connecting net 'eco_net_198_0' to pin 'cb_mux_buf_b_4_0/Z'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_35/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_29/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_23/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_17/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_11/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to pin 'mux_top_ipin_5/mux_l1_in_0_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_198_0' to port 'chanx_right_out[5]'.
Connecting net 'chanx_right_out[5]' to pin 'cb_mux_buf_b_4_0/I'.
Port chanx_left_in[6] is not a clk port!
Information: Buffering net chanx_right_out[6]. (HFS-701)
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_30/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_24/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_18/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_12/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_6/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[6]' from pin 'mux_top_ipin_0/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[6]' from port 'chanx_right_out[6]'.
Creating net 'eco_net_199_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_5_0' in design 'cbx_5_'.
Connecting net 'eco_net_199_0' to pin 'cb_mux_buf_b_5_0/Z'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_30/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_24/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_18/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_12/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_6/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_199_0' to pin 'mux_top_ipin_0/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_199_0' to port 'chanx_right_out[6]'.
Connecting net 'chanx_right_out[6]' to pin 'cb_mux_buf_b_5_0/I'.
Port chanx_left_in[7] is not a clk port!
Information: Buffering net chanx_right_out[7]. (HFS-701)
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_31/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_25/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_19/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_13/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_7/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[7]' from pin 'mux_top_ipin_1/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[7]' from port 'chanx_right_out[7]'.
Creating net 'eco_net_200_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_6_0' in design 'cbx_5_'.
Connecting net 'eco_net_200_0' to pin 'cb_mux_buf_b_6_0/Z'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_31/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_25/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_19/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_13/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_7/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_200_0' to pin 'mux_top_ipin_1/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_200_0' to port 'chanx_right_out[7]'.
Connecting net 'chanx_right_out[7]' to pin 'cb_mux_buf_b_6_0/I'.
Port chanx_left_in[8] is not a clk port!
Information: Buffering net chanx_right_out[8]. (HFS-701)
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_32/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_26/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_20/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_14/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_8/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[8]' from pin 'mux_top_ipin_2/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[8]' from port 'chanx_right_out[8]'.
Creating net 'eco_net_201_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_7_0' in design 'cbx_5_'.
Connecting net 'eco_net_201_0' to pin 'cb_mux_buf_b_7_0/Z'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_32/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_26/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_20/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_14/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_8/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_201_0' to pin 'mux_top_ipin_2/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_201_0' to port 'chanx_right_out[8]'.
Connecting net 'chanx_right_out[8]' to pin 'cb_mux_buf_b_7_0/I'.
Port chanx_left_in[9] is not a clk port!
Information: Buffering net chanx_right_out[9]. (HFS-701)
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_33/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_27/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_21/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_15/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_9/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[9]' from pin 'mux_top_ipin_3/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[9]' from port 'chanx_right_out[9]'.
Creating net 'eco_net_202_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_8_0' in design 'cbx_5_'.
Connecting net 'eco_net_202_0' to pin 'cb_mux_buf_b_8_0/Z'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_33/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_27/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_21/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_15/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_9/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_202_0' to pin 'mux_top_ipin_3/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_202_0' to port 'chanx_right_out[9]'.
Connecting net 'chanx_right_out[9]' to pin 'cb_mux_buf_b_8_0/I'.
Port chanx_left_in[10] is not a clk port!
Information: Buffering net chanx_right_out[10]. (HFS-701)
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_34/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_28/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_22/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_16/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_10/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[10]' from pin 'mux_top_ipin_4/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[10]' from port 'chanx_right_out[10]'.
Creating net 'eco_net_203_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_9_0' in design 'cbx_5_'.
Connecting net 'eco_net_203_0' to pin 'cb_mux_buf_b_9_0/Z'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_34/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_28/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_22/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_16/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_10/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_203_0' to pin 'mux_top_ipin_4/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_203_0' to port 'chanx_right_out[10]'.
Connecting net 'chanx_right_out[10]' to pin 'cb_mux_buf_b_9_0/I'.
Port chanx_left_in[11] is not a clk port!
Information: Buffering net chanx_right_out[11]. (HFS-701)
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_35/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_29/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_23/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_17/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_11/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[11]' from pin 'mux_top_ipin_5/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[11]' from port 'chanx_right_out[11]'.
Creating net 'eco_net_204_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_10_0' in design 'cbx_5_'.
Connecting net 'eco_net_204_0' to pin 'cb_mux_buf_b_10_0/Z'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_35/mux_l2_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_29/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_23/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_17/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_11/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_204_0' to pin 'mux_top_ipin_5/mux_l1_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_204_0' to port 'chanx_right_out[11]'.
Connecting net 'chanx_right_out[11]' to pin 'cb_mux_buf_b_10_0/I'.
Port chanx_left_in[12] is not a clk port!
Information: Buffering net chanx_right_out[12]. (HFS-701)
Disconnecting net 'chanx_right_out[12]' from pin 'mux_top_ipin_20/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[12]' from pin 'mux_top_ipin_0/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[12]' from port 'chanx_right_out[12]'.
Creating net 'eco_net_205_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_11_0' in design 'cbx_5_'.
Connecting net 'eco_net_205_0' to pin 'cb_mux_buf_b_11_0/Z'.
Connecting net 'eco_net_205_0' to pin 'mux_top_ipin_20/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_205_0' to pin 'mux_top_ipin_0/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_205_0' to port 'chanx_right_out[12]'.
Connecting net 'chanx_right_out[12]' to pin 'cb_mux_buf_b_11_0/I'.
Port chanx_left_in[13] is not a clk port!
Information: Buffering net chanx_right_out[13]. (HFS-701)
Disconnecting net 'chanx_right_out[13]' from pin 'mux_top_ipin_21/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[13]' from pin 'mux_top_ipin_1/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[13]' from port 'chanx_right_out[13]'.
Creating net 'eco_net_206_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_12_0' in design 'cbx_5_'.
Connecting net 'eco_net_206_0' to pin 'cb_mux_buf_b_12_0/Z'.
Connecting net 'eco_net_206_0' to pin 'mux_top_ipin_21/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_206_0' to pin 'mux_top_ipin_1/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_206_0' to port 'chanx_right_out[13]'.
Connecting net 'chanx_right_out[13]' to pin 'cb_mux_buf_b_12_0/I'.
Port chanx_left_in[14] is not a clk port!
Information: Buffering net chanx_right_out[14]. (HFS-701)
Disconnecting net 'chanx_right_out[14]' from pin 'mux_top_ipin_22/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[14]' from pin 'mux_top_ipin_2/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[14]' from port 'chanx_right_out[14]'.
Creating net 'eco_net_207_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_13_0' in design 'cbx_5_'.
Connecting net 'eco_net_207_0' to pin 'cb_mux_buf_b_13_0/Z'.
Connecting net 'eco_net_207_0' to pin 'mux_top_ipin_22/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_207_0' to pin 'mux_top_ipin_2/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_207_0' to port 'chanx_right_out[14]'.
Connecting net 'chanx_right_out[14]' to pin 'cb_mux_buf_b_13_0/I'.
Port chanx_left_in[15] is not a clk port!
Information: Buffering net chanx_right_out[15]. (HFS-701)
Disconnecting net 'chanx_right_out[15]' from pin 'mux_top_ipin_30/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[15]' from pin 'mux_top_ipin_23/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[15]' from pin 'mux_top_ipin_3/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[15]' from port 'chanx_right_out[15]'.
Creating net 'eco_net_208_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_14_0' in design 'cbx_5_'.
Connecting net 'eco_net_208_0' to pin 'cb_mux_buf_b_14_0/Z'.
Connecting net 'eco_net_208_0' to pin 'mux_top_ipin_30/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_208_0' to pin 'mux_top_ipin_23/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_208_0' to pin 'mux_top_ipin_3/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_208_0' to port 'chanx_right_out[15]'.
Connecting net 'chanx_right_out[15]' to pin 'cb_mux_buf_b_14_0/I'.
Port chanx_left_in[16] is not a clk port!
Information: Buffering net chanx_right_out[16]. (HFS-701)
Disconnecting net 'chanx_right_out[16]' from pin 'mux_top_ipin_31/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[16]' from pin 'mux_top_ipin_24/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[16]' from pin 'mux_top_ipin_4/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[16]' from port 'chanx_right_out[16]'.
Creating net 'eco_net_209_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_15_0' in design 'cbx_5_'.
Connecting net 'eco_net_209_0' to pin 'cb_mux_buf_b_15_0/Z'.
Connecting net 'eco_net_209_0' to pin 'mux_top_ipin_31/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_209_0' to pin 'mux_top_ipin_24/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_209_0' to pin 'mux_top_ipin_4/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_209_0' to port 'chanx_right_out[16]'.
Connecting net 'chanx_right_out[16]' to pin 'cb_mux_buf_b_15_0/I'.
Port chanx_left_in[17] is not a clk port!
Information: Buffering net chanx_right_out[17]. (HFS-701)
Disconnecting net 'chanx_right_out[17]' from pin 'mux_top_ipin_32/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[17]' from pin 'mux_top_ipin_25/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[17]' from pin 'mux_top_ipin_5/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[17]' from port 'chanx_right_out[17]'.
Creating net 'eco_net_210_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_16_0' in design 'cbx_5_'.
Connecting net 'eco_net_210_0' to pin 'cb_mux_buf_b_16_0/Z'.
Connecting net 'eco_net_210_0' to pin 'mux_top_ipin_32/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_210_0' to pin 'mux_top_ipin_25/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_210_0' to pin 'mux_top_ipin_5/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_210_0' to port 'chanx_right_out[17]'.
Connecting net 'chanx_right_out[17]' to pin 'cb_mux_buf_b_16_0/I'.
Port chanx_left_in[18] is not a clk port!
Information: Buffering net chanx_right_out[18]. (HFS-701)
Disconnecting net 'chanx_right_out[18]' from pin 'mux_top_ipin_33/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[18]' from pin 'mux_top_ipin_26/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[18]' from pin 'mux_top_ipin_6/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[18]' from port 'chanx_right_out[18]'.
Creating net 'eco_net_211_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_17_0' in design 'cbx_5_'.
Connecting net 'eco_net_211_0' to pin 'cb_mux_buf_b_17_0/Z'.
Connecting net 'eco_net_211_0' to pin 'mux_top_ipin_33/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_211_0' to pin 'mux_top_ipin_26/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_211_0' to pin 'mux_top_ipin_6/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_211_0' to port 'chanx_right_out[18]'.
Connecting net 'chanx_right_out[18]' to pin 'cb_mux_buf_b_17_0/I'.
Port chanx_left_in[19] is not a clk port!
Information: Buffering net chanx_right_out[19]. (HFS-701)
Disconnecting net 'chanx_right_out[19]' from pin 'mux_top_ipin_34/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[19]' from pin 'mux_top_ipin_27/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[19]' from pin 'mux_top_ipin_7/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[19]' from port 'chanx_right_out[19]'.
Creating net 'eco_net_212_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_18_0' in design 'cbx_5_'.
Connecting net 'eco_net_212_0' to pin 'cb_mux_buf_b_18_0/Z'.
Connecting net 'eco_net_212_0' to pin 'mux_top_ipin_34/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_212_0' to pin 'mux_top_ipin_27/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_212_0' to pin 'mux_top_ipin_7/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_212_0' to port 'chanx_right_out[19]'.
Connecting net 'chanx_right_out[19]' to pin 'cb_mux_buf_b_18_0/I'.
Port chanx_left_in[20] is not a clk port!
Information: Buffering net chanx_right_out[20]. (HFS-701)
Disconnecting net 'chanx_right_out[20]' from pin 'mux_top_ipin_35/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[20]' from pin 'mux_top_ipin_28/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[20]' from pin 'mux_top_ipin_8/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[20]' from port 'chanx_right_out[20]'.
Creating net 'eco_net_213_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_19_0' in design 'cbx_5_'.
Connecting net 'eco_net_213_0' to pin 'cb_mux_buf_b_19_0/Z'.
Connecting net 'eco_net_213_0' to pin 'mux_top_ipin_35/mux_l2_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_213_0' to pin 'mux_top_ipin_28/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_213_0' to pin 'mux_top_ipin_8/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_213_0' to port 'chanx_right_out[20]'.
Connecting net 'chanx_right_out[20]' to pin 'cb_mux_buf_b_19_0/I'.
Port chanx_left_in[21] is not a clk port!
Information: Buffering net chanx_right_out[21]. (HFS-701)
Disconnecting net 'chanx_right_out[21]' from pin 'mux_top_ipin_29/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[21]' from pin 'mux_top_ipin_9/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[21]' from port 'chanx_right_out[21]'.
Creating net 'eco_net_214_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_20_0' in design 'cbx_5_'.
Connecting net 'eco_net_214_0' to pin 'cb_mux_buf_b_20_0/Z'.
Connecting net 'eco_net_214_0' to pin 'mux_top_ipin_29/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_214_0' to pin 'mux_top_ipin_9/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_214_0' to port 'chanx_right_out[21]'.
Connecting net 'chanx_right_out[21]' to pin 'cb_mux_buf_b_20_0/I'.
Port chanx_left_in[22] is not a clk port!
Information: Buffering net chanx_right_out[22]. (HFS-701)
Disconnecting net 'chanx_right_out[22]' from pin 'mux_top_ipin_30/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[22]' from pin 'mux_top_ipin_10/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[22]' from port 'chanx_right_out[22]'.
Creating net 'eco_net_215_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_21_0' in design 'cbx_5_'.
Connecting net 'eco_net_215_0' to pin 'cb_mux_buf_b_21_0/Z'.
Connecting net 'eco_net_215_0' to pin 'mux_top_ipin_30/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_215_0' to pin 'mux_top_ipin_10/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_215_0' to port 'chanx_right_out[22]'.
Connecting net 'chanx_right_out[22]' to pin 'cb_mux_buf_b_21_0/I'.
Port chanx_left_in[23] is not a clk port!
Information: Buffering net chanx_right_out[23]. (HFS-701)
Disconnecting net 'chanx_right_out[23]' from pin 'mux_top_ipin_31/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[23]' from pin 'mux_top_ipin_11/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[23]' from port 'chanx_right_out[23]'.
Creating net 'eco_net_216_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_22_0' in design 'cbx_5_'.
Connecting net 'eco_net_216_0' to pin 'cb_mux_buf_b_22_0/Z'.
Connecting net 'eco_net_216_0' to pin 'mux_top_ipin_31/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_216_0' to pin 'mux_top_ipin_11/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_216_0' to port 'chanx_right_out[23]'.
Connecting net 'chanx_right_out[23]' to pin 'cb_mux_buf_b_22_0/I'.
Port chanx_left_in[24] is not a clk port!
Information: Buffering net chanx_right_out[24]. (HFS-701)
Disconnecting net 'chanx_right_out[24]' from pin 'mux_top_ipin_32/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[24]' from pin 'mux_top_ipin_12/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[24]' from port 'chanx_right_out[24]'.
Creating net 'eco_net_217_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_23_0' in design 'cbx_5_'.
Connecting net 'eco_net_217_0' to pin 'cb_mux_buf_b_23_0/Z'.
Connecting net 'eco_net_217_0' to pin 'mux_top_ipin_32/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_217_0' to pin 'mux_top_ipin_12/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_217_0' to port 'chanx_right_out[24]'.
Connecting net 'chanx_right_out[24]' to pin 'cb_mux_buf_b_23_0/I'.
Port chanx_left_in[25] is not a clk port!
Information: Buffering net chanx_right_out[25]. (HFS-701)
Disconnecting net 'chanx_right_out[25]' from pin 'mux_top_ipin_33/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[25]' from pin 'mux_top_ipin_13/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[25]' from port 'chanx_right_out[25]'.
Creating net 'eco_net_218_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_24_0' in design 'cbx_5_'.
Connecting net 'eco_net_218_0' to pin 'cb_mux_buf_b_24_0/Z'.
Connecting net 'eco_net_218_0' to pin 'mux_top_ipin_33/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_218_0' to pin 'mux_top_ipin_13/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_218_0' to port 'chanx_right_out[25]'.
Connecting net 'chanx_right_out[25]' to pin 'cb_mux_buf_b_24_0/I'.
Port chanx_left_in[26] is not a clk port!
Information: Buffering net chanx_right_out[26]. (HFS-701)
Disconnecting net 'chanx_right_out[26]' from pin 'mux_top_ipin_34/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[26]' from pin 'mux_top_ipin_14/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[26]' from port 'chanx_right_out[26]'.
Creating net 'eco_net_219_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_25_0' in design 'cbx_5_'.
Connecting net 'eco_net_219_0' to pin 'cb_mux_buf_b_25_0/Z'.
Connecting net 'eco_net_219_0' to pin 'mux_top_ipin_34/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_219_0' to pin 'mux_top_ipin_14/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_219_0' to port 'chanx_right_out[26]'.
Connecting net 'chanx_right_out[26]' to pin 'cb_mux_buf_b_25_0/I'.
Port chanx_left_in[27] is not a clk port!
Information: Buffering net chanx_right_out[27]. (HFS-701)
Disconnecting net 'chanx_right_out[27]' from pin 'mux_top_ipin_35/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_right_out[27]' from pin 'mux_top_ipin_15/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[27]' from port 'chanx_right_out[27]'.
Creating net 'eco_net_220_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_26_0' in design 'cbx_5_'.
Connecting net 'eco_net_220_0' to pin 'cb_mux_buf_b_26_0/Z'.
Connecting net 'eco_net_220_0' to pin 'mux_top_ipin_35/mux_l2_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_220_0' to pin 'mux_top_ipin_15/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_220_0' to port 'chanx_right_out[27]'.
Connecting net 'chanx_right_out[27]' to pin 'cb_mux_buf_b_26_0/I'.
Port chanx_left_in[28] is not a clk port!
Information: Buffering net chanx_right_out[28]. (HFS-701)
Disconnecting net 'chanx_right_out[28]' from pin 'mux_top_ipin_16/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[28]' from port 'chanx_right_out[28]'.
Creating net 'eco_net_221_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_27_0' in design 'cbx_5_'.
Connecting net 'eco_net_221_0' to pin 'cb_mux_buf_b_27_0/Z'.
Connecting net 'eco_net_221_0' to pin 'mux_top_ipin_16/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_221_0' to port 'chanx_right_out[28]'.
Connecting net 'chanx_right_out[28]' to pin 'cb_mux_buf_b_27_0/I'.
Port chanx_left_in[29] is not a clk port!
Information: Buffering net chanx_right_out[29]. (HFS-701)
Disconnecting net 'chanx_right_out[29]' from pin 'mux_top_ipin_17/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[29]' from port 'chanx_right_out[29]'.
Creating net 'eco_net_222_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_28_0' in design 'cbx_5_'.
Connecting net 'eco_net_222_0' to pin 'cb_mux_buf_b_28_0/Z'.
Connecting net 'eco_net_222_0' to pin 'mux_top_ipin_17/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_222_0' to port 'chanx_right_out[29]'.
Connecting net 'chanx_right_out[29]' to pin 'cb_mux_buf_b_28_0/I'.
Port chanx_left_in[30] is not a clk port!
Information: Buffering net chanx_right_out[30]. (HFS-701)
Disconnecting net 'chanx_right_out[30]' from pin 'mux_top_ipin_18/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[30]' from port 'chanx_right_out[30]'.
Creating net 'eco_net_223_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_29_0' in design 'cbx_5_'.
Connecting net 'eco_net_223_0' to pin 'cb_mux_buf_b_29_0/Z'.
Connecting net 'eco_net_223_0' to pin 'mux_top_ipin_18/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_223_0' to port 'chanx_right_out[30]'.
Connecting net 'chanx_right_out[30]' to pin 'cb_mux_buf_b_29_0/I'.
Port chanx_left_in[31] is not a clk port!
Information: Buffering net chanx_right_out[31]. (HFS-701)
Disconnecting net 'chanx_right_out[31]' from pin 'mux_top_ipin_19/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_right_out[31]' from port 'chanx_right_out[31]'.
Creating net 'eco_net_224_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_30_0' in design 'cbx_5_'.
Connecting net 'eco_net_224_0' to pin 'cb_mux_buf_b_30_0/Z'.
Connecting net 'eco_net_224_0' to pin 'mux_top_ipin_19/mux_l1_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_224_0' to port 'chanx_right_out[31]'.
Connecting net 'chanx_right_out[31]' to pin 'cb_mux_buf_b_30_0/I'.
Port chanx_left_in[42] is not a clk port!
Information: Buffering net chanx_right_out[42]. (HFS-701)
Disconnecting net 'chanx_right_out[42]' from port 'chanx_right_out[42]'.
Creating net 'eco_net_225_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_31_0' in design 'cbx_5_'.
Connecting net 'eco_net_225_0' to pin 'cb_mux_buf_b_31_0/Z'.
Connecting net 'eco_net_225_0' to port 'chanx_right_out[42]'.
Connecting net 'chanx_right_out[42]' to pin 'cb_mux_buf_b_31_0/I'.
Port chanx_left_in[43] is not a clk port!
Information: Buffering net chanx_right_out[43]. (HFS-701)
Disconnecting net 'chanx_right_out[43]' from port 'chanx_right_out[43]'.
Creating net 'eco_net_226_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_32_0' in design 'cbx_5_'.
Connecting net 'eco_net_226_0' to pin 'cb_mux_buf_b_32_0/Z'.
Connecting net 'eco_net_226_0' to port 'chanx_right_out[43]'.
Connecting net 'chanx_right_out[43]' to pin 'cb_mux_buf_b_32_0/I'.
Port chanx_left_in[44] is not a clk port!
Information: Buffering net chanx_right_out[44]. (HFS-701)
Disconnecting net 'chanx_right_out[44]' from port 'chanx_right_out[44]'.
Creating net 'eco_net_227_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_33_0' in design 'cbx_5_'.
Connecting net 'eco_net_227_0' to pin 'cb_mux_buf_b_33_0/Z'.
Connecting net 'eco_net_227_0' to port 'chanx_right_out[44]'.
Connecting net 'chanx_right_out[44]' to pin 'cb_mux_buf_b_33_0/I'.
Port chanx_left_in[45] is not a clk port!
Information: Buffering net chanx_right_out[45]. (HFS-701)
Disconnecting net 'chanx_right_out[45]' from port 'chanx_right_out[45]'.
Creating net 'eco_net_228_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_34_0' in design 'cbx_5_'.
Connecting net 'eco_net_228_0' to pin 'cb_mux_buf_b_34_0/Z'.
Connecting net 'eco_net_228_0' to port 'chanx_right_out[45]'.
Connecting net 'chanx_right_out[45]' to pin 'cb_mux_buf_b_34_0/I'.
Port chanx_left_in[46] is not a clk port!
Information: Buffering net chanx_right_out[46]. (HFS-701)
Disconnecting net 'chanx_right_out[46]' from port 'chanx_right_out[46]'.
Creating net 'eco_net_229_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_35_0' in design 'cbx_5_'.
Connecting net 'eco_net_229_0' to pin 'cb_mux_buf_b_35_0/Z'.
Connecting net 'eco_net_229_0' to port 'chanx_right_out[46]'.
Connecting net 'chanx_right_out[46]' to pin 'cb_mux_buf_b_35_0/I'.
Port chanx_left_in[47] is not a clk port!
Information: Buffering net chanx_right_out[47]. (HFS-701)
Disconnecting net 'chanx_right_out[47]' from port 'chanx_right_out[47]'.
Creating net 'eco_net_230_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_36_0' in design 'cbx_5_'.
Connecting net 'eco_net_230_0' to pin 'cb_mux_buf_b_36_0/Z'.
Connecting net 'eco_net_230_0' to port 'chanx_right_out[47]'.
Connecting net 'chanx_right_out[47]' to pin 'cb_mux_buf_b_36_0/I'.
Port chanx_left_in[48] is not a clk port!
Information: Buffering net chanx_right_out[48]. (HFS-701)
Disconnecting net 'chanx_right_out[48]' from port 'chanx_right_out[48]'.
Creating net 'eco_net_231_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_37_0' in design 'cbx_5_'.
Connecting net 'eco_net_231_0' to pin 'cb_mux_buf_b_37_0/Z'.
Connecting net 'eco_net_231_0' to port 'chanx_right_out[48]'.
Connecting net 'chanx_right_out[48]' to pin 'cb_mux_buf_b_37_0/I'.
Port chanx_left_in[49] is not a clk port!
Information: Buffering net chanx_right_out[49]. (HFS-701)
Disconnecting net 'chanx_right_out[49]' from port 'chanx_right_out[49]'.
Creating net 'eco_net_232_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_38_0' in design 'cbx_5_'.
Connecting net 'eco_net_232_0' to pin 'cb_mux_buf_b_38_0/Z'.
Connecting net 'eco_net_232_0' to port 'chanx_right_out[49]'.
Connecting net 'chanx_right_out[49]' to pin 'cb_mux_buf_b_38_0/I'.
Port chanx_left_in[50] is not a clk port!
Information: Buffering net chanx_right_out[50]. (HFS-701)
Disconnecting net 'chanx_right_out[50]' from port 'chanx_right_out[50]'.
Creating net 'eco_net_233_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_39_0' in design 'cbx_5_'.
Connecting net 'eco_net_233_0' to pin 'cb_mux_buf_b_39_0/Z'.
Connecting net 'eco_net_233_0' to port 'chanx_right_out[50]'.
Connecting net 'chanx_right_out[50]' to pin 'cb_mux_buf_b_39_0/I'.
Port chanx_left_in[51] is not a clk port!
Information: Buffering net chanx_right_out[51]. (HFS-701)
Disconnecting net 'chanx_right_out[51]' from port 'chanx_right_out[51]'.
Creating net 'eco_net_234_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_40_0' in design 'cbx_5_'.
Connecting net 'eco_net_234_0' to pin 'cb_mux_buf_b_40_0/Z'.
Connecting net 'eco_net_234_0' to port 'chanx_right_out[51]'.
Connecting net 'chanx_right_out[51]' to pin 'cb_mux_buf_b_40_0/I'.
Port chanx_left_in[52] is not a clk port!
Information: Buffering net chanx_right_out[52]. (HFS-701)
Disconnecting net 'chanx_right_out[52]' from port 'chanx_right_out[52]'.
Creating net 'eco_net_235_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_41_0' in design 'cbx_5_'.
Connecting net 'eco_net_235_0' to pin 'cb_mux_buf_b_41_0/Z'.
Connecting net 'eco_net_235_0' to port 'chanx_right_out[52]'.
Connecting net 'chanx_right_out[52]' to pin 'cb_mux_buf_b_41_0/I'.
Port chanx_left_in[53] is not a clk port!
Information: Buffering net chanx_right_out[53]. (HFS-701)
Disconnecting net 'chanx_right_out[53]' from port 'chanx_right_out[53]'.
Creating net 'eco_net_236_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_42_0' in design 'cbx_5_'.
Connecting net 'eco_net_236_0' to pin 'cb_mux_buf_b_42_0/Z'.
Connecting net 'eco_net_236_0' to port 'chanx_right_out[53]'.
Connecting net 'chanx_right_out[53]' to pin 'cb_mux_buf_b_42_0/I'.
Port chanx_left_in[54] is not a clk port!
Information: Buffering net chanx_right_out[54]. (HFS-701)
Disconnecting net 'chanx_right_out[54]' from port 'chanx_right_out[54]'.
Creating net 'eco_net_237_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_43_0' in design 'cbx_5_'.
Connecting net 'eco_net_237_0' to pin 'cb_mux_buf_b_43_0/Z'.
Connecting net 'eco_net_237_0' to port 'chanx_right_out[54]'.
Connecting net 'chanx_right_out[54]' to pin 'cb_mux_buf_b_43_0/I'.
Port chanx_left_in[55] is not a clk port!
Information: Buffering net chanx_right_out[55]. (HFS-701)
Disconnecting net 'chanx_right_out[55]' from port 'chanx_right_out[55]'.
Creating net 'eco_net_238_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_44_0' in design 'cbx_5_'.
Connecting net 'eco_net_238_0' to pin 'cb_mux_buf_b_44_0/Z'.
Connecting net 'eco_net_238_0' to port 'chanx_right_out[55]'.
Connecting net 'chanx_right_out[55]' to pin 'cb_mux_buf_b_44_0/I'.
Port chanx_left_in[56] is not a clk port!
Information: Buffering net chanx_right_out[56]. (HFS-701)
Disconnecting net 'chanx_right_out[56]' from port 'chanx_right_out[56]'.
Creating net 'eco_net_239_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_45_0' in design 'cbx_5_'.
Connecting net 'eco_net_239_0' to pin 'cb_mux_buf_b_45_0/Z'.
Connecting net 'eco_net_239_0' to port 'chanx_right_out[56]'.
Connecting net 'chanx_right_out[56]' to pin 'cb_mux_buf_b_45_0/I'.
Port chanx_left_in[57] is not a clk port!
Information: Buffering net chanx_right_out[57]. (HFS-701)
Disconnecting net 'chanx_right_out[57]' from port 'chanx_right_out[57]'.
Creating net 'eco_net_240_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_46_0' in design 'cbx_5_'.
Connecting net 'eco_net_240_0' to pin 'cb_mux_buf_b_46_0/Z'.
Connecting net 'eco_net_240_0' to port 'chanx_right_out[57]'.
Connecting net 'chanx_right_out[57]' to pin 'cb_mux_buf_b_46_0/I'.
Port chanx_left_in[58] is not a clk port!
Information: Buffering net chanx_right_out[58]. (HFS-701)
Disconnecting net 'chanx_right_out[58]' from port 'chanx_right_out[58]'.
Creating net 'eco_net_241_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_47_0' in design 'cbx_5_'.
Connecting net 'eco_net_241_0' to pin 'cb_mux_buf_b_47_0/Z'.
Connecting net 'eco_net_241_0' to port 'chanx_right_out[58]'.
Connecting net 'chanx_right_out[58]' to pin 'cb_mux_buf_b_47_0/I'.
Port chanx_left_in[59] is not a clk port!
Information: Buffering net chanx_right_out[59]. (HFS-701)
Disconnecting net 'chanx_right_out[59]' from port 'chanx_right_out[59]'.
Creating net 'eco_net_242_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_48_0' in design 'cbx_5_'.
Connecting net 'eco_net_242_0' to pin 'cb_mux_buf_b_48_0/Z'.
Connecting net 'eco_net_242_0' to port 'chanx_right_out[59]'.
Connecting net 'chanx_right_out[59]' to pin 'cb_mux_buf_b_48_0/I'.
Port chanx_left_in[60] is not a clk port!
Information: Buffering net chanx_right_out[60]. (HFS-701)
Disconnecting net 'chanx_right_out[60]' from port 'chanx_right_out[60]'.
Creating net 'eco_net_243_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_49_0' in design 'cbx_5_'.
Connecting net 'eco_net_243_0' to pin 'cb_mux_buf_b_49_0/Z'.
Connecting net 'eco_net_243_0' to port 'chanx_right_out[60]'.
Connecting net 'chanx_right_out[60]' to pin 'cb_mux_buf_b_49_0/I'.
Port chanx_left_in[61] is not a clk port!
Information: Buffering net chanx_right_out[61]. (HFS-701)
Disconnecting net 'chanx_right_out[61]' from port 'chanx_right_out[61]'.
Creating net 'eco_net_244_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_50_0' in design 'cbx_5_'.
Connecting net 'eco_net_244_0' to pin 'cb_mux_buf_b_50_0/Z'.
Connecting net 'eco_net_244_0' to port 'chanx_right_out[61]'.
Connecting net 'chanx_right_out[61]' to pin 'cb_mux_buf_b_50_0/I'.
Port chanx_left_in[62] is not a clk port!
Information: Buffering net chanx_right_out[62]. (HFS-701)
Disconnecting net 'chanx_right_out[62]' from port 'chanx_right_out[62]'.
Creating net 'eco_net_245_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_51_0' in design 'cbx_5_'.
Connecting net 'eco_net_245_0' to pin 'cb_mux_buf_b_51_0/Z'.
Connecting net 'eco_net_245_0' to port 'chanx_right_out[62]'.
Connecting net 'chanx_right_out[62]' to pin 'cb_mux_buf_b_51_0/I'.
Port chanx_left_in[63] is not a clk port!
Information: Buffering net chanx_right_out[63]. (HFS-701)
Disconnecting net 'chanx_right_out[63]' from port 'chanx_right_out[63]'.
Creating net 'eco_net_246_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_52_0' in design 'cbx_5_'.
Connecting net 'eco_net_246_0' to pin 'cb_mux_buf_b_52_0/Z'.
Connecting net 'eco_net_246_0' to port 'chanx_right_out[63]'.
Connecting net 'chanx_right_out[63]' to pin 'cb_mux_buf_b_52_0/I'.
Port chanx_right_in[0] is not a clk port!
Information: Buffering net chanx_left_out[0]. (HFS-701)
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_30/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_24/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_18/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_12/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_6/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from pin 'mux_top_ipin_0/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[0]' from port 'chanx_left_out[0]'.
Creating net 'eco_net_247_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_53_0' in design 'cbx_5_'.
Connecting net 'eco_net_247_0' to pin 'cb_mux_buf_b_53_0/Z'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_30/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_24/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_18/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_12/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_6/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to pin 'mux_top_ipin_0/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_247_0' to port 'chanx_left_out[0]'.
Connecting net 'chanx_left_out[0]' to pin 'cb_mux_buf_b_53_0/I'.
Port chanx_right_in[1] is not a clk port!
Information: Buffering net chanx_left_out[1]. (HFS-701)
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_31/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_25/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_19/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_13/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_7/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from pin 'mux_top_ipin_1/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[1]' from port 'chanx_left_out[1]'.
Creating net 'eco_net_248_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_54_0' in design 'cbx_5_'.
Connecting net 'eco_net_248_0' to pin 'cb_mux_buf_b_54_0/Z'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_31/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_25/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_19/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_13/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_7/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to pin 'mux_top_ipin_1/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_248_0' to port 'chanx_left_out[1]'.
Connecting net 'chanx_left_out[1]' to pin 'cb_mux_buf_b_54_0/I'.
Port chanx_right_in[2] is not a clk port!
Information: Buffering net chanx_left_out[2]. (HFS-701)
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_32/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_26/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_20/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_14/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_8/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from pin 'mux_top_ipin_2/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[2]' from port 'chanx_left_out[2]'.
Creating net 'eco_net_249_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_55_0' in design 'cbx_5_'.
Connecting net 'eco_net_249_0' to pin 'cb_mux_buf_b_55_0/Z'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_32/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_26/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_20/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_14/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_8/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to pin 'mux_top_ipin_2/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_249_0' to port 'chanx_left_out[2]'.
Connecting net 'chanx_left_out[2]' to pin 'cb_mux_buf_b_55_0/I'.
Port chanx_right_in[3] is not a clk port!
Information: Buffering net chanx_left_out[3]. (HFS-701)
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_33/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_27/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_21/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_15/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_9/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from pin 'mux_top_ipin_3/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[3]' from port 'chanx_left_out[3]'.
Creating net 'eco_net_250_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_56_0' in design 'cbx_5_'.
Connecting net 'eco_net_250_0' to pin 'cb_mux_buf_b_56_0/Z'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_33/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_27/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_21/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_15/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_9/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to pin 'mux_top_ipin_3/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_250_0' to port 'chanx_left_out[3]'.
Connecting net 'chanx_left_out[3]' to pin 'cb_mux_buf_b_56_0/I'.
Port chanx_right_in[4] is not a clk port!
Information: Buffering net chanx_left_out[4]. (HFS-701)
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_34/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_28/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_22/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_16/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_10/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from pin 'mux_top_ipin_4/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[4]' from port 'chanx_left_out[4]'.
Creating net 'eco_net_251_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_57_0' in design 'cbx_5_'.
Connecting net 'eco_net_251_0' to pin 'cb_mux_buf_b_57_0/Z'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_34/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_28/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_22/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_16/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_10/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to pin 'mux_top_ipin_4/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_251_0' to port 'chanx_left_out[4]'.
Connecting net 'chanx_left_out[4]' to pin 'cb_mux_buf_b_57_0/I'.
Port chanx_right_in[5] is not a clk port!
Information: Buffering net chanx_left_out[5]. (HFS-701)
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_35/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_29/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_23/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_17/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_11/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from pin 'mux_top_ipin_5/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[5]' from port 'chanx_left_out[5]'.
Creating net 'eco_net_252_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_58_0' in design 'cbx_5_'.
Connecting net 'eco_net_252_0' to pin 'cb_mux_buf_b_58_0/Z'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_35/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_29/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_23/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_17/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_11/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to pin 'mux_top_ipin_5/mux_l1_in_0_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_252_0' to port 'chanx_left_out[5]'.
Connecting net 'chanx_left_out[5]' to pin 'cb_mux_buf_b_58_0/I'.
Port chanx_right_in[6] is not a clk port!
Information: Buffering net chanx_left_out[6]. (HFS-701)
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_30/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_24/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_18/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_12/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_6/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[6]' from pin 'mux_top_ipin_0/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[6]' from port 'chanx_left_out[6]'.
Creating net 'eco_net_253_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_59_0' in design 'cbx_5_'.
Connecting net 'eco_net_253_0' to pin 'cb_mux_buf_b_59_0/Z'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_30/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_24/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_18/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_12/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_6/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_253_0' to pin 'mux_top_ipin_0/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_253_0' to port 'chanx_left_out[6]'.
Connecting net 'chanx_left_out[6]' to pin 'cb_mux_buf_b_59_0/I'.
Port chanx_right_in[7] is not a clk port!
Information: Buffering net chanx_left_out[7]. (HFS-701)
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_31/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_25/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_19/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_13/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_7/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[7]' from pin 'mux_top_ipin_1/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[7]' from port 'chanx_left_out[7]'.
Creating net 'eco_net_254_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_60_0' in design 'cbx_5_'.
Connecting net 'eco_net_254_0' to pin 'cb_mux_buf_b_60_0/Z'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_31/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_25/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_19/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_13/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_7/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_254_0' to pin 'mux_top_ipin_1/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_254_0' to port 'chanx_left_out[7]'.
Connecting net 'chanx_left_out[7]' to pin 'cb_mux_buf_b_60_0/I'.
Port chanx_right_in[8] is not a clk port!
Information: Buffering net chanx_left_out[8]. (HFS-701)
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_32/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_26/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_20/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_14/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_8/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[8]' from pin 'mux_top_ipin_2/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[8]' from port 'chanx_left_out[8]'.
Creating net 'eco_net_255_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_61_0' in design 'cbx_5_'.
Connecting net 'eco_net_255_0' to pin 'cb_mux_buf_b_61_0/Z'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_32/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_26/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_20/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_14/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_8/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_255_0' to pin 'mux_top_ipin_2/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_255_0' to port 'chanx_left_out[8]'.
Connecting net 'chanx_left_out[8]' to pin 'cb_mux_buf_b_61_0/I'.
Port chanx_right_in[9] is not a clk port!
Information: Buffering net chanx_left_out[9]. (HFS-701)
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_33/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_27/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_21/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_15/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_9/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[9]' from pin 'mux_top_ipin_3/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[9]' from port 'chanx_left_out[9]'.
Creating net 'eco_net_256_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_62_0' in design 'cbx_5_'.
Connecting net 'eco_net_256_0' to pin 'cb_mux_buf_b_62_0/Z'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_33/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_27/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_21/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_15/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_9/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_256_0' to pin 'mux_top_ipin_3/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_256_0' to port 'chanx_left_out[9]'.
Connecting net 'chanx_left_out[9]' to pin 'cb_mux_buf_b_62_0/I'.
Port chanx_right_in[10] is not a clk port!
Information: Buffering net chanx_left_out[10]. (HFS-701)
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_34/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_28/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_22/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_16/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_10/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[10]' from pin 'mux_top_ipin_4/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[10]' from port 'chanx_left_out[10]'.
Creating net 'eco_net_257_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_63_0' in design 'cbx_5_'.
Connecting net 'eco_net_257_0' to pin 'cb_mux_buf_b_63_0/Z'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_34/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_28/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_22/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_16/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_10/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_257_0' to pin 'mux_top_ipin_4/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_257_0' to port 'chanx_left_out[10]'.
Connecting net 'chanx_left_out[10]' to pin 'cb_mux_buf_b_63_0/I'.
Port chanx_right_in[11] is not a clk port!
Information: Buffering net chanx_left_out[11]. (HFS-701)
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_35/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_29/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_23/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_17/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_11/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[11]' from pin 'mux_top_ipin_5/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[11]' from port 'chanx_left_out[11]'.
Creating net 'eco_net_258_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_64_0' in design 'cbx_5_'.
Connecting net 'eco_net_258_0' to pin 'cb_mux_buf_b_64_0/Z'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_35/mux_l2_in_1_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_29/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_23/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_17/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_11/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_258_0' to pin 'mux_top_ipin_5/mux_l1_in_1_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_258_0' to port 'chanx_left_out[11]'.
Connecting net 'chanx_left_out[11]' to pin 'cb_mux_buf_b_64_0/I'.
Port chanx_right_in[12] is not a clk port!
Information: Buffering net chanx_left_out[12]. (HFS-701)
Disconnecting net 'chanx_left_out[12]' from pin 'mux_top_ipin_20/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[12]' from pin 'mux_top_ipin_0/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[12]' from port 'chanx_left_out[12]'.
Creating net 'eco_net_259_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_65_0' in design 'cbx_5_'.
Connecting net 'eco_net_259_0' to pin 'cb_mux_buf_b_65_0/Z'.
Connecting net 'eco_net_259_0' to pin 'mux_top_ipin_20/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_259_0' to pin 'mux_top_ipin_0/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_259_0' to port 'chanx_left_out[12]'.
Connecting net 'chanx_left_out[12]' to pin 'cb_mux_buf_b_65_0/I'.
Port chanx_right_in[13] is not a clk port!
Information: Buffering net chanx_left_out[13]. (HFS-701)
Disconnecting net 'chanx_left_out[13]' from pin 'mux_top_ipin_21/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[13]' from pin 'mux_top_ipin_1/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[13]' from port 'chanx_left_out[13]'.
Creating net 'eco_net_260_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_66_0' in design 'cbx_5_'.
Connecting net 'eco_net_260_0' to pin 'cb_mux_buf_b_66_0/Z'.
Connecting net 'eco_net_260_0' to pin 'mux_top_ipin_21/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_260_0' to pin 'mux_top_ipin_1/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_260_0' to port 'chanx_left_out[13]'.
Connecting net 'chanx_left_out[13]' to pin 'cb_mux_buf_b_66_0/I'.
Port chanx_right_in[14] is not a clk port!
Information: Buffering net chanx_left_out[14]. (HFS-701)
Disconnecting net 'chanx_left_out[14]' from pin 'mux_top_ipin_22/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[14]' from pin 'mux_top_ipin_2/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[14]' from port 'chanx_left_out[14]'.
Creating net 'eco_net_261_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_67_0' in design 'cbx_5_'.
Connecting net 'eco_net_261_0' to pin 'cb_mux_buf_b_67_0/Z'.
Connecting net 'eco_net_261_0' to pin 'mux_top_ipin_22/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_261_0' to pin 'mux_top_ipin_2/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_261_0' to port 'chanx_left_out[14]'.
Connecting net 'chanx_left_out[14]' to pin 'cb_mux_buf_b_67_0/I'.
Port chanx_right_in[15] is not a clk port!
Information: Buffering net chanx_left_out[15]. (HFS-701)
Disconnecting net 'chanx_left_out[15]' from pin 'mux_top_ipin_30/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[15]' from pin 'mux_top_ipin_23/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[15]' from pin 'mux_top_ipin_3/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[15]' from port 'chanx_left_out[15]'.
Creating net 'eco_net_262_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_68_0' in design 'cbx_5_'.
Connecting net 'eco_net_262_0' to pin 'cb_mux_buf_b_68_0/Z'.
Connecting net 'eco_net_262_0' to pin 'mux_top_ipin_30/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_262_0' to pin 'mux_top_ipin_23/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_262_0' to pin 'mux_top_ipin_3/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_262_0' to port 'chanx_left_out[15]'.
Connecting net 'chanx_left_out[15]' to pin 'cb_mux_buf_b_68_0/I'.
Port chanx_right_in[16] is not a clk port!
Information: Buffering net chanx_left_out[16]. (HFS-701)
Disconnecting net 'chanx_left_out[16]' from pin 'mux_top_ipin_31/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[16]' from pin 'mux_top_ipin_24/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[16]' from pin 'mux_top_ipin_4/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[16]' from port 'chanx_left_out[16]'.
Creating net 'eco_net_263_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_69_0' in design 'cbx_5_'.
Connecting net 'eco_net_263_0' to pin 'cb_mux_buf_b_69_0/Z'.
Connecting net 'eco_net_263_0' to pin 'mux_top_ipin_31/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_263_0' to pin 'mux_top_ipin_24/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_263_0' to pin 'mux_top_ipin_4/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_263_0' to port 'chanx_left_out[16]'.
Connecting net 'chanx_left_out[16]' to pin 'cb_mux_buf_b_69_0/I'.
Port chanx_right_in[17] is not a clk port!
Information: Buffering net chanx_left_out[17]. (HFS-701)
Disconnecting net 'chanx_left_out[17]' from pin 'mux_top_ipin_32/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[17]' from pin 'mux_top_ipin_25/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[17]' from pin 'mux_top_ipin_5/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[17]' from port 'chanx_left_out[17]'.
Creating net 'eco_net_264_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_70_0' in design 'cbx_5_'.
Connecting net 'eco_net_264_0' to pin 'cb_mux_buf_b_70_0/Z'.
Connecting net 'eco_net_264_0' to pin 'mux_top_ipin_32/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_264_0' to pin 'mux_top_ipin_25/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_264_0' to pin 'mux_top_ipin_5/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_264_0' to port 'chanx_left_out[17]'.
Connecting net 'chanx_left_out[17]' to pin 'cb_mux_buf_b_70_0/I'.
Port chanx_right_in[18] is not a clk port!
Information: Buffering net chanx_left_out[18]. (HFS-701)
Disconnecting net 'chanx_left_out[18]' from pin 'mux_top_ipin_33/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[18]' from pin 'mux_top_ipin_26/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[18]' from pin 'mux_top_ipin_6/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[18]' from port 'chanx_left_out[18]'.
Creating net 'eco_net_265_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_71_0' in design 'cbx_5_'.
Connecting net 'eco_net_265_0' to pin 'cb_mux_buf_b_71_0/Z'.
Connecting net 'eco_net_265_0' to pin 'mux_top_ipin_33/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_265_0' to pin 'mux_top_ipin_26/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_265_0' to pin 'mux_top_ipin_6/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_265_0' to port 'chanx_left_out[18]'.
Connecting net 'chanx_left_out[18]' to pin 'cb_mux_buf_b_71_0/I'.
Port chanx_right_in[19] is not a clk port!
Information: Buffering net chanx_left_out[19]. (HFS-701)
Disconnecting net 'chanx_left_out[19]' from pin 'mux_top_ipin_34/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[19]' from pin 'mux_top_ipin_27/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[19]' from pin 'mux_top_ipin_7/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[19]' from port 'chanx_left_out[19]'.
Creating net 'eco_net_266_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_72_0' in design 'cbx_5_'.
Connecting net 'eco_net_266_0' to pin 'cb_mux_buf_b_72_0/Z'.
Connecting net 'eco_net_266_0' to pin 'mux_top_ipin_34/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_266_0' to pin 'mux_top_ipin_27/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_266_0' to pin 'mux_top_ipin_7/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_266_0' to port 'chanx_left_out[19]'.
Connecting net 'chanx_left_out[19]' to pin 'cb_mux_buf_b_72_0/I'.
Port chanx_right_in[20] is not a clk port!
Information: Buffering net chanx_left_out[20]. (HFS-701)
Disconnecting net 'chanx_left_out[20]' from pin 'mux_top_ipin_35/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[20]' from pin 'mux_top_ipin_28/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[20]' from pin 'mux_top_ipin_8/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[20]' from port 'chanx_left_out[20]'.
Creating net 'eco_net_267_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_73_0' in design 'cbx_5_'.
Connecting net 'eco_net_267_0' to pin 'cb_mux_buf_b_73_0/Z'.
Connecting net 'eco_net_267_0' to pin 'mux_top_ipin_35/mux_l2_in_2_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_267_0' to pin 'mux_top_ipin_28/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_267_0' to pin 'mux_top_ipin_8/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_267_0' to port 'chanx_left_out[20]'.
Connecting net 'chanx_left_out[20]' to pin 'cb_mux_buf_b_73_0/I'.
Port chanx_right_in[21] is not a clk port!
Information: Buffering net chanx_left_out[21]. (HFS-701)
Disconnecting net 'chanx_left_out[21]' from pin 'mux_top_ipin_29/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[21]' from pin 'mux_top_ipin_9/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[21]' from port 'chanx_left_out[21]'.
Creating net 'eco_net_268_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_74_0' in design 'cbx_5_'.
Connecting net 'eco_net_268_0' to pin 'cb_mux_buf_b_74_0/Z'.
Connecting net 'eco_net_268_0' to pin 'mux_top_ipin_29/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_268_0' to pin 'mux_top_ipin_9/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_268_0' to port 'chanx_left_out[21]'.
Connecting net 'chanx_left_out[21]' to pin 'cb_mux_buf_b_74_0/I'.
Port chanx_right_in[22] is not a clk port!
Information: Buffering net chanx_left_out[22]. (HFS-701)
Disconnecting net 'chanx_left_out[22]' from pin 'mux_top_ipin_30/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[22]' from pin 'mux_top_ipin_10/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[22]' from port 'chanx_left_out[22]'.
Creating net 'eco_net_269_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_75_0' in design 'cbx_5_'.
Connecting net 'eco_net_269_0' to pin 'cb_mux_buf_b_75_0/Z'.
Connecting net 'eco_net_269_0' to pin 'mux_top_ipin_30/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_269_0' to pin 'mux_top_ipin_10/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_269_0' to port 'chanx_left_out[22]'.
Connecting net 'chanx_left_out[22]' to pin 'cb_mux_buf_b_75_0/I'.
Port chanx_right_in[23] is not a clk port!
Information: Buffering net chanx_left_out[23]. (HFS-701)
Disconnecting net 'chanx_left_out[23]' from pin 'mux_top_ipin_31/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[23]' from pin 'mux_top_ipin_11/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[23]' from port 'chanx_left_out[23]'.
Creating net 'eco_net_270_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_76_0' in design 'cbx_5_'.
Connecting net 'eco_net_270_0' to pin 'cb_mux_buf_b_76_0/Z'.
Connecting net 'eco_net_270_0' to pin 'mux_top_ipin_31/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_270_0' to pin 'mux_top_ipin_11/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_270_0' to port 'chanx_left_out[23]'.
Connecting net 'chanx_left_out[23]' to pin 'cb_mux_buf_b_76_0/I'.
Port chanx_right_in[24] is not a clk port!
Information: Buffering net chanx_left_out[24]. (HFS-701)
Disconnecting net 'chanx_left_out[24]' from pin 'mux_top_ipin_32/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[24]' from pin 'mux_top_ipin_12/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[24]' from port 'chanx_left_out[24]'.
Creating net 'eco_net_271_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_77_0' in design 'cbx_5_'.
Connecting net 'eco_net_271_0' to pin 'cb_mux_buf_b_77_0/Z'.
Connecting net 'eco_net_271_0' to pin 'mux_top_ipin_32/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_271_0' to pin 'mux_top_ipin_12/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_271_0' to port 'chanx_left_out[24]'.
Connecting net 'chanx_left_out[24]' to pin 'cb_mux_buf_b_77_0/I'.
Port chanx_right_in[25] is not a clk port!
Information: Buffering net chanx_left_out[25]. (HFS-701)
Disconnecting net 'chanx_left_out[25]' from pin 'mux_top_ipin_33/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[25]' from pin 'mux_top_ipin_13/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[25]' from port 'chanx_left_out[25]'.
Creating net 'eco_net_272_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_78_0' in design 'cbx_5_'.
Connecting net 'eco_net_272_0' to pin 'cb_mux_buf_b_78_0/Z'.
Connecting net 'eco_net_272_0' to pin 'mux_top_ipin_33/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_272_0' to pin 'mux_top_ipin_13/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_272_0' to port 'chanx_left_out[25]'.
Connecting net 'chanx_left_out[25]' to pin 'cb_mux_buf_b_78_0/I'.
Port chanx_right_in[26] is not a clk port!
Information: Buffering net chanx_left_out[26]. (HFS-701)
Disconnecting net 'chanx_left_out[26]' from pin 'mux_top_ipin_34/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[26]' from pin 'mux_top_ipin_14/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[26]' from port 'chanx_left_out[26]'.
Creating net 'eco_net_273_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_79_0' in design 'cbx_5_'.
Connecting net 'eco_net_273_0' to pin 'cb_mux_buf_b_79_0/Z'.
Connecting net 'eco_net_273_0' to pin 'mux_top_ipin_34/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_273_0' to pin 'mux_top_ipin_14/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_273_0' to port 'chanx_left_out[26]'.
Connecting net 'chanx_left_out[26]' to pin 'cb_mux_buf_b_79_0/I'.
Port chanx_right_in[27] is not a clk port!
Information: Buffering net chanx_left_out[27]. (HFS-701)
Disconnecting net 'chanx_left_out[27]' from pin 'mux_top_ipin_35/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Disconnecting net 'chanx_left_out[27]' from pin 'mux_top_ipin_15/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[27]' from port 'chanx_left_out[27]'.
Creating net 'eco_net_274_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_80_0' in design 'cbx_5_'.
Connecting net 'eco_net_274_0' to pin 'cb_mux_buf_b_80_0/Z'.
Connecting net 'eco_net_274_0' to pin 'mux_top_ipin_35/mux_l2_in_3_/MUX2_STD_CELL/I1'.
Connecting net 'eco_net_274_0' to pin 'mux_top_ipin_15/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_274_0' to port 'chanx_left_out[27]'.
Connecting net 'chanx_left_out[27]' to pin 'cb_mux_buf_b_80_0/I'.
Port chanx_right_in[28] is not a clk port!
Information: Buffering net chanx_left_out[28]. (HFS-701)
Disconnecting net 'chanx_left_out[28]' from pin 'mux_top_ipin_16/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[28]' from port 'chanx_left_out[28]'.
Creating net 'eco_net_275_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_81_0' in design 'cbx_5_'.
Connecting net 'eco_net_275_0' to pin 'cb_mux_buf_b_81_0/Z'.
Connecting net 'eco_net_275_0' to pin 'mux_top_ipin_16/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_275_0' to port 'chanx_left_out[28]'.
Connecting net 'chanx_left_out[28]' to pin 'cb_mux_buf_b_81_0/I'.
Port chanx_right_in[29] is not a clk port!
Information: Buffering net chanx_left_out[29]. (HFS-701)
Disconnecting net 'chanx_left_out[29]' from pin 'mux_top_ipin_17/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[29]' from port 'chanx_left_out[29]'.
Creating net 'eco_net_276_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_82_0' in design 'cbx_5_'.
Connecting net 'eco_net_276_0' to pin 'cb_mux_buf_b_82_0/Z'.
Connecting net 'eco_net_276_0' to pin 'mux_top_ipin_17/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_276_0' to port 'chanx_left_out[29]'.
Connecting net 'chanx_left_out[29]' to pin 'cb_mux_buf_b_82_0/I'.
Port chanx_right_in[30] is not a clk port!
Information: Buffering net chanx_left_out[30]. (HFS-701)
Disconnecting net 'chanx_left_out[30]' from pin 'mux_top_ipin_18/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[30]' from port 'chanx_left_out[30]'.
Creating net 'eco_net_277_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_83_0' in design 'cbx_5_'.
Connecting net 'eco_net_277_0' to pin 'cb_mux_buf_b_83_0/Z'.
Connecting net 'eco_net_277_0' to pin 'mux_top_ipin_18/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_277_0' to port 'chanx_left_out[30]'.
Connecting net 'chanx_left_out[30]' to pin 'cb_mux_buf_b_83_0/I'.
Port chanx_right_in[31] is not a clk port!
Information: Buffering net chanx_left_out[31]. (HFS-701)
Disconnecting net 'chanx_left_out[31]' from pin 'mux_top_ipin_19/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Disconnecting net 'chanx_left_out[31]' from port 'chanx_left_out[31]'.
Creating net 'eco_net_278_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_84_0' in design 'cbx_5_'.
Connecting net 'eco_net_278_0' to pin 'cb_mux_buf_b_84_0/Z'.
Connecting net 'eco_net_278_0' to pin 'mux_top_ipin_19/mux_l1_in_2_/MUX2_STD_CELL/I0'.
Connecting net 'eco_net_278_0' to port 'chanx_left_out[31]'.
Connecting net 'chanx_left_out[31]' to pin 'cb_mux_buf_b_84_0/I'.
Port chanx_right_in[42] is not a clk port!
Information: Buffering net chanx_left_out[42]. (HFS-701)
Disconnecting net 'chanx_left_out[42]' from port 'chanx_left_out[42]'.
Creating net 'eco_net_279_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_85_0' in design 'cbx_5_'.
Connecting net 'eco_net_279_0' to pin 'cb_mux_buf_b_85_0/Z'.
Connecting net 'eco_net_279_0' to port 'chanx_left_out[42]'.
Connecting net 'chanx_left_out[42]' to pin 'cb_mux_buf_b_85_0/I'.
Port chanx_right_in[43] is not a clk port!
Information: Buffering net chanx_left_out[43]. (HFS-701)
Disconnecting net 'chanx_left_out[43]' from port 'chanx_left_out[43]'.
Creating net 'eco_net_280_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_86_0' in design 'cbx_5_'.
Connecting net 'eco_net_280_0' to pin 'cb_mux_buf_b_86_0/Z'.
Connecting net 'eco_net_280_0' to port 'chanx_left_out[43]'.
Connecting net 'chanx_left_out[43]' to pin 'cb_mux_buf_b_86_0/I'.
Port chanx_right_in[44] is not a clk port!
Information: Buffering net chanx_left_out[44]. (HFS-701)
Disconnecting net 'chanx_left_out[44]' from port 'chanx_left_out[44]'.
Creating net 'eco_net_281_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_87_0' in design 'cbx_5_'.
Connecting net 'eco_net_281_0' to pin 'cb_mux_buf_b_87_0/Z'.
Connecting net 'eco_net_281_0' to port 'chanx_left_out[44]'.
Connecting net 'chanx_left_out[44]' to pin 'cb_mux_buf_b_87_0/I'.
Port chanx_right_in[45] is not a clk port!
Information: Buffering net chanx_left_out[45]. (HFS-701)
Disconnecting net 'chanx_left_out[45]' from port 'chanx_left_out[45]'.
Creating net 'eco_net_282_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_88_0' in design 'cbx_5_'.
Connecting net 'eco_net_282_0' to pin 'cb_mux_buf_b_88_0/Z'.
Connecting net 'eco_net_282_0' to port 'chanx_left_out[45]'.
Connecting net 'chanx_left_out[45]' to pin 'cb_mux_buf_b_88_0/I'.
Port chanx_right_in[46] is not a clk port!
Information: Buffering net chanx_left_out[46]. (HFS-701)
Disconnecting net 'chanx_left_out[46]' from port 'chanx_left_out[46]'.
Creating net 'eco_net_283_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_89_0' in design 'cbx_5_'.
Connecting net 'eco_net_283_0' to pin 'cb_mux_buf_b_89_0/Z'.
Connecting net 'eco_net_283_0' to port 'chanx_left_out[46]'.
Connecting net 'chanx_left_out[46]' to pin 'cb_mux_buf_b_89_0/I'.
Port chanx_right_in[47] is not a clk port!
Information: Buffering net chanx_left_out[47]. (HFS-701)
Disconnecting net 'chanx_left_out[47]' from port 'chanx_left_out[47]'.
Creating net 'eco_net_284_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_90_0' in design 'cbx_5_'.
Connecting net 'eco_net_284_0' to pin 'cb_mux_buf_b_90_0/Z'.
Connecting net 'eco_net_284_0' to port 'chanx_left_out[47]'.
Connecting net 'chanx_left_out[47]' to pin 'cb_mux_buf_b_90_0/I'.
Port chanx_right_in[48] is not a clk port!
Information: Buffering net chanx_left_out[48]. (HFS-701)
Disconnecting net 'chanx_left_out[48]' from port 'chanx_left_out[48]'.
Creating net 'eco_net_285_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_91_0' in design 'cbx_5_'.
Connecting net 'eco_net_285_0' to pin 'cb_mux_buf_b_91_0/Z'.
Connecting net 'eco_net_285_0' to port 'chanx_left_out[48]'.
Connecting net 'chanx_left_out[48]' to pin 'cb_mux_buf_b_91_0/I'.
Port chanx_right_in[49] is not a clk port!
Information: Buffering net chanx_left_out[49]. (HFS-701)
Disconnecting net 'chanx_left_out[49]' from port 'chanx_left_out[49]'.
Creating net 'eco_net_286_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_92_0' in design 'cbx_5_'.
Connecting net 'eco_net_286_0' to pin 'cb_mux_buf_b_92_0/Z'.
Connecting net 'eco_net_286_0' to port 'chanx_left_out[49]'.
Connecting net 'chanx_left_out[49]' to pin 'cb_mux_buf_b_92_0/I'.
Port chanx_right_in[50] is not a clk port!
Information: Buffering net chanx_left_out[50]. (HFS-701)
Disconnecting net 'chanx_left_out[50]' from port 'chanx_left_out[50]'.
Creating net 'eco_net_287_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_93_0' in design 'cbx_5_'.
Connecting net 'eco_net_287_0' to pin 'cb_mux_buf_b_93_0/Z'.
Connecting net 'eco_net_287_0' to port 'chanx_left_out[50]'.
Connecting net 'chanx_left_out[50]' to pin 'cb_mux_buf_b_93_0/I'.
Port chanx_right_in[51] is not a clk port!
Information: Buffering net chanx_left_out[51]. (HFS-701)
Disconnecting net 'chanx_left_out[51]' from port 'chanx_left_out[51]'.
Creating net 'eco_net_288_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_94_0' in design 'cbx_5_'.
Connecting net 'eco_net_288_0' to pin 'cb_mux_buf_b_94_0/Z'.
Connecting net 'eco_net_288_0' to port 'chanx_left_out[51]'.
Connecting net 'chanx_left_out[51]' to pin 'cb_mux_buf_b_94_0/I'.
Port chanx_right_in[52] is not a clk port!
Information: Buffering net chanx_left_out[52]. (HFS-701)
Disconnecting net 'chanx_left_out[52]' from port 'chanx_left_out[52]'.
Creating net 'eco_net_289_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_95_0' in design 'cbx_5_'.
Connecting net 'eco_net_289_0' to pin 'cb_mux_buf_b_95_0/Z'.
Connecting net 'eco_net_289_0' to port 'chanx_left_out[52]'.
Connecting net 'chanx_left_out[52]' to pin 'cb_mux_buf_b_95_0/I'.
Port chanx_right_in[53] is not a clk port!
Information: Buffering net chanx_left_out[53]. (HFS-701)
Disconnecting net 'chanx_left_out[53]' from port 'chanx_left_out[53]'.
Creating net 'eco_net_290_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_96_0' in design 'cbx_5_'.
Connecting net 'eco_net_290_0' to pin 'cb_mux_buf_b_96_0/Z'.
Connecting net 'eco_net_290_0' to port 'chanx_left_out[53]'.
Connecting net 'chanx_left_out[53]' to pin 'cb_mux_buf_b_96_0/I'.
Port chanx_right_in[54] is not a clk port!
Information: Buffering net chanx_left_out[54]. (HFS-701)
Disconnecting net 'chanx_left_out[54]' from port 'chanx_left_out[54]'.
Creating net 'eco_net_291_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_97_0' in design 'cbx_5_'.
Connecting net 'eco_net_291_0' to pin 'cb_mux_buf_b_97_0/Z'.
Connecting net 'eco_net_291_0' to port 'chanx_left_out[54]'.
Connecting net 'chanx_left_out[54]' to pin 'cb_mux_buf_b_97_0/I'.
Port chanx_right_in[55] is not a clk port!
Information: Buffering net chanx_left_out[55]. (HFS-701)
Disconnecting net 'chanx_left_out[55]' from port 'chanx_left_out[55]'.
Creating net 'eco_net_292_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_98_0' in design 'cbx_5_'.
Connecting net 'eco_net_292_0' to pin 'cb_mux_buf_b_98_0/Z'.
Connecting net 'eco_net_292_0' to port 'chanx_left_out[55]'.
Connecting net 'chanx_left_out[55]' to pin 'cb_mux_buf_b_98_0/I'.
Port chanx_right_in[56] is not a clk port!
Information: Buffering net chanx_left_out[56]. (HFS-701)
Disconnecting net 'chanx_left_out[56]' from port 'chanx_left_out[56]'.
Creating net 'eco_net_293_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_99_0' in design 'cbx_5_'.
Connecting net 'eco_net_293_0' to pin 'cb_mux_buf_b_99_0/Z'.
Connecting net 'eco_net_293_0' to port 'chanx_left_out[56]'.
Connecting net 'chanx_left_out[56]' to pin 'cb_mux_buf_b_99_0/I'.
Port chanx_right_in[57] is not a clk port!
Information: Buffering net chanx_left_out[57]. (HFS-701)
Disconnecting net 'chanx_left_out[57]' from port 'chanx_left_out[57]'.
Creating net 'eco_net_294_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_100_0' in design 'cbx_5_'.
Connecting net 'eco_net_294_0' to pin 'cb_mux_buf_b_100_0/Z'.
Connecting net 'eco_net_294_0' to port 'chanx_left_out[57]'.
Connecting net 'chanx_left_out[57]' to pin 'cb_mux_buf_b_100_0/I'.
Port chanx_right_in[58] is not a clk port!
Information: Buffering net chanx_left_out[58]. (HFS-701)
Disconnecting net 'chanx_left_out[58]' from port 'chanx_left_out[58]'.
Creating net 'eco_net_295_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_101_0' in design 'cbx_5_'.
Connecting net 'eco_net_295_0' to pin 'cb_mux_buf_b_101_0/Z'.
Connecting net 'eco_net_295_0' to port 'chanx_left_out[58]'.
Connecting net 'chanx_left_out[58]' to pin 'cb_mux_buf_b_101_0/I'.
Port chanx_right_in[59] is not a clk port!
Information: Buffering net chanx_left_out[59]. (HFS-701)
Disconnecting net 'chanx_left_out[59]' from port 'chanx_left_out[59]'.
Creating net 'eco_net_296_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_102_0' in design 'cbx_5_'.
Connecting net 'eco_net_296_0' to pin 'cb_mux_buf_b_102_0/Z'.
Connecting net 'eco_net_296_0' to port 'chanx_left_out[59]'.
Connecting net 'chanx_left_out[59]' to pin 'cb_mux_buf_b_102_0/I'.
Port chanx_right_in[60] is not a clk port!
Information: Buffering net chanx_left_out[60]. (HFS-701)
Disconnecting net 'chanx_left_out[60]' from port 'chanx_left_out[60]'.
Creating net 'eco_net_297_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_103_0' in design 'cbx_5_'.
Connecting net 'eco_net_297_0' to pin 'cb_mux_buf_b_103_0/Z'.
Connecting net 'eco_net_297_0' to port 'chanx_left_out[60]'.
Connecting net 'chanx_left_out[60]' to pin 'cb_mux_buf_b_103_0/I'.
Port chanx_right_in[61] is not a clk port!
Information: Buffering net chanx_left_out[61]. (HFS-701)
Disconnecting net 'chanx_left_out[61]' from port 'chanx_left_out[61]'.
Creating net 'eco_net_298_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_104_0' in design 'cbx_5_'.
Connecting net 'eco_net_298_0' to pin 'cb_mux_buf_b_104_0/Z'.
Connecting net 'eco_net_298_0' to port 'chanx_left_out[61]'.
Connecting net 'chanx_left_out[61]' to pin 'cb_mux_buf_b_104_0/I'.
Port chanx_right_in[62] is not a clk port!
Information: Buffering net chanx_left_out[62]. (HFS-701)
Disconnecting net 'chanx_left_out[62]' from port 'chanx_left_out[62]'.
Creating net 'eco_net_299_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_105_0' in design 'cbx_5_'.
Connecting net 'eco_net_299_0' to pin 'cb_mux_buf_b_105_0/Z'.
Connecting net 'eco_net_299_0' to port 'chanx_left_out[62]'.
Connecting net 'chanx_left_out[62]' to pin 'cb_mux_buf_b_105_0/I'.
Port chanx_right_in[63] is not a clk port!
Information: Buffering net chanx_left_out[63]. (HFS-701)
Disconnecting net 'chanx_left_out[63]' from port 'chanx_left_out[63]'.
Creating net 'eco_net_300_0' in design 'cbx_5_'.
Creating cell 'cb_mux_buf_b_106_0' in design 'cbx_5_'.
Connecting net 'eco_net_300_0' to pin 'cb_mux_buf_b_106_0/Z'.
Connecting net 'eco_net_300_0' to port 'chanx_left_out[63]'.
Connecting net 'chanx_left_out[63]' to pin 'cb_mux_buf_b_106_0/I'.
Current design is 'cbx_5_'.
1
source /rapidsilicon/data/ArkAngel_Engineering_v0.9.841/bin/..//etc/device/ALKDC/synth/sdc/cb/timing.tcl
Warning: Creating virtual clock named 'vCLK' with no sources. (UID-348)
Warning: Can't find ports matching '*_pin_f2a_i*' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching '*_pin_f2a_i*' in design 'cbx_5_'. (UID-95)
Warning: Can't find ports matching '*_pin_f2a_i*' in design 'cbx_5_'. (UID-95)
source /rapidsilicon/data/ArkAngel_Engineering_v0.9.841/bin/..//etc/device/ALKDC/synth/sdc/cb/power.tcl
link

  Linking design 'cbx_5_'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/_work_cb_cbx_5_/cbx_5_.db, etc
  scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db
  scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db
  scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic (library) /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db

1
compile_ultra
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 194 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Warning: Block 'cbx_5_' contains 828 instances of lib_cells that are not part of the target library subset ' -use { AD1V2_7TR40 AD1V4_7TR40 ADH1V2_7TR40 ADH1V4_7TR40 AND2V2_7TR40 AND2V4RQ_7TR40 AND2V4_7TR40 AND3V2_7TR40 AND3V4RQ_7TR40 AND3V4_7TR40 AND4V2_7TR40 AND4V4RQ_7TR40 AND4V4_7TR40 AO112V2_7TR40 AO112V4_7TR40 AO12V2_7TR40 AO12V4_7TR40 AO13V2_7TR40 AO13V4_7TR40 AO1B2V2_7TR40 AO1B2V4_7TR40 AO221V2_7TR40 AO221V4_7TR40 AO222V2_7TR40 AO222V4_7TR40 AO22V2_7TR40 AO22V4_7TR40 AO32V2_7TR40 AO32V4_7TR40 AO33V2_7TR40 AO33V4_7TR40 AOAI211V2_7TR40 AOAI211V4_7TR40 AOI211V2_7TR40 AOI211V4_7TR40 AOI21BV2_7TR40 AOI21BV4_7TR40 AOI21V2_7TR40 AOI21V4_7TR40 AOI221V2_7TR40 AOI221V4_7TR40 AOI222V2_7TR40 AOI222V4_7TR40 AOI22BBV2_7TR40 AOI22BBV4_7TR40 AOI22V2_7TR40 AOI22V4_7TR40 AOI31V2_7TR40 AOI31V4_7TR40 AOI32V2_7TR40 AOI32V4_7TR40 AOI33V2_7TR40 AOI33V4_7TR40 BUFV20RQ_7TR40 BUFV20_7TR40 BUFV24RQ_7TR40 BUFV24_7TR40 BUFV2_7TR40 BUFV4RQ_7TR40 BUFV4_7TR40 CLKAND2V2_7TR40 CLKAND2V4_7TR40 CLKBUFV20RQ_7TR40 CLKBUFV20_7TR40 CLKBUFV24RQ_7TR40 CLKBUFV24_7TR40 CLKBUFV2_7TR40 CLKBUFV4_7TR40 CLKINV20_7TR40 CLKINV24_7TR40 CLKINV2_7TR40 CLKINV4_7TR40 CLKLAHAQV2_7TR40 CLKLAHAQV4_7TR40 CLKLAHQV2_7TR40 CLKLAHQV4_7TR40 CLKLANAQV2_7TR40 CLKLANAQV4_7TR40 CLKLANQV2_7TR40 CLKLANQV4_7TR40 CLKMUX2V2_7TR40 CLKMUX2V4_7TR40 CLKNAND2V2_7TR40 CLKNAND2V4_7TR40 CLKXOR2V2_7TR40 CLKXOR2V4_7TR40 DEL1V2_7TR40 DEL1V4_7TR40 DEL2V2_7TR40 DEL2V4_7TR40 DEL4V2_7TR40 DEL4V4_7TR40 DGRNQNV2_7TR40 DGRNQNV4_7TR40 DGRNQV2_7TR40 DGRNQV4_7TR40 DGSNQNV2_7TR40 DGSNQNV4_7TR40 DGSNQV2_7TR40 DGSNQV4_7TR40 DQNV2_7TR40 DQNV4_7TR40 DQV2_7TR40 DQV4_7TR40 DRNQNV2_7TR40 DRNQNV4_7TR40 DRNQV2_7TR40 DRNQV4_7TR40 DRQNV2_7TR40 DRQNV4_7TR40 DRQV2_7TR40 DRQV4_7TR40 DSNQNV2_7TR40 DSNQNV4_7TR40 DSNQV2_7TR40 DSNQV4_7TR40 DSRNQV2_7TR40 DSRNQV4_7TR40 EDGRNQNV2_7TR40 EDGRNQNV4_7TR40 EDGRNQV2_7TR40 EDGRNQV4_7TR40 EDQNV2_7TR40 EDQNV4_7TR40 EDQV2_7TR40 EDQV4_7TR40 INV20_7TR40 INV24_7TR40 INV2_7TR40 INV4_7TR40 LAHQNV2_7TR40 LAHQNV4_7TR40 LAHQV2_7TR40 LAHQV4_7TR40 LAHRNQNV2_7TR40 LAHRNQNV4_7TR40 LAHRNQV2_7TR40 LAHRNQV4_7TR40 LAHRSNQNV2_7TR40 LAHRSNQNV4_7TR40 LAHRSNQV2_7TR40 LAHRSNQV4_7TR40 LAHSNQNV2_7TR40 LAHSNQNV4_7TR40 LAHSNQV2_7TR40 LAHSNQV4_7TR40 LALQNV2_7TR40 LALQNV4_7TR40 LALQV2_7TR40 LALQV4_7TR40 LALRNQNV2_7TR40 LALRNQNV4_7TR40 LALRNQV2_7TR40 LALRNQV4_7TR40 LALRSNQNV2_7TR40 LALRSNQNV4_7TR40 LALRSNQV2_7TR40 LALRSNQV4_7TR40 LALSNQNV2_7TR40 LALSNQNV4_7TR40 LALSNQV2_7TR40 LALSNQV4_7TR40 MAJ23V2_7TR40 MAJ23V4_7TR40 MAOI222V2_7TR40 MAOI222V4_7TR40 MOAI222V2_7TR40 MOAI222V4_7TR40 MUX2NV2_7TR40 MUX2NV4_7TR40 MUX2V2_7TR40 MUX2V4_7TR40 MUX3NV2_7TR40 MUX3NV4_7TR40 MUX3V2_7TR40 MUX3V4_7TR40 MUX4NV2_7TR40 MUX4NV4_7TR40 MUX4V2_7TR40 MUX4V4_7TR40 NAND2V24_7TR40 NAND2V2_7TR40 NAND2V4_7TR40 NAND2XBV2_7TR40 NAND2XBV4_7TR40 NAND3BBV2_7TR40 NAND3BBV4_7TR40 NAND3CV24_7TR40 NAND3CV2_7TR40 NAND3CV4_7TR40 NAND3V24_7TR40 NAND3V2_7TR40 NAND3V4_7TR40 NAND3XXBV2_7TR40 NAND3XXBV4_7TR40 NAND4BBV2_7TR40 NAND4BBV4_7TR40 NAND4CV24_7TR40 NAND4CV2_7TR40 NAND4CV4_7TR40 NAND4V24_7TR40 NAND4V2_7TR40 NAND4V4_7TR40 NAND4XXXBV2_7TR40 NAND4XXXBV4_7TR40 NDQNV2_7TR40 NDQNV4_7TR40 NDQV2_7TR40 NDQV4_7TR40 NDRNQNV2_7TR40 NDRNQNV4_7TR40 NDRNQV2_7TR40 NDRNQV4_7TR40 NDSNQNV2_7TR40 NDSNQNV4_7TR40 NDSNQV2_7TR40 NDSNQV4_7TR40 NDSRNQV2_7TR40 NDSRNQV4_7TR40 NOR2CV24_7TR40 NOR2CV2_7TR40 NOR2CV4_7TR40 NOR2V24_7TR40 NOR2V2_7TR40 NOR2V4_7TR40 NOR2XBV2_7TR40 NOR2XBV4_7TR40 NOR3BBV2_7TR40 NOR3BBV4_7TR40 NOR3CV24_7TR40 NOR3CV2_7TR40 NOR3CV4_7TR40 NOR3V24_7TR40 NOR3V2_7TR40 NOR3V4_7TR40 NOR3XXBV2_7TR40 NOR3XXBV4_7TR40 NOR4BBV2_7TR40 NOR4BBV4_7TR40 NOR4V24_7TR40 NOR4V2_7TR40 NOR4V4_7TR40 NOR4XXXBV2_7TR40 NOR4XXXBV4_7TR40 OA112V2_7TR40 OA112V4_7TR40 OA12V2_7TR40 OA12V4_7TR40 OA13V2_7TR40 OA13V4_7TR40 OA1B2V2_7TR40 OA1B2V4_7TR40 OA221V2_7TR40 OA221V4_7TR40 OA222V2_7TR40 OA222V4_7TR40 OA22V2_7TR40 OA22V4_7TR40 OA32V2_7TR40 OA32V4_7TR40 OA33V2_7TR40 OA33V4_7TR40 OAI211V2_7TR40 OAI211V4_7TR40 OAI212V2_7TR40 OAI212V4_7TR40 OAI21BV2_7TR40 OAI21BV4_7TR40 OAI21V2_7TR40 OAI21V4_7TR40 OAI222V2_7TR40 OAI222V4_7TR40 OAI22BBV2_7TR40 OAI22BBV4_7TR40 OAI22V2_7TR40 OAI22V4_7TR40 OAI31V2_7TR40 OAI31V4_7TR40 OAI32V2_7TR40 OAI32V4_7TR40 OAI33V2_7TR40 OAI33V4_7TR40 OAOI211V2_7TR40 OAOI211V4_7TR40 OR2V2_7TR40 OR2V4RQ_7TR40 OR2V4_7TR40 OR3V2_7TR40 OR3V4RQ_7TR40 OR3V4_7TR40 OR4V2_7TR40 OR4V4RQ_7TR40 OR4V4_7TR40 SDGRNQNV2_7TR40 SDGRNQNV4_7TR40 SDGRNQV2_7TR40 SDGRNQV4_7TR40 SDGSNQNV2_7TR40 SDGSNQNV4_7TR40 SDGSNQV2_7TR40 SDGSNQV4_7TR40 SDQNV2_7TR40 SDQNV4_7TR40 SDQV2_7TR40 SDQV4_7TR40 SDRNQNV2_7TR40 SDRNQNV4_7TR40 SDRNQV2_7TR40 SDRNQV4_7TR40 SDRQNV2_7TR40 SDRQNV4_7TR40 SDRQV2_7TR40 SDRQV4_7TR40 SDSNQNV2_7TR40 SDSNQNV4_7TR40 SDSNQV2_7TR40 SDSNQV4_7TR40 SDSRNQNV2_7TR40 SDSRNQNV4_7TR40 SDSRNQV2_7TR40 SDSRNQV4_7TR40 SNDQNV2_7TR40 SNDQNV4_7TR40 SNDQV2_7TR40 SNDQV4_7TR40 SNDRNQNV2_7TR40 SNDRNQNV4_7TR40 SNDRNQV2_7TR40 SNDRNQV4_7TR40 SNDSNQNV2_7TR40 SNDSNQNV4_7TR40 SNDSNQV2_7TR40 SNDSNQV4_7TR40 SNDSRNQV2_7TR40 SNDSRNQV4_7TR40 TBUFV20_7TR40 TBUFV24_7TR40 TBUFV2_7TR40 TBUFV4_7TR40 XNOR2CV2_7TR40 XNOR2CV4_7TR40 XNOR2V2_7TR40 XNOR2V4_7TR40 XNOR3V2_7TR40 XNOR3V4_7TR40 XOR2CV2_7TR40 XOR2CV4_7TR40 XOR2V2_7TR40 XOR2V4_7TR40 XOR3V2_7TR40 XOR3V4_7TR40 }' specified on it. (LIBSETUP-049)
Warning: You have used set_target_library_subset, but the design already contains 828 cells mapped to libraries outside the subset.  The target_library_subset will apply to new cells created or modified during optimization. (LIBSETUP-025)
  Simplifying Design 'cbx_5_'

Information: 'BUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'BUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24RQ_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'CLKINV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL1V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL2V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V2_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'DEL4V4_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'INV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NAND4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR2V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3CV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR3V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'NOR4V24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV20_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: 'TBUFV24_7TR40' appears in set_target_library_subset -use, but this lib_cell has 
attribute dont_use in library scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.  The lib_cell will not be used. (LIBSETUP-138)
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cbx_5_'
Memory usage for J2 task 883 Mbytes -- main task 883 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PULL1_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TH40' in the library 'scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL1_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TL40' in the library 'scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL1_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULL0_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLD_7TR40' in the library 'scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 39.59%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 60.41%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:07    2578.5      0.03       1.0     359.0                              0.2650
    0:06:07    2578.5      0.03       1.0     359.0                              0.2650

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 29.14%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 70.86%

  Beginning Constant Register Removal
  -----------------------------------
    0:06:07    2579.2      0.03       1.0     359.0                              0.2652
    0:06:07    2579.2      0.03       1.0     359.0                              0.2652

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 29.13%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 70.87%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 31.59%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 68.41%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 31.59%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 68.41%

  Beginning Delay Optimization
  ----------------------------
    0:06:08    2100.0      0.10       2.6     359.0                              0.1826
    0:06:12    2352.3      0.02       0.7     367.0                              0.2285
    0:06:12    2352.3      0.02       0.7     367.0                              0.2285
    0:06:12    2352.3      0.02       0.7     367.0                              0.2285

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 28.69%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 71.31%
    0:06:12    2352.3      0.02       0.7     367.0                              0.2285
    0:06:12    2352.3      0.02       0.7     367.0                              0.2285

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:13    2299.0      0.02       0.7     360.0                              0.2190
    0:06:13    2297.7      0.02       0.6     360.0                              0.2190
    0:06:13    2297.7      0.02       0.6     360.0                              0.2190
    0:06:14    2271.8      0.02       0.6     360.0                              0.2138
    0:06:14    2271.8      0.02       0.6     360.0                              0.2138
    0:06:16    2386.7      0.03       0.8     405.0                              0.2349
    0:06:17    2386.7      0.03       0.8     405.0                              0.2349
    0:06:17    2389.3      0.03       0.8     405.0                              0.2352
    0:06:17    2389.3      0.03       0.8     405.0                              0.2352
    0:06:18    2459.0      0.05       0.9     415.0                              0.2478
    0:06:18    2459.0      0.05       0.9     415.0                              0.2478
    0:06:26    2596.4      0.01       0.2     401.0                              0.2756
    0:06:26    2596.4      0.01       0.2     401.0                              0.2756
    0:06:27    2651.1      0.02       0.2     402.0                              0.2850
    0:06:27    2651.1      0.02       0.2     402.0                              0.2850
    0:06:29    2679.8      0.00       0.0     395.0                              0.2911
    0:06:29    2679.8      0.00       0.0     395.0                              0.2911
    0:06:31    2730.3      0.01       0.1     406.0                              0.2991
    0:06:31    2730.3      0.01       0.1     406.0                              0.2991
    0:06:33    2730.1      0.00       0.0     389.0                              0.3001
    0:06:33    2730.1      0.00       0.0     389.0                              0.3001
    0:06:34    2730.1      0.00       0.0     389.0                              0.3001


  Beginning Design Rule Fixing  (min_capacitance)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:34    2730.1      0.00       0.0     389.0                              0.3001
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:06:35    2745.7      0.02       0.3     274.0 eco_net_193_13               0.3040
    0:06:36    2757.6      0.00       0.0     259.0 bottom_grid_top_width_0_height_0_subtile_0__pin_I10_3_[0]    0.3067
    0:06:36    2754.1      0.00       0.0     259.0                              0.3064
    0:06:37    2752.2      0.00       0.0     267.0                              0.3059

Threshold voltage group cell usage:
>> scc40ulp_uhdc40_hvt 24.52%, scc40ulp_uhdc40_lvt 0.00%, scc40ulp_uhdc40_rvt 75.48%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:37    2752.2      0.00       0.0     267.0                              0.3059
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:06:39    2475.3      0.00       0.0     259.0                              0.2428
    0:06:40    2476.5      0.00       0.0     259.0                              0.2430
    0:06:40    2476.5      0.00       0.0     259.0                              0.2430
    0:06:40    2461.0      0.00       0.0     259.0                              0.2396
    0:06:40    2461.0      0.00       0.0     259.0                              0.2396
    0:06:41    2461.0      0.00       0.0     259.0                              0.2396
    0:06:41    2461.0      0.00       0.0     259.0                              0.2396
    0:06:41    2461.0      0.00       0.0     259.0                              0.2396
    0:06:41    2461.0      0.00       0.0     259.0                              0.2396
    0:06:42    2461.0      0.00       0.0     259.0                              0.2396
    0:06:42    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:43    2461.0      0.00       0.0     259.0                              0.2396
    0:06:44    2449.8      0.00       0.0     259.0                              0.2384
    0:06:44    2450.8      0.00       0.0     259.0                              0.2386
    0:06:44    2450.8      0.00       0.0     259.0                              0.2386
    0:06:44    2448.2      0.00       0.0     259.0                              0.2383
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2424.0      0.00       0.0     259.0                              0.2334
    0:06:45    2397.7      0.00       0.0     259.0                              0.2283
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db'
Loading db file '/eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Read post-compile SDC files
change_names -rules verilog -hierarchy
Warning: In the design cbx_5_, net 'chanx_right_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_right_out[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cbx_5_, net 'chanx_left_out[41]' is connecting multiple ports. (UCN-1)
1
file mkdir /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/gl/dp/subblock
write -format verilog -hierarchy -output /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/gl/dp/subblock/cbx_5_.v
Writing verilog file '/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/gl/dp/subblock/cbx_5_.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exec /bin/sh -c "sed -i 's/.*Date.*//g' /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/netlist/gl/dp/subblock/cbx_5_.v"
# Report area to file
file mkdir /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_
redirect -file "/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/area.rpt" {
	report_reference -nosplit -hierarchy
	report_area
}
exec /bin/sh -c "sed -i 's/.*Date.*/--removed--/g' /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/area.rpt"
# Report timing to file
file mkdir /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_
redirect -file "/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/timing.rpt" {
	report_timing
}
exec /bin/sh -c "sed -i 's/.*Date.*/--removed--/g' /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/timing.rpt"
# Report power to file
file mkdir /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_
redirect -file "/home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/power.rpt" {
	report_power -hierarchy -levels 2
}
exec /bin/sh -c "sed -i 's/.*Date.*/--removed--/g' /home/yhjiang/Desktop/test_project/to_Mickey/20250911/0.9.841/alkaid_exto/alkaid_ex_netlist/iter0/synth/reports/cbx_5_/power.rpt"
exit

Memory usage for this session 883 Mbytes.
Memory usage for this session including child processes 883 Mbytes.
CPU usage for this session 410 seconds ( 0.11 hours ).
Elapsed time for this session 419 seconds ( 0.12 hours ).

Thank you...
