// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mm_readB_HH_
#define _mm_readB_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mm_mm_mul_32ns_43ns_75_4_1.h"
#include "mm_mm_mul_25ns_75ns_100_5_1.h"
#include "mm_mm_mul_32s_32s_32_4_1.h"

namespace ap_rtl {

struct mm_readB : public sc_module {
    // Port declarations 64
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_logic > m_axi_B_p_V_AWVALID;
    sc_in< sc_logic > m_axi_B_p_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_B_p_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_B_p_V_AWID;
    sc_out< sc_lv<32> > m_axi_B_p_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_B_p_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_B_p_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_B_p_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_B_p_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_B_p_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_B_p_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_B_p_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_B_p_V_AWUSER;
    sc_out< sc_logic > m_axi_B_p_V_WVALID;
    sc_in< sc_logic > m_axi_B_p_V_WREADY;
    sc_out< sc_lv<512> > m_axi_B_p_V_WDATA;
    sc_out< sc_lv<64> > m_axi_B_p_V_WSTRB;
    sc_out< sc_logic > m_axi_B_p_V_WLAST;
    sc_out< sc_lv<1> > m_axi_B_p_V_WID;
    sc_out< sc_lv<1> > m_axi_B_p_V_WUSER;
    sc_out< sc_logic > m_axi_B_p_V_ARVALID;
    sc_in< sc_logic > m_axi_B_p_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_B_p_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_B_p_V_ARID;
    sc_out< sc_lv<32> > m_axi_B_p_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_B_p_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_B_p_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_B_p_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_B_p_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_B_p_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_B_p_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_B_p_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_B_p_V_ARUSER;
    sc_in< sc_logic > m_axi_B_p_V_RVALID;
    sc_out< sc_logic > m_axi_B_p_V_RREADY;
    sc_in< sc_lv<512> > m_axi_B_p_V_RDATA;
    sc_in< sc_logic > m_axi_B_p_V_RLAST;
    sc_in< sc_lv<1> > m_axi_B_p_V_RID;
    sc_in< sc_lv<1> > m_axi_B_p_V_RUSER;
    sc_in< sc_lv<2> > m_axi_B_p_V_RRESP;
    sc_in< sc_logic > m_axi_B_p_V_BVALID;
    sc_out< sc_logic > m_axi_B_p_V_BREADY;
    sc_in< sc_lv<2> > m_axi_B_p_V_BRESP;
    sc_in< sc_lv<1> > m_axi_B_p_V_BID;
    sc_in< sc_lv<1> > m_axi_B_p_V_BUSER;
    sc_in< sc_lv<64> > B_p_V_offset_dout;
    sc_in< sc_logic > B_p_V_offset_empty_n;
    sc_out< sc_logic > B_p_V_offset_read;
    sc_out< sc_lv<512> > BStream_V_V_din;
    sc_in< sc_logic > BStream_V_V_full_n;
    sc_out< sc_logic > BStream_V_V_write;
    sc_in< sc_lv<32> > N_dout;
    sc_in< sc_logic > N_empty_n;
    sc_out< sc_logic > N_read;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mm_readB(sc_module_name name);
    SC_HAS_PROCESS(mm_readB);

    ~mm_readB();

    sc_trace_file* mVcdFile;

    mm_mm_mul_32ns_43ns_75_4_1<1,4,32,43,75>* mm_mul_32ns_43ns_75_4_1_U29;
    mm_mm_mul_25ns_75ns_100_5_1<1,5,25,75,100>* mm_mul_25ns_75ns_100_5_1_U30;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U31;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U32;
    mm_mm_mul_32s_32s_32_4_1<1,4,32,32,32>* mm_mul_32s_32s_32_4_1_U33;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > B_p_V_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > empty_19_reg_1134;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter7_reg;
    sc_signal< sc_logic > B_p_V_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter14_reg;
    sc_signal< sc_logic > B_p_V_offset_blk_n;
    sc_signal< sc_logic > BStream_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter15_reg;
    sc_signal< sc_logic > N_blk_n;
    sc_signal< sc_lv<100> > indvar_flatten162_i_reg_179;
    sc_signal< sc_lv<76> > indvar_flatten98_i_reg_190;
    sc_signal< sc_lv<44> > indvar_flatten44_i_reg_201;
    sc_signal< sc_lv<32> > kb_0_i_i_reg_212;
    sc_signal< sc_lv<13> > indvar_flatten_i_reg_223;
    sc_signal< sc_lv<9> > k_0_i_i_reg_234;
    sc_signal< sc_lv<4> > jj_0_i_i_reg_245;
    sc_signal< sc_lv<32> > jb_0_i_i_reg_256;
    sc_signal< sc_lv<58> > tmp_reg_1011;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > N_read_reg_1016;
    sc_signal< sc_lv<1> > tmp_8_reg_1024;
    sc_signal< sc_lv<24> > tmp_13_i_reg_1029;
    sc_signal< sc_lv<25> > select_ln48_fu_323_p3;
    sc_signal< sc_lv<25> > select_ln48_reg_1034;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<43> > empty_fu_340_p1;
    sc_signal< sc_lv<43> > empty_reg_1042;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<75> > grp_fu_352_p2;
    sc_signal< sc_lv<75> > bound49_i_reg_1057;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln50_fu_370_p2;
    sc_signal< sc_lv<1> > icmp_ln50_reg_1073;
    sc_signal< sc_lv<60> > zext_ln47_cast_i_fu_375_p1;
    sc_signal< sc_lv<60> > zext_ln47_cast_i_reg_1078;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<44> > bound5_i_fu_378_p1;
    sc_signal< sc_lv<44> > bound5_i_reg_1083;
    sc_signal< sc_lv<76> > bound49_cast_i_fu_381_p1;
    sc_signal< sc_lv<76> > bound49_cast_i_reg_1088;
    sc_signal< sc_lv<100> > grp_fu_364_p2;
    sc_signal< sc_lv<100> > bound103_i_reg_1093;
    sc_signal< sc_lv<1> > icmp_ln48_fu_384_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter16;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1098_pp0_iter13_reg;
    sc_signal< sc_lv<100> > add_ln48_fu_389_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln49_fu_395_p2;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln49_reg_1107_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln49_3_fu_405_p3;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter2_reg;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter4_reg;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter5_reg;
    sc_signal< sc_lv<1> > select_ln49_3_reg_1117_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln54_fu_412_p2;
    sc_signal< sc_lv<1> > or_ln54_reg_1127;
    sc_signal< sc_lv<1> > empty_19_fu_430_p2;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter1_reg;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter2_reg;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter3_reg;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter4_reg;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter5_reg;
    sc_signal< sc_lv<1> > empty_19_reg_1134_pp0_iter6_reg;
    sc_signal< sc_lv<44> > select_ln50_1_fu_442_p3;
    sc_signal< sc_lv<76> > select_ln49_5_fu_456_p3;
    sc_signal< sc_lv<32> > add_ln54_fu_474_p2;
    sc_signal< sc_lv<32> > add_ln54_reg_1148;
    sc_signal< sc_lv<1> > and_ln54_1_fu_534_p2;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln54_1_reg_1153_pp0_iter6_reg;
    sc_signal< sc_lv<32> > add_ln50_fu_540_p2;
    sc_signal< sc_lv<32> > add_ln50_reg_1158;
    sc_signal< sc_lv<1> > and_ln54_2_fu_594_p2;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln54_2_reg_1163_pp0_iter6_reg;
    sc_signal< sc_lv<32> > select_ln50_fu_600_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > add_ln54_3_fu_629_p2;
    sc_signal< sc_lv<32> > add_ln54_3_reg_1173;
    sc_signal< sc_lv<9> > select_ln51_1_fu_635_p3;
    sc_signal< sc_lv<4> > jj_fu_649_p3;
    sc_signal< sc_lv<13> > select_ln51_2_fu_663_p3;
    sc_signal< sc_lv<32> > grp_fu_671_p2;
    sc_signal< sc_lv<32> > mul_ln54_reg_1193;
    sc_signal< sc_lv<32> > grp_fu_675_p2;
    sc_signal< sc_lv<32> > mul_ln54_1_reg_1198;
    sc_signal< sc_lv<32> > grp_fu_679_p2;
    sc_signal< sc_lv<32> > mul_ln54_2_reg_1203;
    sc_signal< sc_lv<28> > select_ln54_fu_742_p3;
    sc_signal< sc_lv<28> > select_ln54_reg_1208;
    sc_signal< sc_lv<32> > add_ln49_fu_764_p2;
    sc_signal< sc_lv<32> > add_ln49_reg_1213;
    sc_signal< sc_lv<27> > tmp_20_i_reg_1219;
    sc_signal< sc_lv<32> > select_ln49_4_fu_799_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > add_ln54_2_fu_811_p2;
    sc_signal< sc_lv<32> > add_ln54_2_reg_1229;
    sc_signal< sc_lv<32> > add_ln54_4_fu_817_p2;
    sc_signal< sc_lv<32> > add_ln54_4_reg_1236;
    sc_signal< sc_lv<60> > add_ln176_fu_996_p2;
    sc_signal< sc_lv<60> > add_ln176_reg_1243;
    sc_signal< sc_lv<512> > tmp_V_reg_1254;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter6_state18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<64> > sext_ln176_fu_1001_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_8_fu_277_p1;
    sc_signal< sc_lv<32> > tmp_13_i_fu_285_p1;
    sc_signal< sc_lv<32> > sub_ln48_fu_295_p2;
    sc_signal< sc_lv<24> > tmp_i_fu_300_p4;
    sc_signal< sc_lv<25> > zext_ln48_fu_310_p1;
    sc_signal< sc_lv<25> > sub_ln48_1_fu_314_p2;
    sc_signal< sc_lv<25> > zext_ln48_1_fu_320_p1;
    sc_signal< sc_lv<36> > tmp_14_i_fu_333_p3;
    sc_signal< sc_lv<32> > sext_ln48_fu_330_p1;
    sc_signal< sc_lv<32> > grp_fu_352_p0;
    sc_signal< sc_lv<43> > grp_fu_352_p1;
    sc_signal< sc_lv<25> > grp_fu_364_p0;
    sc_signal< sc_lv<75> > grp_fu_364_p1;
    sc_signal< sc_lv<1> > icmp_ln50_1_fu_400_p2;
    sc_signal< sc_lv<3> > empty_18_fu_418_p1;
    sc_signal< sc_lv<100> > tmp_13_fu_422_p3;
    sc_signal< sc_lv<44> > add_ln50_1_fu_436_p2;
    sc_signal< sc_lv<76> > add_ln49_1_fu_450_p2;
    sc_signal< sc_lv<32> > shl_ln54_1_fu_464_p2;
    sc_signal< sc_lv<32> > zext_ln51_fu_470_p1;
    sc_signal< sc_lv<1> > icmp_ln52_fu_485_p2;
    sc_signal< sc_lv<1> > xor_ln49_fu_480_p2;
    sc_signal< sc_lv<1> > icmp_ln51_fu_497_p2;
    sc_signal< sc_lv<1> > and_ln49_fu_491_p2;
    sc_signal< sc_lv<1> > xor_ln54_fu_523_p2;
    sc_signal< sc_lv<1> > and_ln49_1_fu_503_p2;
    sc_signal< sc_lv<32> > select_ln54_1_fu_509_p3;
    sc_signal< sc_lv<1> > or_ln54_1_fu_546_p2;
    sc_signal< sc_lv<1> > or_ln54_2_fu_551_p2;
    sc_signal< sc_lv<32> > shl_ln54_3_fu_564_p2;
    sc_signal< sc_lv<32> > select_ln54_3_fu_516_p3;
    sc_signal< sc_lv<1> > xor_ln54_1_fu_578_p2;
    sc_signal< sc_lv<1> > or_ln54_3_fu_584_p2;
    sc_signal< sc_lv<1> > and_ln54_fu_528_p2;
    sc_signal< sc_lv<1> > or_ln54_4_fu_589_p2;
    sc_signal< sc_lv<9> > select_ln54_6_fu_556_p3;
    sc_signal< sc_lv<1> > or_ln51_fu_614_p2;
    sc_signal< sc_lv<9> > add_ln51_fu_608_p2;
    sc_signal< sc_lv<32> > zext_ln51_1_fu_625_p1;
    sc_signal< sc_lv<32> > select_ln54_7_fu_570_p3;
    sc_signal< sc_lv<1> > or_ln51_1_fu_620_p2;
    sc_signal< sc_lv<4> > add_ln52_fu_643_p2;
    sc_signal< sc_lv<13> > add_ln51_1_fu_657_p2;
    sc_signal< sc_lv<32> > shl_ln54_fu_683_p2;
    sc_signal< sc_lv<32> > add_ln54_1_fu_689_p2;
    sc_signal< sc_lv<32> > sub_ln54_fu_702_p2;
    sc_signal< sc_lv<27> > tmp_17_i_fu_708_p4;
    sc_signal< sc_lv<28> > zext_ln54_fu_718_p1;
    sc_signal< sc_lv<27> > tmp_18_i_fu_728_p4;
    sc_signal< sc_lv<1> > tmp_9_fu_694_p3;
    sc_signal< sc_lv<28> > sub_ln54_1_fu_722_p2;
    sc_signal< sc_lv<28> > zext_ln54_1_fu_738_p1;
    sc_signal< sc_lv<32> > select_ln49_fu_750_p3;
    sc_signal< sc_lv<32> > shl_ln54_2_fu_770_p2;
    sc_signal< sc_lv<32> > select_ln49_1_fu_757_p3;
    sc_signal< sc_lv<32> > sub_ln54_2_fu_783_p2;
    sc_signal< sc_lv<32> > shl_ln54_4_fu_806_p2;
    sc_signal< sc_lv<32> > select_ln54_2_fu_776_p3;
    sc_signal< sc_lv<28> > zext_ln54_2_fu_838_p1;
    sc_signal< sc_lv<24> > trunc_ln54_fu_828_p1;
    sc_signal< sc_lv<1> > tmp_10_fu_831_p3;
    sc_signal< sc_lv<28> > sub_ln54_3_fu_841_p2;
    sc_signal< sc_lv<28> > trunc_ln54_2_mid_i_fu_847_p4;
    sc_signal< sc_lv<28> > select_ln54_4_fu_857_p3;
    sc_signal< sc_lv<28> > select_ln49_2_fu_822_p3;
    sc_signal< sc_lv<32> > sub_ln54_4_fu_879_p2;
    sc_signal< sc_lv<27> > tmp_24_i_fu_884_p4;
    sc_signal< sc_lv<28> > zext_ln54_3_fu_894_p1;
    sc_signal< sc_lv<27> > tmp_25_i_fu_904_p4;
    sc_signal< sc_lv<1> > tmp_11_fu_872_p3;
    sc_signal< sc_lv<28> > sub_ln54_5_fu_898_p2;
    sc_signal< sc_lv<28> > zext_ln54_4_fu_913_p1;
    sc_signal< sc_lv<28> > select_ln54_8_fu_917_p3;
    sc_signal< sc_lv<28> > select_ln54_5_fu_865_p3;
    sc_signal< sc_lv<32> > sub_ln54_6_fu_939_p2;
    sc_signal< sc_lv<27> > tmp_26_i_fu_944_p4;
    sc_signal< sc_lv<28> > zext_ln54_5_fu_954_p1;
    sc_signal< sc_lv<27> > tmp_27_i_fu_964_p4;
    sc_signal< sc_lv<1> > tmp_12_fu_932_p3;
    sc_signal< sc_lv<28> > sub_ln54_7_fu_958_p2;
    sc_signal< sc_lv<28> > zext_ln54_6_fu_973_p1;
    sc_signal< sc_lv<28> > select_ln54_10_fu_977_p3;
    sc_signal< sc_lv<28> > select_ln54_9_fu_925_p3;
    sc_signal< sc_lv<28> > select_ln51_fu_985_p3;
    sc_signal< sc_lv<60> > sext_ln51_fu_992_p1;
    sc_signal< sc_logic > grp_fu_671_ce;
    sc_signal< sc_logic > grp_fu_675_ce;
    sc_signal< sc_logic > grp_fu_679_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<75> > grp_fu_352_p00;
    sc_signal< sc_lv<75> > grp_fu_352_p10;
    sc_signal< sc_lv<100> > grp_fu_364_p00;
    sc_signal< sc_lv<100> > grp_fu_364_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<100> ap_const_lv100_0;
    static const sc_lv<76> ap_const_lv76_0;
    static const sc_lv<44> ap_const_lv44_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<100> ap_const_lv100_1;
    static const sc_lv<97> ap_const_lv97_0;
    static const sc_lv<44> ap_const_lv44_1;
    static const sc_lv<76> ap_const_lv76_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<13> ap_const_lv13_800;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_BStream_V_V_blk_n();
    void thread_BStream_V_V_din();
    void thread_BStream_V_V_write();
    void thread_B_p_V_blk_n_AR();
    void thread_B_p_V_blk_n_R();
    void thread_B_p_V_offset_blk_n();
    void thread_B_p_V_offset_read();
    void thread_N_blk_n();
    void thread_N_read();
    void thread_add_ln176_fu_996_p2();
    void thread_add_ln48_fu_389_p2();
    void thread_add_ln49_1_fu_450_p2();
    void thread_add_ln49_fu_764_p2();
    void thread_add_ln50_1_fu_436_p2();
    void thread_add_ln50_fu_540_p2();
    void thread_add_ln51_1_fu_657_p2();
    void thread_add_ln51_fu_608_p2();
    void thread_add_ln52_fu_643_p2();
    void thread_add_ln54_1_fu_689_p2();
    void thread_add_ln54_2_fu_811_p2();
    void thread_add_ln54_3_fu_629_p2();
    void thread_add_ln54_4_fu_817_p2();
    void thread_add_ln54_fu_474_p2();
    void thread_and_ln49_1_fu_503_p2();
    void thread_and_ln49_fu_491_p2();
    void thread_and_ln54_1_fu_534_p2();
    void thread_and_ln54_2_fu_594_p2();
    void thread_and_ln54_fu_528_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state12_pp0_stage0_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage0_iter2();
    void thread_ap_block_state15_pp0_stage0_iter3();
    void thread_ap_block_state16_pp0_stage0_iter4();
    void thread_ap_block_state17_pp0_stage0_iter5();
    void thread_ap_block_state18_pp0_stage0_iter6();
    void thread_ap_block_state19_pp0_stage0_iter7();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp0_stage0_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage0_iter10();
    void thread_ap_block_state23_pp0_stage0_iter11();
    void thread_ap_block_state24_pp0_stage0_iter12();
    void thread_ap_block_state25_pp0_stage0_iter13();
    void thread_ap_block_state26_pp0_stage0_iter14();
    void thread_ap_block_state27_pp0_stage0_iter15();
    void thread_ap_block_state28_pp0_stage0_iter16();
    void thread_ap_condition_pp0_exit_iter6_state18();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound49_cast_i_fu_381_p1();
    void thread_bound5_i_fu_378_p1();
    void thread_empty_18_fu_418_p1();
    void thread_empty_19_fu_430_p2();
    void thread_empty_fu_340_p1();
    void thread_grp_fu_352_p0();
    void thread_grp_fu_352_p00();
    void thread_grp_fu_352_p1();
    void thread_grp_fu_352_p10();
    void thread_grp_fu_364_p0();
    void thread_grp_fu_364_p00();
    void thread_grp_fu_364_p1();
    void thread_grp_fu_364_p10();
    void thread_grp_fu_671_ce();
    void thread_grp_fu_675_ce();
    void thread_grp_fu_679_ce();
    void thread_icmp_ln48_fu_384_p2();
    void thread_icmp_ln49_fu_395_p2();
    void thread_icmp_ln50_1_fu_400_p2();
    void thread_icmp_ln50_fu_370_p2();
    void thread_icmp_ln51_fu_497_p2();
    void thread_icmp_ln52_fu_485_p2();
    void thread_internal_ap_ready();
    void thread_jj_fu_649_p3();
    void thread_m_axi_B_p_V_ARADDR();
    void thread_m_axi_B_p_V_ARBURST();
    void thread_m_axi_B_p_V_ARCACHE();
    void thread_m_axi_B_p_V_ARID();
    void thread_m_axi_B_p_V_ARLEN();
    void thread_m_axi_B_p_V_ARLOCK();
    void thread_m_axi_B_p_V_ARPROT();
    void thread_m_axi_B_p_V_ARQOS();
    void thread_m_axi_B_p_V_ARREGION();
    void thread_m_axi_B_p_V_ARSIZE();
    void thread_m_axi_B_p_V_ARUSER();
    void thread_m_axi_B_p_V_ARVALID();
    void thread_m_axi_B_p_V_AWADDR();
    void thread_m_axi_B_p_V_AWBURST();
    void thread_m_axi_B_p_V_AWCACHE();
    void thread_m_axi_B_p_V_AWID();
    void thread_m_axi_B_p_V_AWLEN();
    void thread_m_axi_B_p_V_AWLOCK();
    void thread_m_axi_B_p_V_AWPROT();
    void thread_m_axi_B_p_V_AWQOS();
    void thread_m_axi_B_p_V_AWREGION();
    void thread_m_axi_B_p_V_AWSIZE();
    void thread_m_axi_B_p_V_AWUSER();
    void thread_m_axi_B_p_V_AWVALID();
    void thread_m_axi_B_p_V_BREADY();
    void thread_m_axi_B_p_V_RREADY();
    void thread_m_axi_B_p_V_WDATA();
    void thread_m_axi_B_p_V_WID();
    void thread_m_axi_B_p_V_WLAST();
    void thread_m_axi_B_p_V_WSTRB();
    void thread_m_axi_B_p_V_WUSER();
    void thread_m_axi_B_p_V_WVALID();
    void thread_or_ln51_1_fu_620_p2();
    void thread_or_ln51_fu_614_p2();
    void thread_or_ln54_1_fu_546_p2();
    void thread_or_ln54_2_fu_551_p2();
    void thread_or_ln54_3_fu_584_p2();
    void thread_or_ln54_4_fu_589_p2();
    void thread_or_ln54_fu_412_p2();
    void thread_real_start();
    void thread_select_ln48_fu_323_p3();
    void thread_select_ln49_1_fu_757_p3();
    void thread_select_ln49_2_fu_822_p3();
    void thread_select_ln49_3_fu_405_p3();
    void thread_select_ln49_4_fu_799_p3();
    void thread_select_ln49_5_fu_456_p3();
    void thread_select_ln49_fu_750_p3();
    void thread_select_ln50_1_fu_442_p3();
    void thread_select_ln50_fu_600_p3();
    void thread_select_ln51_1_fu_635_p3();
    void thread_select_ln51_2_fu_663_p3();
    void thread_select_ln51_fu_985_p3();
    void thread_select_ln54_10_fu_977_p3();
    void thread_select_ln54_1_fu_509_p3();
    void thread_select_ln54_2_fu_776_p3();
    void thread_select_ln54_3_fu_516_p3();
    void thread_select_ln54_4_fu_857_p3();
    void thread_select_ln54_5_fu_865_p3();
    void thread_select_ln54_6_fu_556_p3();
    void thread_select_ln54_7_fu_570_p3();
    void thread_select_ln54_8_fu_917_p3();
    void thread_select_ln54_9_fu_925_p3();
    void thread_select_ln54_fu_742_p3();
    void thread_sext_ln176_fu_1001_p1();
    void thread_sext_ln48_fu_330_p1();
    void thread_sext_ln51_fu_992_p1();
    void thread_shl_ln54_1_fu_464_p2();
    void thread_shl_ln54_2_fu_770_p2();
    void thread_shl_ln54_3_fu_564_p2();
    void thread_shl_ln54_4_fu_806_p2();
    void thread_shl_ln54_fu_683_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln48_1_fu_314_p2();
    void thread_sub_ln48_fu_295_p2();
    void thread_sub_ln54_1_fu_722_p2();
    void thread_sub_ln54_2_fu_783_p2();
    void thread_sub_ln54_3_fu_841_p2();
    void thread_sub_ln54_4_fu_879_p2();
    void thread_sub_ln54_5_fu_898_p2();
    void thread_sub_ln54_6_fu_939_p2();
    void thread_sub_ln54_7_fu_958_p2();
    void thread_sub_ln54_fu_702_p2();
    void thread_tmp_10_fu_831_p3();
    void thread_tmp_11_fu_872_p3();
    void thread_tmp_12_fu_932_p3();
    void thread_tmp_13_fu_422_p3();
    void thread_tmp_13_i_fu_285_p1();
    void thread_tmp_14_i_fu_333_p3();
    void thread_tmp_17_i_fu_708_p4();
    void thread_tmp_18_i_fu_728_p4();
    void thread_tmp_24_i_fu_884_p4();
    void thread_tmp_25_i_fu_904_p4();
    void thread_tmp_26_i_fu_944_p4();
    void thread_tmp_27_i_fu_964_p4();
    void thread_tmp_8_fu_277_p1();
    void thread_tmp_9_fu_694_p3();
    void thread_tmp_i_fu_300_p4();
    void thread_trunc_ln54_2_mid_i_fu_847_p4();
    void thread_trunc_ln54_fu_828_p1();
    void thread_xor_ln49_fu_480_p2();
    void thread_xor_ln54_1_fu_578_p2();
    void thread_xor_ln54_fu_523_p2();
    void thread_zext_ln47_cast_i_fu_375_p1();
    void thread_zext_ln48_1_fu_320_p1();
    void thread_zext_ln48_fu_310_p1();
    void thread_zext_ln51_1_fu_625_p1();
    void thread_zext_ln51_fu_470_p1();
    void thread_zext_ln54_1_fu_738_p1();
    void thread_zext_ln54_2_fu_838_p1();
    void thread_zext_ln54_3_fu_894_p1();
    void thread_zext_ln54_4_fu_913_p1();
    void thread_zext_ln54_5_fu_954_p1();
    void thread_zext_ln54_6_fu_973_p1();
    void thread_zext_ln54_fu_718_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
