Generating HDL for page 14.71.62.1 ADDRESS CHANNEL CONTROLS at 6/16/2022 1:53:50 PM
Block at coordinate 4E is marked for No HDL Generation -- skipped.
Block at coordinate 4F is marked for No HDL Generation -- skipped.
Block at coordinate 5G is marked for No HDL Generation -- skipped.
Block at coordinate 4G is marked for No HDL Generation -- skipped.
Block at coordinate 5H is marked for No HDL Generation -- skipped.
Block at coordinate 4H is marked for No HDL Generation -- skipped.
Block at coordinate 2H is marked for No HDL Generation -- skipped.
Note: DOT Function at 4B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4E marked for no HDL generation.
Note: DOT Function at 4E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4G marked for no HDL generation.
Note: DOT Function at 4G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5H marked for no HDL generation.
Note: DOT Function at 5H has input level(s) of S, and output level(s) of S, Logic Function set to OR
NOTE: Processing DOT Function at 4E Connection id 245862 Reference to Diagram Block 245828 is a block marked to no HDL generation
NOTE: Processing DOT Function at 4E Connection id 245870 Reference to Diagram Block 245831 is a block marked to no HDL generation
NOTE: Processing DOT Function at 4G Connection id 245879 Reference to Diagram Block 245835 is a block marked to no HDL generation
NOTE: Processing DOT Function at 4G Connection id 245887 Reference to Diagram Block 245840 is a block marked to no HDL generation
NOTE: Processing DOT Function at 5H Connection id 245876 Reference to Diagram Block 245834 is a block marked to no HDL generation
NOTE: Processing DOT Function at 5H Connection id 245885 Reference to Diagram Block 245839 is a block marked to no HDL generation
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of PS_LOGIC_GATE_J
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME,MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10,MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME
	and logic function of NAND
Note: During generation an input to the block at 2C, connection database ID 245855 was found to come from a block marked for no HDL generation
Generating Statement for block at 2C with output pin(s) of OUT_2C_G
	and inputs of OUT_DOT_4B,OUT_DOT_4C
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_F
	and inputs of PS_LOGIC_GATE_K
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_1401_MODE_1,PS_OP_OR_OP_MOD_POSITION,MS_ADDRESS_SET_ROUTINE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_F
	and inputs of PS_LOGIC_GATE_A_OR_R
	and logic function of NOT
Note: During generation an input to the block at 2G, connection database ID 245881 was found to come from a block marked for no HDL generation
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_DOT_3F,OUT_DOT_3H
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_R
	and inputs of MS_I_CYCLE
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_C
	and inputs of PS_LOGIC_GATE_A_OR_R
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_B
	and inputs of MS_ADDRESS_SET_ROUTINE
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4A_B,OUT_4B_G
	and logic function of OR
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4C_C,OUT_4D_F
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3E_C,OUT_3F_F
	and logic function of OR
Note: During generation an input to the block at 1C, connection database ID 245891 was found to come from a block marked for no HDL generation
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_2C_G,OUT_2G_E
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_3H_R,OUT_3I_C,OUT_2I_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ZERO_TO_ADDR_CH
	from gate output OUT_DOT_1C
