
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 16:34:15 2025
Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat core
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 16:34:58 2025
viaInitial ends at Mon Mar 10 16:34:58 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.27min, fe_real=0.75min, fe_mem=465.3M) ***
*** Begin netlist parsing (mem=465.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/core.v.gz'

*** Memory Usage v#1 (Current mem = 483.309M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=483.3M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1831 modules.
** info: there are 26702 stdCell insts.

*** Memory Usage v#1 (Current mem = 553.891M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/core.sdc' ...
Current (total cpu=0:00:17.6, real=0:00:47.0, peak res=326.3M, current mem=690.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=341.4M, current mem=707.8M)
Current (total cpu=0:00:17.7, real=0:00:47.0, peak res=341.4M, current mem=707.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/core.fp.gz (mem = 713.8M).
*info: reset 29041 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 872800 868000)
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 713.8M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/core.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/core.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=713.8M) ***
Total net length = 2.894e+01 (1.447e+01 1.447e+01) (ext = 2.430e-01)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/core.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 15:45:12 2025 Format: 15.2) ...
*** Total 28939 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=714.8M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.25 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 5.0 -start 0.0 0.2 -pin {clk {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 867.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.6 -pinDepth 0.25 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 2.2 -start 0.0 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 867.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=869.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9311 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1167.39 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1167.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:06.4) (Real : 0:00:07.0) (mem : 1167.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 414 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD8' removed
*       :     24 instances of type 'INVD6' removed
*       :      8 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     17 instances of type 'INVD2' removed
*       :     30 instances of type 'INVD1' removed
*       :     42 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      3 instances of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     40 instances of type 'CKND2' removed
*       :    124 instances of type 'CKBD4' removed
*       :     20 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     64 instances of type 'BUFFD2' removed
*       :     16 instances of type 'BUFFD1' removed
*       :      7 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26315 (0 fixed + 26315 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=28550 #term=100916 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 26315 single + 0 double + 0 multi
Total standard cell length = 66.5262 (mm), area = 0.1197 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 332631 sites (119747 um^2) / alloc_area 475889 sites (171320 um^2).
Pin Density = 0.2107.
            = total # of pins 100916 / total area 478860.
*Internal placement parameters: 0.102 | 14 | 0x000555
End delay calculation. (MEM=1186.6 CPU=0:00:02.9 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.969e+04 (6.44e+04 2.53e+04)
              Est.  stn bbox = 1.154e+05 (8.49e+04 3.05e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1186.6M
Iteration  2: Total net bbox = 1.371e+05 (6.44e+04 7.27e+04)
              Est.  stn bbox = 1.891e+05 (8.49e+04 1.04e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1186.6M
Iteration  3: Total net bbox = 1.671e+05 (9.62e+04 7.09e+04)
              Est.  stn bbox = 2.467e+05 (1.40e+05 1.07e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1167.5M
Iteration  4: Total net bbox = 1.911e+05 (9.12e+04 9.99e+04)
              Est.  stn bbox = 2.850e+05 (1.34e+05 1.51e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1167.5M
End delay calculation. (MEM=1186.6 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration  5: Total net bbox = 5.341e+05 (2.56e+05 2.78e+05)
              Est.  stn bbox = 6.910e+05 (3.27e+05 3.64e+05)
              cpu = 0:00:13.5 real = 0:00:13.0 mem = 1186.6M
Iteration  6: Total net bbox = 3.830e+05 (1.80e+05 2.03e+05)
              Est.  stn bbox = 5.176e+05 (2.42e+05 2.75e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1186.6M
End delay calculation. (MEM=1186.6 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration  7: Total net bbox = 4.005e+05 (1.98e+05 2.03e+05)
              Est.  stn bbox = 5.380e+05 (2.63e+05 2.75e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1186.6M
Iteration  8: Total net bbox = 4.292e+05 (1.98e+05 2.31e+05)
              Est.  stn bbox = 5.735e+05 (2.63e+05 3.11e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1186.6M
End delay calculation. (MEM=1186.6 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration  9: Total net bbox = 4.401e+05 (2.09e+05 2.31e+05)
              Est.  stn bbox = 5.873e+05 (2.77e+05 3.11e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1186.6M
Iteration 10: Total net bbox = 4.589e+05 (2.09e+05 2.50e+05)
              Est.  stn bbox = 6.106e+05 (2.77e+05 3.34e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1186.6M
End delay calculation. (MEM=1186.6 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration 11: Total net bbox = 4.714e+05 (2.21e+05 2.50e+05)
              Est.  stn bbox = 6.246e+05 (2.91e+05 3.34e+05)
              cpu = 0:00:06.7 real = 0:00:06.0 mem = 1186.6M
Iteration 12: Total net bbox = 4.905e+05 (2.21e+05 2.69e+05)
              Est.  stn bbox = 6.453e+05 (2.91e+05 3.55e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1186.6M
End delay calculation. (MEM=1205.68 CPU=0:00:03.0 REAL=0:00:03.0)
Iteration 13: Total net bbox = 5.008e+05 (2.21e+05 2.80e+05)
              Est.  stn bbox = 6.560e+05 (2.91e+05 3.65e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 1205.7M
Iteration 14: Total net bbox = 5.030e+05 (2.21e+05 2.82e+05)
              Est.  stn bbox = 6.583e+05 (2.91e+05 3.68e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1205.7M
Iteration 15: Total net bbox = 5.401e+05 (2.55e+05 2.85e+05)
              Est.  stn bbox = 6.959e+05 (3.26e+05 3.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1205.7M
*** cost = 5.401e+05 (2.55e+05 2.85e+05) (cpu for global=0:00:52.2) real=0:00:52.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:28 mem=1090.8M) ***
Total net bbox length = 5.401e+05 (2.554e+05 2.846e+05) (ext = 3.598e+04)
Move report: Detail placement moves 22227 insts, mean move: 1.99 um, max move: 42.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155): (344.40, 411.40) --> (358.40, 382.60)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1108.3MB
Summary Report:
Instances move: 22227 (out of 26315 movable)
Mean displacement: 1.99 um
Max displacement: 42.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155) (344.4, 411.4) -> (358.4, 382.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 5.180e+05 (2.342e+05 2.838e+05) (ext = 3.589e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 1108.3MB
*** Finished refinePlace (0:01:32 mem=1108.3M) ***
*** Finished Initial Placement (cpu=0:01:02, real=0:01:01, mem=1108.3M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28550  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28550 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 28550 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.492240e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 100673
[NR-eagl] Layer2(M2)(V) length: 2.256355e+05um, number of vias: 138576
[NR-eagl] Layer3(M3)(H) length: 2.565461e+05um, number of vias: 12405
[NR-eagl] Layer4(M4)(V) length: 1.191199e+05um, number of vias: 2603
[NR-eagl] Layer5(M5)(H) length: 4.753637e+04um, number of vias: 769
[NR-eagl] Layer6(M6)(V) length: 1.575881e+04um, number of vias: 7
[NR-eagl] Layer7(M7)(H) length: 1.932000e+02um, number of vias: 7
[NR-eagl] Layer8(M8)(V) length: 2.992000e+02um, number of vias: 0
[NR-eagl] Total length: 6.650891e+05um, number of vias: 255040
[NR-eagl] End Peak syMemory usage = 1140.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.08 seconds
**placeDesign ... cpu = 0: 1:10, real = 0: 1:10, mem = 1128.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1134.6M, totSessionCpu=0:01:35 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1134.6M)
Extraction called for design 'core' of instances=26315 and nets=28658 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1134.645M)
** Profile ** Start :  cpu=0:00:00.0, mem=1134.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1134.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1227.5 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1227.5M) ***
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=0:01:41 mem=1227.5M)
** Profile ** Overall slacks :  cpu=0:00:05.5, mem=1227.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1227.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.012  |
|           TNS (ns):|-17255.4 |
|    Violating Paths:|  7675   |
|          All Paths:|  8648   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    309 (309)     |   -0.635   |    309 (309)     |
|   max_tran     |   321 (13186)    |   -8.880   |   321 (13186)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.463%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1227.5M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1172.3M, totSessionCpu=0:01:42 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1172.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1172.3M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26315

Instance distribution across the VT partitions:

 LVT : inst = 6642 (25.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6642 (25.2%)

 HVT : inst = 19673 (74.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19673 (74.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  28550
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.75MB/938.75MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.86MB/938.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.90MB/938.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT)
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 10%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 20%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 30%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 40%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 50%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 60%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 70%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 80%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 90%

Finished Levelizing
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT)

Starting Activity Propagation
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 10%
2025-Mar-10 16:36:40 (2025-Mar-10 23:36:40 GMT): 20%

Finished Activity Propagation
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=940.81MB/940.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT)
 ... Calculating leakage power
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT): 10%
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT): 20%
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT): 30%
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT): 40%

Finished Calculating power
2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.97MB/940.97MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=940.97MB/940.97MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=941.00MB/941.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 16:36:41 (2025-Mar-10 23:36:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.99853319
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3609       36.15
Macro                                  0           0
IO                                     0           0
Combinational                     0.6376       63.85
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9985         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9985         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Highest Leakage Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Total Cap: 	1.89253e-10 F
* 		Total instances in design: 26315
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.998533 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26315 cells ( 100.000000%) , 0.998533 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=941.02MB/941.02MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -8.112 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.991 mW
Resizable instances =  26315 (100.0%), leakage = 0.991 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6642 (25.2%), lkg = 0.236 mW (23.8%)
   -ve slk =   6641 (25.2%), lkg = 0.236 mW (23.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19673 (74.8%), lkg = 0.755 mW (76.2%)
   -ve slk =  19409 (73.8%), lkg = 0.752 mW (75.8%)

OptMgr: Begin forced downsizing
OptMgr: 6462 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -11.976 ns
OptMgr: 2001 (31%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -8.111 ns

Design leakage power (state independent) = 0.937 mW
Resizable instances =  26315 (100.0%), leakage = 0.937 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2740 (10.4%), lkg = 0.116 mW (12.4%)
   -ve slk =   2739 (10.4%), lkg = 0.116 mW (12.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  23575 (89.6%), lkg = 0.821 mW (87.6%)
   -ve slk =  23321 (88.6%), lkg = 0.818 mW (87.3%)


Summary: cell sizing

 4461 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4461       4461

    2 instances changed cell type from        AN2D0   to    CKAN2D0
    1 instances changed cell type from        AN2D1   to    CKAN2D0
    4 instances changed cell type from       AN2XD1   to    CKAN2D0
   63 instances changed cell type from       AO21D1   to     AO21D0
   12 instances changed cell type from      AOI21D1   to    AOI21D0
    8 instances changed cell type from      CKAN2D1   to    CKAN2D0
  448 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  110 instances changed cell type from      CKND2D1   to    CKND2D0
  175 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   53 instances changed cell type from     CKXOR2D1   to     XOR2D0
   15 instances changed cell type from       IND2D1   to     IND2D0
   78 instances changed cell type from       INR2D1   to     INR2D0
    8 instances changed cell type from       INR2D2   to    INR2XD1
   10 instances changed cell type from      INR2XD0   to     INR2D0
   86 instances changed cell type from        INVD1   to      CKND0
    6 instances changed cell type from        INVD1   to      INVD0
   30 instances changed cell type from      IOA21D1   to    IOA21D0
    9 instances changed cell type from     MOAI22D1   to   MOAI22D0
   28 instances changed cell type from        ND2D0   to    CKND2D0
  101 instances changed cell type from        ND2D1   to    CKND2D0
    2 instances changed cell type from        ND2D1   to    CKND2D1
  103 instances changed cell type from        ND2D2   to    CKND2D2
   22 instances changed cell type from        ND2D3   to    CKND2D3
   25 instances changed cell type from        ND2D4   to    CKND2D4
    3 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
   19 instances changed cell type from        NR2D1   to      NR2D0
  120 instances changed cell type from        NR2D1   to     NR2XD0
   24 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
   16 instances changed cell type from       NR2XD0   to      NR2D0
   18 instances changed cell type from       OA21D1   to     OA21D0
   21 instances changed cell type from      OAI21D1   to    OAI21D0
 1095 instances changed cell type from      OAI22D1   to    OAI22D0
   17 instances changed cell type from        OR2D1   to      OR2D0
    5 instances changed cell type from       OR2XD1   to      OR2D0
 1678 instances changed cell type from       XNR2D1   to     XNR2D0
   43 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4461



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=959.39MB/959.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=959.39MB/959.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=959.39MB/959.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT)
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 10%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 20%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 30%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 40%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 50%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 60%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 70%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 80%
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT): 90%

Finished Levelizing
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT)

Starting Activity Propagation
2025-Mar-10 16:36:52 (2025-Mar-10 23:36:52 GMT)
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT): 10%
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT): 20%

Finished Activity Propagation
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=961.79MB/961.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT)
 ... Calculating leakage power
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT): 10%
2025-Mar-10 16:36:53 (2025-Mar-10 23:36:53 GMT): 20%
2025-Mar-10 16:36:54 (2025-Mar-10 23:36:54 GMT): 30%
2025-Mar-10 16:36:54 (2025-Mar-10 23:36:54 GMT): 40%

Finished Calculating power
2025-Mar-10 16:36:54 (2025-Mar-10 23:36:54 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=961.79MB/961.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=961.79MB/961.79MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=961.79MB/961.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 16:36:54 (2025-Mar-10 23:36:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.94353607
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3609       38.25
Macro                                  0           0
IO                                     0           0
Combinational                     0.5826       61.75
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9435         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9435         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Highest Leakage Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Total Cap: 	1.85678e-10 F
* 		Total instances in design: 26315
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.943536 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26315 cells ( 100.000000%) , 0.943536 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=962.82MB/962.82MB)

OptMgr: Leakage power optimization took: 15 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1354.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1354.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1354.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1354.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1354.1M)
CPU of: netlist preparation :0:00:00.0 (mem :1354.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1354.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1291 out of 26315 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 20978
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -13.659  TNS Slack -31177.019 Density 68.46
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.46%|        -| -13.659|-31177.019|   0:00:00.0| 1441.2M|
|    68.46%|        0| -13.659|-31177.020|   0:00:01.0| 1441.2M|
|    68.46%|        1| -13.659|-31176.896|   0:00:01.0| 1441.2M|
|    68.23%|      360| -13.659|-31103.801|   0:00:03.0| 1441.2M|
|    68.23%|        4| -13.659|-31103.801|   0:00:00.0| 1441.2M|
|    68.23%|        0| -13.659|-31103.801|   0:00:00.0| 1441.2M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -13.659  TNS Slack -31103.800 Density 68.23
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1278.18M, totSessionCpu=0:02:12).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.23%|        -| -13.659|-31103.800|   0:00:00.0| 1411.7M|
|    68.23%|        -| -13.659|-31103.800|   0:00:00.0| 1411.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1411.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   494   | 15118   |   456   |    456  |     0   |     0   |     0   |     0   | -13.66 |          0|          0|          0|  68.23  |            |           |
|    24   |  1179   |     1   |      1  |     0   |     0   |     0   |     0   | -2.48 |        180|          0|        433|  68.66  |   0:00:10.0|    1439.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.48 |          1|          0|         23|  68.67  |   0:00:01.0|    1439.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:11.9 real=0:00:12.0 mem=1439.0M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 1286.2M, totSessionCpu=0:02:31 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 108 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.481  TNS Slack -6970.684 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.481|-6970.684|    68.67%|   0:00:01.0| 1432.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
|  -2.479|-5951.556|    68.94%|   0:00:21.0| 1506.2M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
|  -2.192|-5124.195|    69.62%|   0:00:17.0| 1480.5M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -2.192|-5124.195|    69.62%|   0:00:01.0| 1484.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -1.654|-3560.285|    70.64%|   0:00:46.0| 1489.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.654|-3453.835|    70.85%|   0:00:12.0| 1508.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.654|-3286.544|    71.08%|   0:00:08.0| 1508.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.654|-3286.544|    71.08%|   0:00:01.0| 1508.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.466|-2950.948|    71.60%|   0:00:17.0| 1508.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
|  -1.455|-2939.729|    71.66%|   0:00:09.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.451|-2913.063|    71.76%|   0:00:04.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.451|-2913.063|    71.76%|   0:00:02.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.394|-2830.827|    72.17%|   0:00:07.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.394|-2829.914|    72.18%|   0:00:05.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.394|-2822.492|    72.22%|   0:00:03.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.394|-2822.492|    72.22%|   0:00:01.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.394|-2803.770|    72.36%|   0:00:04.0| 1506.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.394|-2804.000|    72.31%|   0:00:05.0| 1525.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:44 real=0:02:44 mem=1525.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:44 real=0:02:44 mem=1525.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.394  TNS Slack -2804.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.394
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.394  TNS Slack -2804.000 Density 72.31
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    72.31%|        -|  -1.394|-2804.000|   0:00:00.0| 1492.0M|
|    72.30%|       21|  -1.394|-2803.377|   0:00:03.0| 1492.0M|
|    72.30%|        1|  -1.394|-2803.383|   0:00:01.0| 1492.0M|
|    72.30%|       13|  -1.394|-2803.383|   0:00:00.0| 1492.0M|
|    72.26%|       33|  -1.394|-2803.358|   0:00:02.0| 1492.0M|
|    71.82%|      972|  -1.394|-2802.740|   0:00:06.0| 1492.0M|
|    71.79%|       69|  -1.394|-2802.781|   0:00:01.0| 1492.0M|
|    71.79%|        5|  -1.394|-2802.794|   0:00:01.0| 1492.0M|
|    71.79%|        0|  -1.394|-2802.794|   0:00:00.0| 1492.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.394  TNS Slack -2802.794 Density 71.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.2) (real = 0:00:16.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=1343.22M, totSessionCpu=0:05:39).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1343.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29389  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29384 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 29384 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.568128e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1368.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.52 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:40 mem=1368.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.3 mem=1368.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1368.6M) ***
Move report: Timing Driven Placement moves 27146 insts, mean move: 23.51 um, max move: 192.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (242.80, 226.00) --> (327.00, 334.00)
	Runtime: CPU: 0:02:17 REAL: 0:02:18 MEM: 1524.9MB
Move report: Detail placement moves 9671 insts, mean move: 1.28 um, max move: 47.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (327.00, 334.00) --> (279.20, 334.00)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1524.9MB
Summary Report:
Instances move: 27144 (out of 27154 movable)
Mean displacement: 23.54 um
Max displacement: 189.40 um (Instance: qmem_instance/FE_OFC395_n108) (14, 352) -> (13.6, 163)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
Runtime: CPU: 0:02:20 REAL: 0:02:21 MEM: 1524.9MB
*** Finished refinePlace (0:08:01 mem=1524.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29389  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29389 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 29389 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.690790e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 102344
[NR-eagl] Layer2(M2)(V) length: 2.164038e+05um, number of vias: 144627
[NR-eagl] Layer3(M3)(H) length: 2.345220e+05um, number of vias: 8185
[NR-eagl] Layer4(M4)(V) length: 8.835592e+04um, number of vias: 2276
[NR-eagl] Layer5(M5)(H) length: 3.066318e+04um, number of vias: 1064
[NR-eagl] Layer6(M6)(V) length: 6.212065e+03um, number of vias: 684
[NR-eagl] Layer7(M7)(H) length: 4.109000e+03um, number of vias: 867
[NR-eagl] Layer8(M8)(V) length: 3.573800e+03um, number of vias: 0
[NR-eagl] Total length: 5.838397e+05um, number of vias: 260047
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1380.1M)
Extraction called for design 'core' of instances=27154 and nets=29500 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1380.137M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:29, real = 0:06:29, mem = 1370.9M, totSessionCpu=0:08:04 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1450.81 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1450.8M) ***
*** Timing NOT met, worst failing slack is -1.371
*** Check timing (0:00:05.8)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.371 TNS Slack -2715.289 Density 71.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.371|   -1.371|-2714.836|-2715.289|    71.79%|   0:00:00.0| 1528.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -1.350|   -1.350|-2710.327|-2710.780|    71.79%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -1.341|   -1.341|-2695.239|-2695.692|    71.80%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -1.336|   -1.336|-2685.966|-2686.419|    71.80%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -1.326|   -1.326|-2678.591|-2679.044|    71.81%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -1.304|   -1.304|-2670.220|-2670.673|    71.82%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.296|   -1.296|-2651.385|-2651.838|    71.83%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.292|   -1.292|-2609.997|-2610.450|    71.85%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.280|   -1.280|-2602.580|-2603.033|    71.86%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.263|   -1.263|-2590.630|-2591.083|    71.88%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.256|   -1.256|-2570.670|-2571.123|    71.91%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.247|   -1.247|-2556.398|-2556.851|    71.92%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.229|   -1.229|-2545.924|-2546.377|    71.92%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
|  -1.222|   -1.222|-2524.463|-2524.916|    71.93%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.211|   -1.211|-2502.781|-2503.234|    71.93%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_/D  |
|  -1.204|   -1.204|-2485.415|-2485.868|    71.94%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.200|   -1.200|-2470.247|-2470.699|    71.94%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.188|   -1.188|-2457.210|-2457.663|    71.95%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.183|   -1.183|-2445.478|-2445.931|    71.96%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -1.175|   -1.175|-2434.990|-2435.443|    71.96%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -1.169|   -1.169|-2425.877|-2426.330|    71.97%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -1.163|   -1.163|-2414.097|-2414.550|    71.98%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_/D  |
|  -1.159|   -1.159|-2406.969|-2407.421|    71.99%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
|  -1.155|   -1.155|-2398.795|-2399.248|    72.00%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -1.155|   -1.155|-2390.831|-2391.284|    72.00%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -1.155|   -1.155|-2389.529|-2389.981|    72.01%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -1.142|   -1.142|-2382.148|-2382.601|    72.03%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.138|   -1.138|-2368.867|-2369.320|    72.05%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -1.138|   -1.138|-2362.811|-2363.264|    72.05%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -1.138|   -1.138|-2362.806|-2363.259|    72.05%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -1.134|   -1.134|-2357.781|-2358.234|    72.08%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.128|   -1.128|-2350.241|-2350.694|    72.10%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -1.125|   -1.125|-2342.740|-2343.193|    72.11%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.125|   -1.125|-2341.157|-2341.610|    72.12%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.125|   -1.125|-2341.102|-2341.555|    72.12%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.120|   -1.120|-2330.001|-2330.454|    72.15%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.120|   -1.120|-2324.073|-2324.526|    72.16%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.120|   -1.120|-2323.585|-2324.038|    72.16%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.119|   -1.119|-2323.569|-2324.021|    72.18%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.118|   -1.118|-2322.143|-2322.596|    72.18%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.118|   -1.118|-2321.404|-2321.857|    72.19%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -1.116|   -1.116|-2320.000|-2320.453|    72.21%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
|  -1.116|   -1.116|-2319.387|-2319.840|    72.22%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
|  -1.116|   -1.116|-2319.248|-2319.701|    72.22%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
|  -1.114|   -1.114|-2316.752|-2317.205|    72.23%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.114|   -1.114|-2314.798|-2315.251|    72.24%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.111|   -1.111|-2313.366|-2313.819|    72.25%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
|  -1.111|   -1.111|-2309.009|-2309.462|    72.26%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
|  -1.108|   -1.108|-2307.324|-2307.777|    72.28%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.108|   -1.108|-2305.121|-2305.574|    72.29%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.108|   -1.108|-2304.648|-2305.101|    72.29%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.105|   -1.105|-2303.799|-2304.252|    72.31%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.105|   -1.105|-2302.675|-2303.128|    72.32%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.104|   -1.104|-2300.385|-2300.838|    72.32%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.104|   -1.104|-2297.382|-2297.835|    72.33%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.102|   -1.102|-2297.182|-2297.635|    72.35%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.102|   -1.102|-2296.689|-2297.142|    72.35%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.102|   -1.102|-2294.701|-2295.154|    72.36%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.102|   -1.102|-2292.884|-2293.337|    72.36%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.100|   -1.100|-2291.583|-2292.036|    72.36%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
|  -1.100|   -1.100|-2289.244|-2289.696|    72.37%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
|  -1.100|   -1.100|-2289.178|-2289.631|    72.37%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
|  -1.095|   -1.095|-2286.912|-2287.365|    72.39%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.095|   -1.095|-2279.963|-2280.415|    72.40%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.092|   -1.092|-2278.862|-2279.315|    72.43%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -1.092|   -1.092|-2277.816|-2278.269|    72.44%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -1.092|   -1.092|-2277.750|-2278.203|    72.44%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -1.089|   -1.089|-2276.981|-2277.434|    72.45%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -1.089|   -1.089|-2276.076|-2276.529|    72.45%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -1.089|   -1.089|-2276.048|-2276.501|    72.45%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -1.088|   -1.088|-2274.434|-2274.886|    72.47%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -1.088|   -1.088|-2273.104|-2273.557|    72.48%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -1.088|   -1.088|-2273.017|-2273.469|    72.48%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -1.086|   -1.086|-2272.484|-2272.937|    72.50%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.086|   -1.086|-2272.081|-2272.533|    72.50%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.085|   -1.085|-2271.088|-2271.541|    72.51%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.084|   -1.084|-2269.256|-2269.709|    72.51%|   0:00:01.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.084|   -1.084|-2265.865|-2266.317|    72.51%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.084|   -1.084|-2264.944|-2265.396|    72.52%|   0:00:00.0| 1529.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.083|   -1.083|-2265.067|-2265.519|    72.52%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.083|   -1.083|-2264.529|-2264.982|    72.52%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.082|   -1.082|-2263.898|-2264.351|    72.54%|   0:00:00.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.082|   -1.082|-2261.121|-2261.573|    72.54%|   0:00:00.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.081|   -1.081|-2260.271|-2260.723|    72.56%|   0:00:01.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.081|   -1.081|-2260.051|-2260.504|    72.56%|   0:00:00.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.080|   -1.080|-2259.558|-2260.011|    72.57%|   0:00:00.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.080|   -1.080|-2258.640|-2259.092|    72.57%|   0:00:01.0| 1531.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.078|   -1.078|-2258.195|-2258.648|    72.59%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
|  -1.078|   -1.078|-2256.006|-2256.459|    72.60%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
|  -1.078|   -1.078|-2254.700|-2255.153|    72.62%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.078|   -1.078|-2254.455|-2254.908|    72.63%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.078|   -1.078|-2254.253|-2254.706|    72.63%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -1.078|   -1.078|-2247.906|-2248.358|    72.66%|   0:00:02.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_16_/D  |
|  -1.078|   -1.078|-2246.885|-2247.338|    72.67%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.078|   -1.078|-2244.679|-2245.132|    72.67%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.078|   -1.078|-2244.160|-2244.613|    72.67%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.078|   -1.078|-2240.598|-2241.051|    72.72%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -1.078|   -1.078|-2239.704|-2240.156|    72.73%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -1.078|   -1.078|-2239.498|-2239.951|    72.73%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_16_/D  |
|  -1.078|   -1.078|-2238.909|-2239.361|    72.75%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_16_/D  |
|  -1.078|   -1.078|-2234.600|-2235.053|    72.76%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
|  -1.078|   -1.078|-2233.696|-2234.149|    72.77%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
|  -1.078|   -1.078|-2231.917|-2232.370|    72.79%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
|  -1.078|   -1.078|-2230.986|-2231.439|    72.79%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
|  -1.078|   -1.078|-2230.667|-2231.120|    72.79%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
|  -1.078|   -1.078|-2224.107|-2224.560|    72.81%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.078|   -1.078|-2224.084|-2224.537|    72.81%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.078|   -1.078|-2222.525|-2222.977|    72.82%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.078|   -1.078|-2222.489|-2222.942|    72.83%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.078|   -1.078|-2222.377|-2222.830|    72.83%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.078|   -1.078|-2219.130|-2219.583|    72.85%|   0:00:01.0| 1535.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_11_/D   |
|  -1.078|   -1.078|-2218.711|-2219.164|    72.85%|   0:00:00.0| 1535.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2216.064|-2216.517|    72.87%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2215.756|-2216.208|    72.87%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2214.162|-2214.615|    72.90%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2213.167|-2213.620|    72.91%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2212.791|-2213.244|    72.91%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2212.346|-2212.798|    72.93%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2209.682|-2210.135|    72.94%|   0:00:02.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
|  -1.078|   -1.078|-2207.433|-2207.886|    72.98%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
|  -1.078|   -1.078|-2207.382|-2207.835|    72.98%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
|  -1.078|   -1.078|-2205.431|-2205.884|    73.00%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2205.383|-2205.836|    73.00%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2205.075|-2205.528|    73.02%|   0:00:01.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D   |
|  -1.078|   -1.078|-2204.847|-2205.300|    73.03%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
|  -1.078|   -1.078|-2202.091|-2202.543|    73.07%|   0:00:02.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
|  -1.078|   -1.078|-2201.702|-2202.155|    73.07%|   0:00:00.0| 1536.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
|  -1.078|   -1.078|-2198.201|-2198.654|    73.21%|   0:00:02.0| 1537.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2198.025|-2198.478|    73.22%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2197.043|-2197.496|    73.22%|   0:00:01.0| 1537.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2196.953|-2197.406|    73.23%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2194.903|-2195.356|    73.26%|   0:00:00.0| 1538.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
|  -1.078|   -1.078|-2190.014|-2190.467|    73.32%|   0:00:03.0| 1538.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -1.078|   -1.078|-2189.595|-2190.048|    73.32%|   0:00:00.0| 1538.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2187.233|-2187.686|    73.43%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
|  -1.078|   -1.078|-2186.769|-2187.222|    73.44%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2184.674|-2185.127|    73.46%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2184.537|-2184.990|    73.46%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2182.139|-2182.591|    73.53%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2182.115|-2182.567|    73.53%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2181.686|-2182.138|    73.53%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2181.488|-2181.941|    73.54%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
|  -1.078|   -1.078|-2179.188|-2179.640|    73.57%|   0:00:02.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -1.078|   -1.078|-2179.074|-2179.527|    73.57%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
|  -1.078|   -1.078|-2178.236|-2178.689|    73.68%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
|  -1.078|   -1.078|-2177.846|-2178.299|    73.69%|   0:00:00.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
|  -1.078|   -1.078|-2177.737|-2178.190|    73.70%|   0:00:01.0| 1539.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
|  -1.078|   -1.078|-2176.050|-2176.503|    73.75%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2176.037|-2176.490|    73.75%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2175.912|-2176.365|    73.77%|   0:00:01.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2175.547|-2176.000|    73.79%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2175.407|-2175.860|    73.79%|   0:00:01.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2174.940|-2175.393|    73.81%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.078|   -1.078|-2173.623|-2174.076|    73.83%|   0:00:02.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -1.078|   -1.078|-2173.349|-2173.802|    73.83%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2172.490|-2172.942|    73.87%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2172.427|-2172.879|    73.87%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2171.771|-2172.223|    73.91%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2171.286|-2171.739|    73.91%|   0:00:00.0| 1541.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2170.781|-2171.234|    73.92%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.078|   -1.078|-2169.700|-2170.153|    73.93%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2169.289|-2169.742|    73.99%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2169.196|-2169.648|    74.00%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2167.789|-2168.241|    74.00%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2167.510|-2167.962|    74.02%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2167.490|-2167.943|    74.02%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-2166.833|-2167.286|    74.03%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -1.078|   -1.078|-2166.441|-2166.894|    74.04%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -1.078|   -1.078|-2166.360|-2166.813|    74.04%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -1.078|   -1.078|-2166.346|-2166.798|    74.04%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -1.078|   -1.078|-2166.051|-2166.504|    74.06%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -1.078|   -1.078|-2165.027|-2165.479|    74.06%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.078|   -1.078|-2164.262|-2164.715|    74.08%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.078|   -1.078|-2164.161|-2164.614|    74.08%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.078|   -1.078|-2159.786|-2160.239|    74.09%|   0:00:02.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.078|   -1.078|-2159.435|-2159.888|    74.11%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.078|   -1.078|-2159.412|-2159.865|    74.11%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.078|   -1.078|-2157.987|-2158.440|    74.13%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.078|   -1.078|-2157.727|-2158.180|    74.14%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.078|   -1.078|-2157.683|-2158.135|    74.14%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.078|   -1.078|-2157.023|-2157.476|    74.16%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -1.078|   -1.078|-2156.916|-2157.369|    74.16%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -1.078|   -1.078|-2156.862|-2157.314|    74.16%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -1.078|   -1.078|-2156.028|-2156.481|    74.16%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -1.078|   -1.078|-2155.827|-2156.280|    74.16%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -1.078|   -1.078|-2155.048|-2155.500|    74.16%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -1.078|   -1.078|-2154.939|-2155.392|    74.17%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -1.078|   -1.078|-2154.836|-2155.289|    74.17%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
|  -1.078|   -1.078|-2154.729|-2155.182|    74.17%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
|  -1.078|   -1.078|-2154.119|-2154.572|    74.17%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
|  -1.078|   -1.078|-2154.105|-2154.558|    74.17%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
|  -1.078|   -1.078|-2152.542|-2152.995|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -1.078|   -1.078|-2151.922|-2152.375|    74.18%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -1.078|   -1.078|-2151.891|-2152.344|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -1.078|   -1.078|-2151.832|-2152.285|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -1.078|   -1.078|-2151.813|-2152.266|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -1.078|   -1.078|-2149.170|-2149.623|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -1.078|   -1.078|-2149.089|-2149.542|    74.18%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -1.078|   -1.078|-2148.946|-2149.399|    74.18%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -1.078|   -1.078|-2148.245|-2148.698|    74.19%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
|  -1.078|   -1.078|-2148.062|-2148.515|    74.19%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
|  -1.078|   -1.078|-2148.047|-2148.500|    74.19%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
|  -1.078|   -1.078|-2148.034|-2148.487|    74.19%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
|  -1.078|   -1.078|-2147.071|-2147.524|    74.20%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -1.078|   -1.078|-2147.009|-2147.462|    74.20%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -1.078|   -1.078|-2146.890|-2147.343|    74.20%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -1.078|   -1.078|-2145.289|-2145.742|    74.21%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2145.234|-2145.687|    74.21%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2145.151|-2145.604|    74.21%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2145.076|-2145.529|    74.23%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2144.979|-2145.431|    74.23%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2144.912|-2145.365|    74.23%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.078|   -1.078|-2144.400|-2144.853|    74.23%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -1.078|   -1.078|-2144.346|-2144.799|    74.23%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -1.078|   -1.078|-2143.260|-2143.713|    74.24%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
|  -1.078|   -1.078|-2143.227|-2143.680|    74.24%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
|  -1.078|   -1.078|-2143.032|-2143.485|    74.25%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
|  -1.078|   -1.078|-2142.847|-2143.300|    74.25%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -1.078|   -1.078|-2142.836|-2143.289|    74.25%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -1.078|   -1.078|-2142.798|-2143.250|    74.25%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -1.078|   -1.078|-2142.649|-2143.102|    74.25%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -1.078|   -1.078|-2142.323|-2142.775|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -1.078|   -1.078|-2142.297|-2142.750|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -1.078|   -1.078|-2141.752|-2142.205|    74.26%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
|  -1.078|   -1.078|-2141.740|-2142.193|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
|  -1.078|   -1.078|-2141.729|-2142.181|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
|  -1.078|   -1.078|-2141.630|-2142.083|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -1.078|   -1.078|-2141.624|-2142.076|    74.26%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -1.078|   -1.078|-2140.457|-2140.910|    74.27%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
|  -1.078|   -1.078|-2140.199|-2140.652|    74.27%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
|  -1.078|   -1.078|-2140.125|-2140.578|    74.27%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
|  -1.078|   -1.078|-2140.069|-2140.521|    74.28%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
|  -1.078|   -1.078|-2139.658|-2140.111|    74.28%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -1.078|   -1.078|-2139.655|-2140.107|    74.28%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -1.078|   -1.078|-2137.885|-2138.338|    74.28%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.078|   -1.078|-2137.877|-2138.330|    74.28%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.078|   -1.078|-2137.844|-2138.297|    74.28%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.078|   -1.078|-2137.577|-2138.030|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.078|   -1.078|-2137.542|-2137.995|    74.28%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -1.078|   -1.078|-2137.518|-2137.970|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -1.078|   -1.078|-2137.502|-2137.955|    74.29%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -1.078|   -1.078|-2137.396|-2137.849|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -1.078|   -1.078|-2136.983|-2137.436|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
|  -1.078|   -1.078|-2136.899|-2137.351|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
|  -1.078|   -1.078|-2136.861|-2137.314|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
|  -1.078|   -1.078|-2136.740|-2137.192|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
|  -1.078|   -1.078|-2136.679|-2137.132|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -1.078|   -1.078|-2136.036|-2136.489|    74.29%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -1.078|   -1.078|-2135.575|-2136.028|    74.29%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
|  -1.078|   -1.078|-2134.901|-2135.354|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
|  -1.078|   -1.078|-2134.868|-2135.321|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2134.732|-2135.185|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2134.634|-2135.087|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2134.597|-2135.050|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2134.365|-2134.817|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -1.078|   -1.078|-2134.203|-2134.656|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
|  -1.078|   -1.078|-2133.738|-2134.191|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -1.078|   -1.078|-2133.727|-2134.179|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -1.078|   -1.078|-2133.700|-2134.153|    74.30%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -1.078|   -1.078|-2133.300|-2133.753|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -1.078|   -1.078|-2133.285|-2133.738|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -1.078|   -1.078|-2133.276|-2133.729|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/D   |
|  -1.078|   -1.078|-2133.105|-2133.558|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -1.078|   -1.078|-2132.475|-2132.928|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
|  -1.078|   -1.078|-2132.082|-2132.534|    74.30%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
|  -1.078|   -1.078|-2131.989|-2132.442|    74.31%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
|  -1.078|   -1.078|-2131.943|-2132.396|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
|  -1.078|   -1.078|-2131.929|-2132.382|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_1_/D    |
|  -1.078|   -1.078|-2131.749|-2132.201|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2131.707|-2132.160|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_2_/D   |
|  -1.078|   -1.078|-2130.894|-2131.346|    74.31%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
|  -1.078|   -1.078|-2130.864|-2131.317|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
|  -1.078|   -1.078|-2130.835|-2131.288|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
|  -1.078|   -1.078|-2130.698|-2131.151|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
|  -1.078|   -1.078|-2130.690|-2131.143|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
|  -1.078|   -1.078|-2130.682|-2131.135|    74.31%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
|  -1.078|   -1.078|-2130.494|-2130.947|    74.31%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
|  -1.078|   -1.078|-2130.371|-2130.824|    74.32%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
|  -1.078|   -1.078|-2124.447|-2124.900|    74.32%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D    |
|  -1.078|   -1.078|-2122.735|-2123.188|    74.32%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2121.601|-2122.054|    74.32%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.078|   -1.078|-2112.639|-2113.092|    74.33%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_23_/D                |
|  -1.078|   -1.078|-2110.890|-2111.343|    74.33%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2110.156|-2110.608|    74.34%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.820|-2110.272|    74.35%|   0:00:01.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.801|-2110.254|    74.35%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.794|-2110.247|    74.35%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.792|-2110.245|    74.35%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.791|-2110.243|    74.35%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.078|   -1.078|-2109.786|-2110.239|    74.35%|   0:00:00.0| 1542.2M|        NA|       NA| NA                                                 |
|  -1.078|   -1.078|-2109.786|-2110.239|    74.35%|   0:00:00.0| 1542.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:49 real=0:01:48 mem=1542.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:01:48 mem=1542.2M) ***
** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -2110.239 Density 74.35
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.078  TNS Slack -2110.239 Density 74.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    74.35%|        -|  -1.078|-2110.239|   0:00:00.0| 1542.2M|
|    74.26%|       85|  -1.078|-2110.182|   0:00:02.0| 1542.2M|
|    73.87%|      729|  -1.078|-2111.870|   0:00:07.0| 1542.2M|
|    73.86%|       10|  -1.078|-2111.870|   0:00:00.0| 1542.2M|
|    73.86%|        2|  -1.078|-2111.870|   0:00:01.0| 1542.2M|
|    73.86%|        0|  -1.078|-2111.870|   0:00:00.0| 1542.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.078  TNS Slack -2111.870 Density 73.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1542.22M, totSessionCpu=0:10:15).
** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -2111.870 Density 73.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:59 real=0:01:59 mem=1542.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1406.7 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30613  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30609 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 30609 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.752818e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eagl] End Peak syMemory usage = 1432.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.60 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:10:16 mem=1432.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 28384 insts, mean move: 10.19 um, max move: 89.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0): (114.40, 127.00) --> (117.00, 213.40)
	Runtime: CPU: 0:01:51 REAL: 0:01:51 MEM: 1551.1MB
Move report: Detail placement moves 13064 insts, mean move: 1.37 um, max move: 32.20 um
	Max move on inst (mac_array_instance/FE_OFC1388_q_temp_101_): (96.80, 190.00) --> (129.00, 190.00)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1551.1MB
Summary Report:
Instances move: 28383 (out of 28460 movable)
Mean displacement: 10.27 um
Max displacement: 89.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0) (114.4, 127) -> (117.2, 213.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:01:55 REAL: 0:01:55 MEM: 1551.1MB
*** Finished refinePlace (0:12:11 mem=1551.1M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30613  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30613 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 30613 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.588532e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 105910
[NR-eagl] Layer2(M2)(V) length: 2.102667e+05um, number of vias: 148157
[NR-eagl] Layer3(M3)(H) length: 2.296516e+05um, number of vias: 8534
[NR-eagl] Layer4(M4)(V) length: 8.792981e+04um, number of vias: 2567
[NR-eagl] Layer5(M5)(H) length: 3.242478e+04um, number of vias: 1184
[NR-eagl] Layer6(M6)(V) length: 6.075000e+03um, number of vias: 683
[NR-eagl] Layer7(M7)(H) length: 4.137000e+03um, number of vias: 936
[NR-eagl] Layer8(M8)(V) length: 3.513600e+03um, number of vias: 0
[NR-eagl] Total length: 5.739985e+05um, number of vias: 267971
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1400.1M)
Extraction called for design 'core' of instances=28460 and nets=30724 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1400.121M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:39, real = 0:10:38, mem = 1390.1M, totSessionCpu=0:12:14 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1466.25 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1466.2M) ***
*** Timing NOT met, worst failing slack is -1.149
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -2196.333 Density 73.86
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.149|   -1.149|-2195.730|-2196.333|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.128|   -1.128|-2190.223|-2190.826|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_13_/D   |
|  -1.118|   -1.118|-2184.579|-2185.182|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.105|   -1.105|-2180.815|-2181.418|    73.86%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.096|   -1.096|-2169.940|-2170.543|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.094|   -1.094|-2165.927|-2166.531|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.091|   -1.091|-2163.195|-2163.798|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
|  -1.085|   -1.085|-2163.256|-2163.859|    73.86%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.078|   -1.078|-2156.690|-2157.293|    73.87%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_13_/D   |
|  -1.071|   -1.071|-2151.283|-2151.886|    73.87%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -1.063|   -1.063|-2142.651|-2143.254|    73.87%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -1.056|   -1.056|-2136.489|-2137.092|    73.88%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.053|   -1.053|-2123.135|-2123.739|    73.89%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -1.046|   -1.046|-2114.520|-2115.123|    73.89%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.044|   -1.044|-2103.592|-2104.195|    73.91%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.036|   -1.036|-2101.788|-2102.391|    73.91%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.034|   -1.034|-2088.196|-2088.799|    73.93%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -1.027|   -1.027|-2086.634|-2087.237|    73.94%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -1.026|   -1.026|-2077.676|-2078.279|    73.95%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.019|   -1.019|-2074.679|-2075.282|    73.96%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.015|   -1.015|-2064.276|-2064.879|    73.98%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.012|   -1.012|-2053.772|-2054.375|    73.99%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.005|   -1.005|-2049.049|-2049.652|    74.00%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
|  -1.003|   -1.003|-2034.760|-2035.363|    74.02%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.996|   -0.996|-2031.022|-2031.625|    74.03%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.995|   -0.995|-2019.964|-2020.567|    74.05%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.990|   -0.990|-2014.803|-2015.406|    74.06%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.990|   -0.990|-2007.270|-2007.873|    74.08%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.985|   -0.985|-2006.097|-2006.700|    74.08%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.985|   -0.985|-1998.728|-1999.331|    74.10%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.985|   -0.985|-1996.607|-1997.210|    74.10%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.978|   -0.978|-1995.250|-1995.853|    74.11%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.978|   -0.978|-1985.993|-1986.596|    74.13%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.978|   -0.978|-1985.244|-1985.847|    74.14%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.971|   -0.971|-1984.226|-1984.829|    74.15%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -0.970|   -0.970|-1969.234|-1969.837|    74.18%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.969|   -0.969|-1967.511|-1968.114|    74.18%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.969|   -0.969|-1966.322|-1966.925|    74.19%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.962|   -0.962|-1966.129|-1966.731|    74.19%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.962|   -0.962|-1954.947|-1955.550|    74.23%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.962|   -0.962|-1953.644|-1954.247|    74.23%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.958|   -0.958|-1953.530|-1954.133|    74.24%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.958|   -0.958|-1946.983|-1947.586|    74.26%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.958|   -0.958|-1946.211|-1946.814|    74.26%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.951|   -0.951|-1945.436|-1946.039|    74.28%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.951|   -0.951|-1934.877|-1935.480|    74.31%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.950|   -0.950|-1931.657|-1932.260|    74.32%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.950|   -0.950|-1929.939|-1930.542|    74.33%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
|  -0.945|   -0.945|-1928.698|-1929.301|    74.34%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
|  -0.945|   -0.945|-1917.736|-1918.339|    74.39%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
|  -0.945|   -0.945|-1916.502|-1917.105|    74.40%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
|  -0.944|   -0.944|-1915.616|-1916.219|    74.41%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
|  -0.942|   -0.942|-1914.109|-1914.712|    74.42%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -0.936|   -0.936|-1911.061|-1911.664|    74.44%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.936|   -0.936|-1905.676|-1906.279|    74.49%|   0:00:02.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.936|   -0.936|-1904.998|-1905.600|    74.49%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -0.935|   -0.935|-1900.783|-1901.386|    74.52%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -0.935|   -0.935|-1899.066|-1899.669|    74.52%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -0.928|   -0.928|-1898.691|-1899.294|    74.52%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
|  -0.928|   -0.928|-1893.658|-1894.261|    74.57%|   0:00:02.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
|  -0.928|   -0.928|-1891.966|-1892.569|    74.57%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
|  -0.926|   -0.926|-1890.868|-1891.471|    74.61%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
|  -0.926|   -0.926|-1886.453|-1887.056|    74.62%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
|  -0.923|   -0.923|-1884.654|-1885.257|    74.64%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.924|   -0.924|-1882.225|-1882.828|    74.66%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.924|   -0.924|-1882.085|-1882.688|    74.66%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.922|   -0.922|-1881.386|-1881.989|    74.67%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -0.922|   -0.922|-1879.071|-1879.674|    74.68%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
|  -0.919|   -0.919|-1878.374|-1878.977|    74.69%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.919|   -0.919|-1875.043|-1875.646|    74.72%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.919|   -0.919|-1874.962|-1875.565|    74.72%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.916|   -0.916|-1874.167|-1874.770|    74.73%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.916|   -0.916|-1872.152|-1872.755|    74.75%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.916|   -0.916|-1871.102|-1871.705|    74.76%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.914|   -0.914|-1869.079|-1869.682|    74.77%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
|  -0.914|   -0.914|-1868.451|-1869.054|    74.78%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
|  -0.914|   -0.914|-1868.376|-1868.979|    74.78%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
|  -0.911|   -0.911|-1866.289|-1866.892|    74.80%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -0.911|   -0.911|-1863.834|-1864.437|    74.82%|   0:00:01.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -0.911|   -0.911|-1863.516|-1864.119|    74.82%|   0:00:00.0| 1559.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -0.909|   -0.909|-1861.259|-1861.862|    74.86%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.909|   -0.909|-1859.770|-1860.373|    74.87%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.909|   -0.909|-1859.703|-1860.306|    74.87%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.908|   -0.908|-1858.985|-1859.588|    74.87%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
|  -0.908|   -0.908|-1858.280|-1858.883|    74.88%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
|  -0.906|   -0.906|-1857.476|-1858.079|    74.88%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.906|   -0.906|-1855.375|-1855.978|    74.89%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.906|   -0.906|-1855.048|-1855.651|    74.89%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.902|   -0.902|-1852.804|-1853.407|    74.90%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.902|   -0.902|-1850.757|-1851.360|    74.93%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.902|   -0.902|-1848.896|-1849.499|    74.94%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.900|   -0.900|-1848.087|-1848.689|    74.95%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.900|   -0.900|-1846.496|-1847.099|    74.96%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.898|   -0.898|-1846.055|-1846.658|    74.98%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.898|   -0.898|-1842.123|-1842.726|    75.00%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.898|   -0.898|-1841.830|-1842.433|    75.00%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.896|   -0.896|-1840.799|-1841.402|    75.01%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.896|   -0.896|-1839.818|-1840.421|    75.02%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.893|   -0.893|-1839.097|-1839.700|    75.03%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.893|   -0.893|-1837.748|-1838.351|    75.06%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.893|   -0.893|-1837.021|-1837.624|    75.06%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.892|   -0.892|-1835.929|-1836.532|    75.08%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.892|   -0.892|-1834.877|-1835.480|    75.08%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.892|   -0.892|-1834.869|-1835.472|    75.08%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.890|   -0.890|-1832.218|-1832.821|    75.10%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.889|   -0.889|-1828.096|-1828.699|    75.11%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
|  -0.885|   -0.885|-1826.281|-1826.884|    75.12%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|  -0.882|   -0.882|-1819.700|-1820.303|    75.15%|   0:00:02.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.884|   -0.884|-1818.378|-1818.981|    75.18%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.884|   -0.884|-1818.259|-1818.861|    75.18%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.883|   -0.883|-1815.907|-1816.510|    75.20%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.881|   -0.881|-1815.235|-1815.838|    75.22%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|  -0.881|   -0.881|-1813.901|-1814.505|    75.23%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|  -0.880|   -0.880|-1812.595|-1813.198|    75.24%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.879|   -0.879|-1812.054|-1812.657|    75.25%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
|  -0.877|   -0.877|-1808.700|-1809.303|    75.27%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.876|   -0.876|-1805.521|-1806.124|    75.30%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.874|   -0.874|-1802.732|-1803.335|    75.31%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
|  -0.873|   -0.873|-1801.593|-1802.196|    75.32%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.872|   -0.872|-1799.949|-1800.552|    75.35%|   0:00:00.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.870|   -0.870|-1798.586|-1799.189|    75.37%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D  |
|  -0.869|   -0.869|-1797.907|-1798.510|    75.38%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.868|   -0.868|-1795.761|-1796.364|    75.40%|   0:00:02.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.867|   -0.867|-1794.935|-1795.538|    75.42%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.865|   -0.865|-1793.682|-1794.285|    75.43%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.865|   -0.865|-1791.118|-1791.721|    75.44%|   0:00:02.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_19_/D  |
|  -0.864|   -0.864|-1790.004|-1790.607|    75.45%|   0:00:02.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.863|   -0.863|-1789.678|-1790.281|    75.45%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.862|   -0.862|-1788.731|-1789.334|    75.47%|   0:00:03.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_9_/D   |
|  -0.860|   -0.860|-1787.850|-1788.453|    75.48%|   0:00:01.0| 1561.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.858|   -0.858|-1783.092|-1783.695|    75.49%|   0:00:02.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.857|   -0.857|-1779.071|-1779.673|    75.51%|   0:00:05.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.856|   -0.856|-1778.255|-1778.859|    75.51%|   0:00:01.0| 1548.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.855|   -0.855|-1777.026|-1777.629|    75.52%|   0:00:02.0| 1548.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|  -0.854|   -0.854|-1775.299|-1775.902|    75.53%|   0:00:01.0| 1548.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.853|   -0.853|-1775.011|-1775.614|    75.55%|   0:00:02.0| 1549.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.852|   -0.852|-1772.282|-1772.885|    75.56%|   0:00:05.0| 1549.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.854|   -0.854|-1771.281|-1771.884|    75.58%|   0:00:03.0| 1550.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.851|   -0.851|-1771.091|-1771.694|    75.58%|   0:00:00.0| 1550.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.849|   -0.849|-1768.810|-1769.413|    75.59%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.848|   -0.848|-1764.518|-1765.121|    75.60%|   0:00:03.0| 1550.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.847|   -0.847|-1763.266|-1763.869|    75.62%|   0:00:05.0| 1551.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_12_/D  |
|  -0.846|   -0.846|-1759.760|-1760.363|    75.63%|   0:00:03.0| 1551.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.845|   -0.845|-1758.223|-1758.825|    75.65%|   0:00:04.0| 1551.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.843|   -0.843|-1753.329|-1753.932|    75.67%|   0:00:01.0| 1551.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
|  -0.842|   -0.842|-1750.984|-1751.587|    75.69%|   0:00:04.0| 1552.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.841|   -0.841|-1749.669|-1750.272|    75.72%|   0:00:01.0| 1552.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.841|   -0.841|-1747.519|-1748.122|    75.74%|   0:00:03.0| 1552.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.841|   -0.841|-1746.272|-1746.875|    75.75%|   0:00:03.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.840|   -0.840|-1746.216|-1746.819|    75.75%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.839|   -0.839|-1743.961|-1744.564|    75.77%|   0:00:02.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.839|   -0.839|-1743.373|-1743.976|    75.78%|   0:00:01.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.836|   -0.836|-1739.755|-1740.358|    75.87%|   0:00:01.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.835|   -0.835|-1738.494|-1739.097|    75.90%|   0:00:02.0| 1553.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.833|   -0.833|-1735.011|-1735.614|    75.94%|   0:00:04.0| 1554.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.832|   -0.832|-1730.400|-1731.003|    75.98%|   0:00:03.0| 1554.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.833|   -0.833|-1729.646|-1730.249|    76.01%|   0:00:03.0| 1554.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.831|   -0.831|-1728.709|-1729.312|    76.01%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.830|   -0.830|-1727.587|-1728.190|    76.02%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.830|   -0.830|-1726.692|-1727.295|    76.04%|   0:00:04.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.828|   -0.828|-1725.438|-1726.041|    76.04%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.828|   -0.828|-1724.373|-1724.976|    76.06%|   0:00:02.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.826|   -0.826|-1721.944|-1722.547|    76.08%|   0:00:07.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.826|   -0.826|-1719.849|-1720.452|    76.11%|   0:00:03.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.825|   -0.825|-1717.463|-1718.066|    76.13%|   0:00:04.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.824|   -0.824|-1716.687|-1717.290|    76.15%|   0:00:01.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.824|   -0.824|-1716.713|-1717.316|    76.17%|   0:00:05.0| 1558.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.823|   -0.823|-1714.795|-1715.397|    76.18%|   0:00:02.0| 1558.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.823|   -0.823|-1713.705|-1714.308|    76.19%|   0:00:03.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.821|   -0.821|-1708.843|-1709.446|    76.33%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -0.821|   -0.821|-1706.829|-1707.432|    76.36%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.821|   -0.821|-1706.502|-1707.105|    76.36%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.820|   -0.820|-1704.168|-1704.771|    76.45%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.819|   -0.819|-1703.080|-1703.683|    76.46%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.818|   -0.818|-1702.577|-1703.180|    76.48%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.816|   -0.816|-1701.379|-1701.982|    76.49%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.815|   -0.815|-1700.481|-1701.084|    76.52%|   0:00:06.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.815|   -0.815|-1699.261|-1699.864|    76.55%|   0:00:04.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.815|   -0.815|-1699.169|-1699.772|    76.55%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.814|   -0.814|-1696.195|-1696.798|    76.68%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.813|   -0.813|-1694.728|-1695.331|    76.69%|   0:00:04.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.813|   -0.813|-1691.118|-1691.721|    76.72%|   0:00:03.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.813|   -0.813|-1690.590|-1691.193|    76.79%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.812|   -0.812|-1690.060|-1690.663|    76.85%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.811|   -0.811|-1689.520|-1690.123|    76.87%|   0:00:03.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.810|   -0.810|-1687.724|-1688.327|    76.89%|   0:00:03.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.810|   -0.810|-1686.731|-1687.334|    76.89%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.810|   -0.810|-1686.220|-1686.823|    76.90%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.809|   -0.809|-1684.011|-1684.614|    76.97%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.809|   -0.809|-1683.139|-1683.742|    76.98%|   0:00:04.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.809|   -0.809|-1682.666|-1683.269|    76.98%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
|  -0.808|   -0.808|-1681.704|-1682.307|    77.03%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.808|   -0.808|-1680.728|-1681.330|    77.05%|   0:00:04.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1680.371|-1680.974|    77.09%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1680.339|-1680.942|    77.10%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1680.312|-1680.915|    77.10%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1679.211|-1679.814|    77.14%|   0:00:02.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1679.086|-1679.689|    77.19%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1679.069|-1679.672|    77.18%|   0:00:01.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1679.067|-1679.670|    77.19%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.808|   -0.808|-1679.067|-1679.670|    77.19%|   0:00:00.0| 1559.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:45 real=0:03:44 mem=1559.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.154|   -0.808|  -0.603|-1679.670|    77.19%|   0:00:01.0| 1559.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_69_/D                      |
|   0.005|   -0.808|   0.000|-1679.067|    77.21%|   0:00:01.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_147_/D                     |
|   0.012|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
|   0.017|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
|   0.017|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1578.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:46 real=0:03:46 mem=1578.8M) ***
** GigaOpt Optimizer WNS Slack -0.808 TNS Slack -1679.067 Density 77.22
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.808  TNS Slack -1679.067 Density 77.22
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    77.22%|        -|  -0.808|-1679.067|   0:00:00.0| 1578.8M|
|    77.06%|       66|  -0.814|-1678.966|   0:00:01.0| 1578.8M|
|    76.76%|      483|  -0.814|-1677.659|   0:00:06.0| 1578.8M|
|    76.76%|        4|  -0.814|-1677.659|   0:00:00.0| 1578.8M|
|    76.76%|        0|  -0.814|-1677.659|   0:00:00.0| 1578.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.814  TNS Slack -1677.659 Density 76.76
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 227 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1559.73M, totSessionCpu=0:16:20).
*** Starting refinePlace (0:16:20 mem=1591.7M) ***
Total net bbox length = 4.588e+05 (2.126e+05 2.461e+05) (ext = 3.320e+04)
Move report: Timing Driven Placement moves 17209 insts, mean move: 7.42 um, max move: 54.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (228.40, 294.40) --> (188.60, 308.80)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:10.0 MEM: 1612.0MB
Move report: Detail placement moves 8532 insts, mean move: 0.59 um, max move: 5.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U12): (294.20, 265.60) --> (297.40, 263.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1612.0MB
Summary Report:
Instances move: 17906 (out of 28975 movable)
Mean displacement: 7.19 um
Max displacement: 52.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U24) (242, 312.4) -> (189.4, 312.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 4.877e+05 (2.337e+05 2.540e+05) (ext = 3.330e+04)
Runtime: CPU: 0:00:11.5 REAL: 0:00:11.0 MEM: 1612.0MB
*** Finished refinePlace (0:16:32 mem=1612.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1612.0M)


Density : 0.7676
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.9 real=0:00:14.0 mem=1612.0M) ***
** GigaOpt Optimizer WNS Slack -0.886 TNS Slack -1759.901 Density 76.76
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.886|   -0.886|-1759.865|-1759.901|    76.76%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.879|   -0.879|-1758.928|-1758.965|    76.76%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.862|   -0.862|-1749.621|-1749.657|    76.76%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.854|   -0.854|-1738.424|-1738.460|    76.76%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
|  -0.845|   -0.845|-1733.724|-1733.760|    76.76%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.840|   -0.840|-1729.082|-1729.119|    76.77%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.839|   -0.839|-1720.690|-1720.727|    76.79%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.834|   -0.834|-1720.102|-1720.139|    76.79%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.831|   -0.831|-1714.191|-1714.227|    76.81%|   0:00:04.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.825|   -0.825|-1711.565|-1711.602|    76.82%|   0:00:04.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.824|   -0.824|-1707.752|-1707.789|    76.86%|   0:00:11.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.824|   -0.824|-1704.690|-1704.727|    76.87%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.823|   -0.823|-1704.562|-1704.599|    76.87%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.823|   -0.823|-1703.073|-1703.109|    76.88%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.823|   -0.823|-1702.607|-1702.643|    76.89%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.816|   -0.816|-1699.921|-1699.958|    76.92%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.816|   -0.816|-1696.254|-1696.290|    76.98%|   0:00:04.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.816|   -0.816|-1693.692|-1693.729|    76.99%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.815|   -0.815|-1690.775|-1690.811|    77.06%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.814|   -0.814|-1689.831|-1689.867|    77.06%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.814|   -0.814|-1688.685|-1688.722|    77.07%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.813|   -0.813|-1688.650|-1688.686|    77.07%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.813|   -0.813|-1688.357|-1688.393|    77.08%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.809|   -0.809|-1687.345|-1687.381|    77.11%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.809|   -0.809|-1683.461|-1683.497|    77.15%|   0:00:04.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.809|   -0.809|-1682.508|-1682.545|    77.16%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -0.806|   -0.806|-1678.932|-1678.968|    77.29%|   0:00:03.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.806|   -0.806|-1676.504|-1676.540|    77.33%|   0:00:03.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.806|   -0.806|-1676.214|-1676.250|    77.34%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.803|   -0.803|-1674.126|-1674.162|    77.44%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.803|   -0.803|-1673.764|-1673.800|    77.47%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.803|   -0.803|-1673.750|-1673.787|    77.47%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.802|   -0.802|-1670.455|-1670.491|    77.57%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.802|   -0.802|-1669.778|-1669.815|    77.58%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.802|   -0.802|-1669.626|-1669.663|    77.58%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.801|   -0.801|-1668.685|-1668.721|    77.64%|   0:00:06.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.801|   -0.801|-1666.273|-1666.309|    77.66%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.799|   -0.799|-1665.437|-1665.473|    77.69%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.799|   -0.799|-1664.977|-1665.013|    77.72%|   0:00:03.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.799|   -0.799|-1664.517|-1664.554|    77.73%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.798|   -0.798|-1662.809|-1662.845|    77.81%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
|  -0.798|   -0.798|-1662.120|-1662.156|    77.83%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
|  -0.798|   -0.798|-1661.971|-1662.008|    77.83%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
|  -0.797|   -0.797|-1660.386|-1660.422|    77.91%|   0:00:05.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -0.798|   -0.798|-1659.049|-1659.085|    77.94%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
|  -0.798|   -0.798|-1659.012|-1659.048|    77.94%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
|  -0.796|   -0.796|-1659.146|-1659.182|    77.95%|   0:00:01.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -0.795|   -0.795|-1657.174|-1657.211|    78.05%|   0:00:03.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.795|   -0.795|-1656.601|-1656.637|    78.06%|   0:00:03.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.795|   -0.795|-1656.486|-1656.523|    78.06%|   0:00:00.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.794|   -0.794|-1654.611|-1654.648|    78.12%|   0:00:02.0| 1612.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.793|   -0.793|-1653.334|-1653.370|    78.17%|   0:00:03.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.793|   -0.793|-1652.959|-1652.995|    78.18%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.793|   -0.793|-1652.681|-1652.718|    78.18%|   0:00:01.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.792|   -0.792|-1652.181|-1652.217|    78.25%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.792|   -0.792|-1651.322|-1651.358|    78.27%|   0:00:01.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.792|   -0.792|-1650.820|-1650.856|    78.27%|   0:00:00.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.791|   -0.791|-1650.186|-1650.223|    78.31%|   0:00:01.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.791|   -0.791|-1648.988|-1649.025|    78.33%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.790|   -0.790|-1648.170|-1648.206|    78.40%|   0:00:03.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.790|   -0.790|-1647.515|-1647.551|    78.41%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.790|   -0.790|-1647.514|-1647.551|    78.41%|   0:00:01.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.794|   -0.794|-1645.787|-1645.823|    78.49%|   0:00:05.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.790|   -0.790|-1645.449|-1645.485|    78.49%|   0:00:00.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.789|   -0.789|-1645.051|-1645.087|    78.50%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.789|   -0.789|-1644.593|-1644.629|    78.51%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.788|   -0.788|-1643.411|-1643.448|    78.58%|   0:00:03.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.788|   -0.788|-1642.665|-1642.701|    78.60%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.788|   -0.788|-1642.503|-1642.539|    78.60%|   0:00:00.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.789|   -0.789|-1641.826|-1641.862|    78.69%|   0:00:05.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.787|   -0.787|-1640.812|-1640.849|    78.69%|   0:00:00.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.787|   -0.787|-1640.232|-1640.269|    78.70%|   0:00:02.0| 1612.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.786|   -0.786|-1639.337|-1639.373|    78.77%|   0:00:05.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.786|   -0.786|-1639.048|-1639.085|    78.80%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.786|   -0.786|-1637.901|-1637.937|    78.86%|   0:00:07.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.785|   -0.785|-1637.692|-1637.728|    78.90%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
|  -0.784|   -0.784|-1636.867|-1636.904|    78.92%|   0:00:04.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.784|   -0.784|-1635.319|-1635.356|    78.95%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.783|   -0.783|-1634.538|-1634.574|    79.05%|   0:00:04.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.783|   -0.783|-1634.509|-1634.546|    79.06%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.782|   -0.782|-1634.088|-1634.125|    79.13%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.782|   -0.782|-1632.501|-1632.537|    79.16%|   0:00:02.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.782|   -0.782|-1632.111|-1632.147|    79.23%|   0:00:04.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.782|   -0.782|-1631.954|-1631.990|    79.28%|   0:00:01.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.783|   -0.783|-1631.194|-1631.231|    79.34%|   0:00:03.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.782|   -0.782|-1630.557|-1630.594|    79.39%|   0:00:01.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.782|   -0.782|-1630.432|-1630.469|    79.40%|   0:00:01.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.782|   -0.782|-1630.177|-1630.214|    79.54%|   0:00:06.0| 1614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.782|   -0.782|-1630.567|-1630.604|    79.55%|   0:00:00.0| 1614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:54 real=0:02:54 mem=1614.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.026|   -0.782|  -0.036|-1630.604|    79.55%|   0:00:00.0| 1614.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_67_/D                      |
|   0.002|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1633.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_33_/D                      |
|   0.009|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1633.4M|   WC_VIEW|  default| kmem_instance/memory0_reg_27_/D                    |
|   0.017|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1633.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
|   0.017|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1633.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1633.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:55 real=0:02:54 mem=1633.4M) ***
** GigaOpt Optimizer WNS Slack -0.782 TNS Slack -1630.567 Density 79.55
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.782  TNS Slack -1630.567 Density 79.55
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    79.55%|        -|  -0.782|-1630.567|   0:00:00.0| 1633.4M|
|    79.39%|       78|  -0.787|-1634.179|   0:00:02.0| 1633.4M|
|    79.02%|      551|  -0.787|-1634.161|   0:00:06.0| 1633.4M|
|    79.02%|        1|  -0.787|-1634.161|   0:00:00.0| 1633.4M|
|    79.02%|        0|  -0.787|-1634.161|   0:00:00.0| 1633.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.787  TNS Slack -1634.161 Density 79.02
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1611.89M, totSessionCpu=0:19:38).
*** Starting refinePlace (0:19:38 mem=1611.9M) ***
Total net bbox length = 4.915e+05 (2.358e+05 2.557e+05) (ext = 3.330e+04)
Move report: Timing Driven Placement moves 16416 insts, mean move: 4.30 um, max move: 65.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (189.60, 307.00) --> (231.80, 283.60)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:09.0 MEM: 1632.6MB
Move report: Detail placement moves 10250 insts, mean move: 0.68 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1075): (247.00, 299.80) --> (248.80, 303.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1632.6MB
Summary Report:
Instances move: 17268 (out of 29581 movable)
Mean displacement: 4.18 um
Max displacement: 65.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U88) (189.6, 307) -> (231.6, 283.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 4.926e+05 (2.366e+05 2.560e+05) (ext = 3.344e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1632.6MB
*** Finished refinePlace (0:19:47 mem=1632.6M) ***
Finished re-routing un-routed nets (0:00:00.2 1632.6M)


Density : 0.7903
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.1 real=0:00:11.0 mem=1632.6M) ***
** GigaOpt Optimizer WNS Slack -0.817 TNS Slack -1670.628 Density 79.03
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.817|   -0.817|-1670.605|-1670.628|    79.03%|   0:00:00.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
|  -0.806|   -0.806|-1667.102|-1667.125|    79.03%|   0:00:00.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.800|   -0.800|-1656.683|-1656.706|    79.04%|   0:00:04.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.795|   -0.795|-1651.457|-1651.480|    79.05%|   0:00:02.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.795|   -0.795|-1648.014|-1648.037|    79.05%|   0:00:03.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.791|   -0.791|-1646.811|-1646.834|    79.06%|   0:00:01.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.788|   -0.788|-1643.144|-1643.167|    79.08%|   0:00:02.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.785|   -0.785|-1639.923|-1639.946|    79.12%|   0:00:18.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.784|   -0.784|-1635.663|-1635.686|    79.17%|   0:00:16.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.784|   -0.784|-1635.507|-1635.530|    79.19%|   0:00:07.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.784|   -0.784|-1635.261|-1635.284|    79.19%|   0:00:00.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.784|   -0.784|-1635.135|-1635.158|    79.19%|   0:00:01.0| 1632.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.781|   -0.781|-1633.860|-1633.884|    79.26%|   0:00:03.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.781|   -0.781|-1631.120|-1631.143|    79.28%|   0:00:21.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-1630.246|-1630.269|    79.31%|   0:00:05.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-1630.224|-1630.248|    79.31%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-1629.531|-1629.554|    79.44%|   0:00:03.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.779|   -0.779|-1628.223|-1628.247|    79.45%|   0:00:10.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.779|   -0.779|-1627.425|-1627.448|    79.46%|   0:00:08.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.779|   -0.779|-1627.421|-1627.444|    79.47%|   0:00:00.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.779|   -0.779|-1626.640|-1626.663|    79.52%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.779|   -0.779|-1626.347|-1626.370|    79.53%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1625.015|-1625.038|    79.59%|   0:00:02.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1624.665|-1624.689|    79.64%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1624.376|-1624.400|    79.64%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1624.305|-1624.328|    79.68%|   0:00:00.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1624.261|-1624.285|    79.69%|   0:00:01.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.778|   -0.778|-1624.261|-1624.285|    79.70%|   0:00:00.0| 1629.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:52 real=0:01:52 mem=1629.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.023|   -0.778|  -0.023|-1624.285|    79.70%|   0:00:00.0| 1629.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_100_/D                     |
|   0.002|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1629.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_31_/D                      |
|   0.009|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1629.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
|   0.011|   -0.778|   0.000|-1624.261|    79.70%|   0:00:01.0| 1648.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
|   0.012|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1648.7M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_23_/D                |
|   0.019|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1648.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|   0.019|   -0.778|   0.000|-1624.262|    79.70%|   0:00:00.0| 1648.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1648.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:53 real=0:01:53 mem=1648.7M) ***
** GigaOpt Optimizer WNS Slack -0.778 TNS Slack -1624.262 Density 79.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.778  TNS Slack -1624.262 Density 79.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    79.70%|        -|  -0.778|-1624.262|   0:00:00.0| 1648.7M|
|    79.68%|       25|  -0.778|-1624.076|   0:00:02.0| 1648.7M|
|    79.43%|      444|  -0.777|-1622.693|   0:00:06.0| 1648.7M|
|    79.43%|        0|  -0.777|-1622.693|   0:00:00.0| 1648.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.777  TNS Slack -1622.693 Density 79.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 329 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.9) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1617.33M, totSessionCpu=0:21:51).
*** Starting refinePlace (0:21:51 mem=1617.3M) ***
Total net bbox length = 4.939e+05 (2.373e+05 2.566e+05) (ext = 3.344e+04)
Move report: Timing Driven Placement moves 11795 insts, mean move: 4.32 um, max move: 38.60 um
	Max move on inst (psum_mem_instance/FE_RC_4049_0): (107.00, 375.40) --> (124.00, 353.80)
	Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1633.3MB
Move report: Detail placement moves 7937 insts, mean move: 0.66 um, max move: 5.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U846): (285.80, 280.00) --> (282.60, 281.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1633.3MB
Summary Report:
Instances move: 13080 (out of 29725 movable)
Mean displacement: 4.01 um
Max displacement: 38.80 um (Instance: psum_mem_instance/FE_RC_4049_0) (107, 375.4) -> (124.2, 353.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.958e+05 (2.387e+05 2.570e+05) (ext = 3.352e+04)
Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 1633.3MB
*** Finished refinePlace (0:21:58 mem=1633.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1633.3M)


Density : 0.7943
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.1 real=0:00:08.0 mem=1633.3M) ***
** GigaOpt Optimizer WNS Slack -0.820 TNS Slack -1646.154 Density 79.43
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.820|   -0.820|-1646.133|-1646.154|    79.43%|   0:00:00.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.807|   -0.807|-1642.868|-1642.889|    79.43%|   0:00:01.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.795|   -0.795|-1639.104|-1639.125|    79.44%|   0:00:00.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_12_/D  |
|  -0.792|   -0.792|-1635.782|-1635.803|    79.45%|   0:00:00.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_12_/D  |
|  -0.789|   -0.789|-1633.824|-1633.845|    79.45%|   0:00:02.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.783|   -0.783|-1632.516|-1632.537|    79.47%|   0:00:03.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.780|   -0.780|-1630.389|-1630.410|    79.50%|   0:00:12.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.782|   -0.782|-1628.900|-1628.921|    79.51%|   0:00:17.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.782|   -0.782|-1627.496|-1627.517|    79.51%|   0:00:01.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.780|   -0.780|-1627.317|-1627.338|    79.51%|   0:00:00.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_12_/D  |
|  -0.779|   -0.779|-1626.444|-1626.465|    79.59%|   0:00:02.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.776|   -0.776|-1624.772|-1624.793|    79.60%|   0:00:07.0| 1633.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.776|   -0.776|-1622.391|-1622.412|    79.62%|   0:00:30.0| 1652.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.776|   -0.776|-1621.574|-1621.596|    79.63%|   0:00:06.0| 1652.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.772|   -0.772|-1621.385|-1621.406|    79.71%|   0:00:01.0| 1652.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.772|   -0.772|-1615.631|-1615.652|    79.75%|   0:00:38.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.772|   -0.772|-1614.021|-1614.042|    79.76%|   0:00:04.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.769|   -0.769|-1611.520|-1611.541|    79.90%|   0:00:03.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.770|   -0.770|-1610.987|-1611.008|    79.93%|   0:00:03.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.770|   -0.770|-1610.726|-1610.747|    79.93%|   0:00:00.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.769|   -0.769|-1609.210|-1609.231|    80.06%|   0:00:03.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.768|   -0.768|-1608.324|-1608.345|    80.13%|   0:00:04.0| 1652.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.768|   -0.768|-1607.728|-1607.749|    80.14%|   0:00:01.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.769|   -0.769|-1607.622|-1607.643|    80.19%|   0:00:04.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.768|   -0.768|-1607.164|-1607.185|    80.20%|   0:00:00.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.770|   -0.770|-1606.915|-1606.936|    80.28%|   0:00:02.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.771|   -0.771|-1606.571|-1606.593|    80.32%|   0:00:01.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.762|   -0.762|-1603.008|-1603.029|    80.36%|   0:00:33.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.762|   -0.762|-1602.554|-1602.575|    80.38%|   0:00:04.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.762|   -0.762|-1602.194|-1602.216|    80.38%|   0:00:04.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.761|   -0.761|-1600.512|-1600.533|    80.61%|   0:00:02.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.761|   -0.761|-1600.331|-1600.352|    80.67%|   0:00:02.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.760|   -0.760|-1598.703|-1598.724|    80.68%|   0:00:05.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.760|   -0.760|-1597.791|-1597.813|    80.70%|   0:00:08.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.759|   -0.759|-1597.771|-1597.793|    80.70%|   0:00:00.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.758|   -0.758|-1596.439|-1596.461|    80.70%|   0:00:10.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.758|   -0.758|-1594.424|-1594.445|    80.71%|   0:00:10.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.758|   -0.758|-1594.399|-1594.421|    80.71%|   0:00:00.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.757|   -0.757|-1594.102|-1594.124|    80.84%|   0:00:02.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.757|   -0.757|-1594.021|-1594.042|    80.85%|   0:00:04.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.758|   -0.758|-1593.970|-1593.991|    80.86%|   0:00:00.0| 1647.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.757|   -0.757|-1593.504|-1593.526|    80.86%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.757|   -0.757|-1593.055|-1593.077|    80.93%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.756|   -0.756|-1592.617|-1592.639|    80.98%|   0:00:02.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.756|   -0.756|-1591.998|-1592.019|    80.98%|   0:00:08.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.756|   -0.756|-1591.776|-1591.797|    80.99%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.756|   -0.756|-1591.498|-1591.520|    81.06%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.757|   -0.757|-1589.550|-1589.572|    81.12%|   0:00:02.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.757|   -0.757|-1588.601|-1588.622|    81.17%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.756|   -0.756|-1588.579|-1588.600|    81.17%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.752|   -0.752|-1588.133|-1588.154|    81.19%|   0:00:22.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.752|   -0.752|-1587.823|-1587.844|    81.19%|   0:00:01.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.752|   -0.752|-1587.819|-1587.840|    81.19%|   0:00:00.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.751|   -0.751|-1587.135|-1587.156|    81.33%|   0:00:02.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.751|   -0.751|-1586.740|-1586.761|    81.42%|   0:00:02.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.750|   -0.750|-1586.645|-1586.666|    81.43%|   0:00:01.0| 1633.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.750|   -0.750|-1585.442|-1585.463|    81.44%|   0:00:05.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.750|   -0.750|-1585.182|-1585.203|    81.44%|   0:00:04.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.750|   -0.750|-1584.790|-1584.812|    81.44%|   0:00:02.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.750|   -0.750|-1584.101|-1584.122|    81.50%|   0:00:01.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.750|   -0.750|-1584.099|-1584.120|    81.55%|   0:00:01.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.750|   -0.750|-1583.904|-1583.926|    81.56%|   0:00:00.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.751|   -0.751|-1582.773|-1582.795|    81.60%|   0:00:03.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.751|   -0.751|-1582.356|-1582.378|    81.66%|   0:00:01.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.751|   -0.751|-1582.114|-1582.135|    81.67%|   0:00:00.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.745|   -0.745|-1581.964|-1581.985|    81.69%|   0:00:19.0| 1644.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.745|   -0.745|-1581.774|-1581.796|    81.70%|   0:00:01.0| 1644.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.745|   -0.745|-1581.703|-1581.724|    81.69%|   0:00:03.0| 1644.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.745|   -0.745|-1580.682|-1580.703|    81.86%|   0:00:01.0| 1644.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.744|   -0.744|-1579.617|-1579.638|    81.91%|   0:00:02.0| 1644.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.743|   -0.743|-1578.337|-1578.358|    81.91%|   0:00:04.0| 1645.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
|  -0.743|   -0.743|-1577.339|-1577.360|    81.92%|   0:00:04.0| 1645.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
|  -0.743|   -0.743|-1577.330|-1577.351|    81.92%|   0:00:01.0| 1645.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
|  -0.743|   -0.743|-1577.268|-1577.289|    82.00%|   0:00:01.0| 1645.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1576.462|-1576.484|    82.05%|   0:00:01.0| 1645.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1576.435|-1576.456|    82.05%|   0:00:00.0| 1646.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1576.422|-1576.443|    82.06%|   0:00:01.0| 1646.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1575.012|-1575.034|    82.09%|   0:00:03.0| 1646.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.743|   -0.743|-1574.913|-1574.934|    82.13%|   0:00:01.0| 1646.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.739|   -0.739|-1574.152|-1574.173|    82.13%|   0:00:12.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.739|   -0.739|-1573.396|-1573.417|    82.13%|   0:00:01.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.739|   -0.739|-1573.454|-1573.475|    82.13%|   0:00:00.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.738|   -0.738|-1571.750|-1571.771|    82.27%|   0:00:02.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.738|   -0.738|-1571.500|-1571.521|    82.27%|   0:00:05.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.737|   -0.737|-1570.005|-1570.026|    82.35%|   0:00:01.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.737|   -0.737|-1568.085|-1568.107|    82.36%|   0:00:07.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.736|   -0.736|-1567.712|-1567.733|    82.36%|   0:00:06.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.736|   -0.736|-1567.297|-1567.319|    82.36%|   0:00:03.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.736|   -0.736|-1567.264|-1567.285|    82.36%|   0:00:00.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.736|   -0.736|-1566.712|-1566.733|    82.47%|   0:00:02.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.735|   -0.735|-1566.343|-1566.365|    82.50%|   0:00:02.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.735|   -0.735|-1565.907|-1565.929|    82.50%|   0:00:03.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.735|   -0.735|-1565.567|-1565.588|    82.54%|   0:00:01.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.735|   -0.735|-1565.473|-1565.495|    82.54%|   0:00:01.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.736|   -0.736|-1564.713|-1564.735|    82.62%|   0:00:04.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.736|   -0.736|-1564.702|-1564.723|    82.66%|   0:00:01.0| 1647.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.733|   -0.733|-1563.812|-1563.833|    82.67%|   0:00:11.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.733|   -0.733|-1563.371|-1563.393|    82.67%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.733|   -0.733|-1563.359|-1563.380|    82.67%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.732|   -0.732|-1562.673|-1562.695|    82.78%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.731|   -0.731|-1561.938|-1561.960|    82.87%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.731|   -0.731|-1560.696|-1560.718|    82.89%|   0:00:02.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.730|   -0.730|-1560.291|-1560.312|    82.90%|   0:00:04.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.730|   -0.730|-1558.470|-1558.492|    82.90%|   0:00:06.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.730|   -0.730|-1557.951|-1557.972|    82.96%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.729|   -0.729|-1558.020|-1558.042|    82.97%|   0:00:00.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.729|   -0.729|-1557.066|-1557.088|    82.97%|   0:00:09.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.729|   -0.729|-1556.892|-1556.913|    82.97%|   0:00:03.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.729|   -0.729|-1556.631|-1556.652|    82.97%|   0:00:00.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.728|   -0.728|-1555.705|-1555.726|    83.06%|   0:00:01.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.728|   -0.728|-1555.200|-1555.221|    83.09%|   0:00:04.0| 1649.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.728|   -0.728|-1554.752|-1554.773|    83.10%|   0:00:03.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.728|   -0.728|-1554.716|-1554.737|    83.10%|   0:00:00.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.727|   -0.727|-1554.745|-1554.766|    83.13%|   0:00:01.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.727|   -0.727|-1552.753|-1552.774|    83.13%|   0:00:06.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.727|   -0.727|-1552.573|-1552.594|    83.13%|   0:00:01.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.726|   -0.726|-1552.480|-1552.502|    83.20%|   0:00:01.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.727|   -0.727|-1551.485|-1551.506|    83.24%|   0:00:01.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.728|   -0.728|-1551.134|-1551.155|    83.28%|   0:00:02.0| 1651.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -0.723|-1550.252|-1550.274|    83.31%|   0:00:21.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.723|   -0.723|-1549.008|-1549.030|    83.31%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.722|   -0.722|-1548.447|-1548.468|    83.44%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.722|   -0.722|-1548.087|-1548.109|    83.48%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.722|   -0.722|-1548.073|-1548.094|    83.50%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.723|   -0.723|-1547.205|-1547.226|    83.52%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -0.724|   -0.724|-1546.866|-1546.887|    83.54%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.722|   -0.722|-1546.837|-1546.858|    83.54%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.722|   -0.722|-1545.829|-1545.850|    83.54%|   0:00:05.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.722|   -0.722|-1545.743|-1545.764|    83.54%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.722|   -0.722|-1545.449|-1545.470|    83.57%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.722|   -0.722|-1545.087|-1545.108|    83.58%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.722|   -0.722|-1545.034|-1545.055|    83.58%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.721|   -0.721|-1544.958|-1544.979|    83.60%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.721|   -0.721|-1544.217|-1544.239|    83.60%|   0:00:03.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.718|   -0.718|-1543.695|-1543.716|    83.59%|   0:00:13.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.719|   -0.719|-1543.374|-1543.395|    83.61%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.719|   -0.719|-1543.168|-1543.189|    83.61%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.718|   -0.718|-1542.812|-1542.833|    83.69%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.718|   -0.718|-1542.470|-1542.491|    83.72%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.718|   -0.718|-1541.765|-1541.786|    83.72%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.718|   -0.718|-1541.332|-1541.353|    83.76%|   0:00:03.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.718|   -0.718|-1541.058|-1541.079|    83.77%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-1541.025|-1541.047|    83.77%|   0:00:19.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.714|   -0.714|-1540.076|-1540.097|    83.77%|   0:00:02.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.714|   -0.714|-1539.952|-1539.973|    83.77%|   0:00:01.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.713|   -0.713|-1538.718|-1538.739|    83.84%|   0:00:01.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.713|   -0.713|-1537.528|-1537.550|    83.88%|   0:00:05.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.713|   -0.713|-1537.301|-1537.322|    83.88%|   0:00:00.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.713|   -0.713|-1537.091|-1537.113|    83.88%|   0:00:00.0| 1654.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.713|   -0.713|-1536.238|-1536.259|    83.97%|   0:00:11.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.713|   -0.713|-1535.456|-1535.477|    83.99%|   0:00:04.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.713|   -0.713|-1535.346|-1535.368|    84.00%|   0:00:01.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.710|   -0.710|-1533.188|-1533.210|    84.01%|   0:00:15.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.709|   -0.709|-1532.725|-1532.747|    84.01%|   0:00:00.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.709|   -0.709|-1532.676|-1532.697|    84.02%|   0:00:01.0| 1653.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.709|   -0.709|-1532.608|-1532.629|    84.09%|   0:00:01.0| 1653.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.709|   -0.709|-1532.573|-1532.594|    84.09%|   0:00:01.0| 1653.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.709|   -0.709|-1532.523|-1532.544|    84.13%|   0:00:03.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.709|   -0.709|-1531.989|-1532.010|    84.16%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.709|   -0.709|-1531.955|-1531.976|    84.16%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.706|   -0.706|-1531.042|-1531.064|    84.16%|   0:00:09.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.706|   -0.706|-1530.620|-1530.641|    84.16%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.706|   -0.706|-1530.519|-1530.540|    84.19%|   0:00:00.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.706|   -0.706|-1530.048|-1530.069|    84.21%|   0:00:03.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.706|   -0.706|-1529.955|-1529.976|    84.22%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.703|   -0.703|-1527.433|-1527.454|    84.23%|   0:00:09.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.702|   -0.702|-1527.409|-1527.431|    84.27%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.702|   -0.702|-1525.582|-1525.604|    84.30%|   0:00:04.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.702|   -0.702|-1525.579|-1525.600|    84.30%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.702|   -0.702|-1525.088|-1525.109|    84.32%|   0:00:02.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.702|   -0.702|-1524.907|-1524.928|    84.32%|   0:00:00.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.699|   -0.699|-1523.109|-1523.131|    84.32%|   0:00:11.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.699|   -0.699|-1523.039|-1523.061|    84.33%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
|  -0.699|   -0.699|-1522.317|-1522.338|    84.38%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.699|   -0.699|-1522.302|-1522.323|    84.38%|   0:00:00.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1521.652|-1521.674|    84.41%|   0:00:03.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1521.528|-1521.549|    84.42%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1521.518|-1521.539|    84.42%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.697|   -0.697|-1520.162|-1520.183|    84.41%|   0:00:09.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.696|   -0.696|-1520.030|-1520.051|    84.41%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.696|   -0.696|-1519.997|-1520.019|    84.41%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.695|   -0.695|-1519.792|-1519.813|    84.44%|   0:00:00.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.695|   -0.695|-1518.053|-1518.075|    84.45%|   0:00:09.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.695|   -0.695|-1517.849|-1517.870|    84.46%|   0:00:01.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.695|   -0.695|-1517.826|-1517.848|    84.46%|   0:00:00.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.696|   -0.696|-1516.952|-1516.973|    84.48%|   0:00:04.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.696|   -0.696|-1516.718|-1516.739|    84.49%|   0:00:02.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.691|   -0.691|-1514.643|-1514.664|    84.50%|   0:00:07.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.691|   -0.691|-1514.346|-1514.367|    84.51%|   0:00:07.0| 1656.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.691|   -0.691|-1513.964|-1513.985|    84.53%|   0:00:01.0| 1656.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.691|   -0.691|-1513.927|-1513.948|    84.53%|   0:00:00.0| 1656.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.691|   -0.691|-1513.014|-1513.036|    84.55%|   0:00:02.0| 1656.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.691|   -0.691|-1512.402|-1512.423|    84.55%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.687|   -0.687|-1506.672|-1506.694|    84.55%|   0:00:07.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -0.687|   -0.687|-1506.661|-1506.682|    84.55%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.687|   -0.687|-1506.465|-1506.487|    84.55%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.687|   -0.687|-1506.227|-1506.248|    84.55%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.687|   -0.687|-1505.616|-1505.637|    84.56%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.687|   -0.687|-1505.538|-1505.559|    84.56%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.682|   -0.682|-1493.739|-1493.761|    84.56%|   0:00:06.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.682|   -0.682|-1493.331|-1493.352|    84.56%|   0:00:04.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.682|   -0.682|-1492.014|-1492.035|    84.57%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.682|   -0.682|-1491.846|-1491.868|    84.57%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.682|   -0.682|-1491.570|-1491.591|    84.59%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.682|   -0.682|-1491.439|-1491.460|    84.59%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.677|   -0.677|-1483.719|-1483.740|    84.59%|   0:00:04.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.677|   -0.677|-1483.162|-1483.183|    84.60%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.677|   -0.677|-1482.854|-1482.875|    84.60%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_12_/D  |
|  -0.677|   -0.677|-1482.846|-1482.868|    84.61%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_12_/D  |
|  -0.677|   -0.677|-1480.908|-1480.929|    84.62%|   0:00:02.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.677|   -0.677|-1480.691|-1480.713|    84.63%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.666|   -0.666|-1459.294|-1459.315|    84.63%|   0:00:02.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.665|   -0.665|-1458.348|-1458.369|    84.63%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.665|   -0.665|-1457.986|-1458.008|    84.63%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.666|   -0.666|-1457.117|-1457.138|    84.63%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.666|   -0.666|-1456.634|-1456.655|    84.64%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.666|   -0.666|-1456.615|-1456.637|    84.64%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.629|   -0.629|-1301.235|-1301.256|    84.64%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.626|   -0.626|-1297.624|-1297.646|    84.64%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.624|   -0.624|-1294.462|-1294.483|    84.64%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.622|   -0.622|-1292.855|-1292.876|    84.64%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.619|   -0.619|-1291.867|-1291.888|    84.65%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.615|   -0.615|-1289.814|-1289.835|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.614|   -0.614|-1287.240|-1287.262|    84.64%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
|  -0.614|   -0.614|-1284.604|-1284.625|    84.64%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.612|   -0.612|-1283.057|-1283.079|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.612|   -0.612|-1280.753|-1280.774|    84.65%|   0:00:01.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.612|   -0.612|-1280.753|-1280.774|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.612|   -0.612|-1280.749|-1280.771|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.612|   -0.612|-1278.000|-1278.021|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -0.612|   -0.612|-1278.000|-1278.021|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:44 real=0:11:44 mem=1658.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.077|   -0.612|  -3.458|-1278.021|    84.65%|   0:00:00.0| 1658.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.024|   -0.612|  -1.268|-1268.498|    84.65%|   0:00:01.0| 1658.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
|  -0.020|   -0.612|  -0.780|-1257.086|    84.66%|   0:00:00.0| 1658.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|  -0.003|   -0.612|  -0.004|-1257.086|    84.66%|   0:00:00.0| 1658.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|   0.001|   -0.612|   0.000|-1257.086|    84.66%|   0:00:00.0| 1658.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|   0.008|   -0.612|   0.000|-1257.086|    84.66%|   0:00:00.0| 1658.2M|   WC_VIEW|  default| psum_mem_instance/memory3_reg_71_/D                |
|   0.014|   -0.612|   0.000|-1252.996|    84.66%|   0:00:00.0| 1696.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
|   0.014|   -0.612|   0.000|-1252.996|    84.66%|   0:00:00.0| 1696.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1696.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:46 real=0:11:45 mem=1696.4M) ***
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1252.996 Density 84.66
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.612  TNS Slack -1252.996 Density 84.66
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    84.66%|        -|  -0.612|-1252.996|   0:00:00.0| 1696.4M|
|    84.50%|       89|  -0.612|-1252.126|   0:00:02.0| 1696.4M|
|    82.90%|     1776|  -0.605|-1224.185|   0:00:11.0| 1696.4M|
|    82.88%|       18|  -0.605|-1224.185|   0:00:00.0| 1696.4M|
|    82.88%|        0|  -0.605|-1224.185|   0:00:00.0| 1696.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.605  TNS Slack -1224.185 Density 82.88
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 797 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.6) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1658.21M, totSessionCpu=0:33:59).
*** Starting refinePlace (0:33:59 mem=1658.2M) ***
Total net bbox length = 5.064e+05 (2.439e+05 2.624e+05) (ext = 3.352e+04)
Move report: Timing Driven Placement moves 25810 insts, mean move: 9.29 um, max move: 93.40 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157): (192.40, 235.00) --> (109.80, 245.80)
	Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 1682.6MB
Move report: Detail placement moves 13883 insts, mean move: 0.66 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19): (408.00, 242.20) --> (409.60, 245.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1682.6MB
Summary Report:
Instances move: 26278 (out of 31222 movable)
Mean displacement: 9.18 um
Max displacement: 93.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157) (192.4, 235) -> (109.8, 245.8)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 5.140e+05 (2.486e+05 2.654e+05) (ext = 3.433e+04)
Runtime: CPU: 0:00:15.6 REAL: 0:00:16.0 MEM: 1682.6MB
*** Finished refinePlace (0:34:15 mem=1682.6M) ***
Finished re-routing un-routed nets (0:00:00.6 1682.6M)


Density : 0.8289
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.5 real=0:00:20.0 mem=1682.6M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -1262.067 Density 82.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.644|   -0.644|-1262.030|-1262.067|    82.89%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
|  -0.633|   -0.633|-1261.368|-1261.405|    82.90%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
|  -0.623|   -0.623|-1248.497|-1248.535|    82.90%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.618|   -0.618|-1247.214|-1247.252|    82.90%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
|  -0.612|   -0.612|-1246.015|-1246.052|    82.91%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.606|   -0.606|-1241.075|-1241.112|    82.92%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.602|   -0.602|-1239.067|-1239.105|    82.92%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.594|   -0.594|-1236.341|-1236.378|    82.94%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.589|   -0.589|-1226.871|-1226.908|    82.96%|   0:00:06.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.586|   -0.586|-1221.121|-1221.159|    82.97%|   0:00:05.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.586|   -0.586|-1218.034|-1218.072|    82.98%|   0:00:06.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.586|   -0.586|-1217.916|-1217.954|    82.98%|   0:00:02.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.581|   -0.581|-1217.136|-1217.174|    83.00%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.581|   -0.581|-1211.918|-1211.956|    83.04%|   0:00:02.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.579|   -0.579|-1210.364|-1210.401|    83.05%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.579|   -0.579|-1209.715|-1209.752|    83.07%|   0:00:02.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.579|   -0.579|-1209.686|-1209.724|    83.07%|   0:00:00.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.576|   -0.576|-1205.775|-1205.813|    83.14%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.577|   -0.577|-1205.044|-1205.081|    83.15%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.577|   -0.577|-1203.569|-1203.606|    83.19%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.574|   -0.574|-1203.551|-1203.588|    83.20%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.574|   -0.574|-1202.620|-1202.658|    83.21%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.574|   -0.574|-1202.547|-1202.584|    83.21%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.571|   -0.571|-1201.040|-1201.077|    83.28%|   0:00:03.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.571|   -0.571|-1199.238|-1199.275|    83.29%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.571|   -0.571|-1199.037|-1199.074|    83.29%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.569|   -0.569|-1196.820|-1196.857|    83.35%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.569|   -0.569|-1195.873|-1195.911|    83.36%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.569|   -0.569|-1195.848|-1195.885|    83.36%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.568|   -0.568|-1195.050|-1195.087|    83.42%|   0:00:05.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.568|   -0.568|-1192.215|-1192.253|    83.45%|   0:00:07.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.568|   -0.568|-1191.764|-1191.801|    83.45%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.568|   -0.568|-1191.762|-1191.800|    83.45%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.567|   -0.567|-1191.680|-1191.718|    83.47%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.567|   -0.567|-1190.910|-1190.948|    83.47%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.566|   -0.566|-1189.854|-1189.891|    83.50%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.566|   -0.566|-1189.020|-1189.057|    83.51%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.565|   -0.565|-1188.113|-1188.150|    83.55%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.563|   -0.563|-1186.892|-1186.930|    83.58%|   0:00:03.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1186.034|-1186.072|    83.58%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1185.922|-1185.960|    83.59%|   0:00:00.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1184.098|-1184.135|    83.65%|   0:00:04.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1183.721|-1183.759|    83.67%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1183.081|-1183.118|    83.71%|   0:00:02.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.563|   -0.563|-1183.008|-1183.045|    83.75%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.563|   -0.563|-1183.012|-1183.049|    83.77%|   0:00:01.0| 1675.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:16 real=0:01:16 mem=1675.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.015|   -0.563|  -0.037|-1183.049|    83.77%|   0:00:00.0| 1675.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|   0.002|   -0.563|   0.000|-1183.012|    83.77%|   0:00:00.0| 1713.8M|   WC_VIEW|  default| psum_mem_instance/memory3_reg_19_/D                |
|   0.010|   -0.563|   0.000|-1183.012|    83.77%|   0:00:00.0| 1706.6M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_54_/D                |
|   0.015|   -0.563|   0.000|-1178.904|    83.78%|   0:00:01.0| 1706.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_28_/D                      |
|   0.015|   -0.563|   0.000|-1178.904|    83.78%|   0:00:00.0| 1706.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_28_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1706.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:17 mem=1706.6M) ***
** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -1178.904 Density 83.78
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.563  TNS Slack -1178.904 Density 83.78
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    83.78%|        -|  -0.563|-1178.904|   0:00:00.0| 1706.6M|
|    83.75%|       25|  -0.563|-1178.879|   0:00:02.0| 1706.6M|
|    83.24%|      887|  -0.561|-1176.160|   0:00:08.0| 1706.6M|
|    83.24%|        0|  -0.561|-1176.160|   0:00:00.0| 1706.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.561  TNS Slack -1176.159 Density 83.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 815 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.0) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1657.88M, totSessionCpu=0:35:47).
*** Starting refinePlace (0:35:47 mem=1657.9M) ***
Total net bbox length = 5.154e+05 (2.493e+05 2.661e+05) (ext = 3.433e+04)
Move report: Timing Driven Placement moves 17035 insts, mean move: 4.49 um, max move: 38.80 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0): (404.00, 303.40) --> (405.00, 265.60)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1676.7MB
Move report: Detail placement moves 10446 insts, mean move: 0.67 um, max move: 7.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279): (332.60, 386.20) --> (327.00, 388.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1676.7MB
Summary Report:
Instances move: 18174 (out of 31439 movable)
Mean displacement: 4.30 um
Max displacement: 38.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0) (404, 303.4) -> (405, 265.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.164e+05 (2.501e+05 2.664e+05) (ext = 3.464e+04)
Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1676.7MB
*** Finished refinePlace (0:35:57 mem=1676.7M) ***
Finished re-routing un-routed nets (0:00:00.2 1676.7M)


Density : 0.8324
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=1676.7M) ***
** GigaOpt Optimizer WNS Slack -0.596 TNS Slack -1201.722 Density 83.24
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.596|   -0.596|-1201.700|-1201.722|    83.24%|   0:00:00.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_11_/D  |
|  -0.584|   -0.584|-1195.089|-1195.111|    83.24%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.576|   -0.576|-1191.538|-1191.559|    83.24%|   0:00:02.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.574|   -0.574|-1188.693|-1188.715|    83.25%|   0:00:05.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.574|   -0.574|-1187.365|-1187.387|    83.26%|   0:00:03.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.573|   -0.573|-1186.917|-1186.938|    83.26%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.573|   -0.573|-1186.189|-1186.210|    83.26%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.573|   -0.573|-1186.071|-1186.093|    83.27%|   0:00:02.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1186.080|-1186.101|    83.28%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1185.360|-1185.381|    83.29%|   0:00:14.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.568|   -0.568|-1184.674|-1184.696|    83.29%|   0:00:02.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.566|   -0.566|-1183.766|-1183.788|    83.34%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1182.911|-1182.932|    83.35%|   0:00:07.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1182.819|-1182.840|    83.35%|   0:00:02.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1182.812|-1182.834|    83.35%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.565|   -0.565|-1182.525|-1182.546|    83.39%|   0:00:01.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.562|   -0.562|-1181.207|-1181.228|    83.40%|   0:00:06.0| 1676.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.562|   -0.562|-1179.946|-1179.968|    83.42%|   0:00:27.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.562|   -0.562|-1179.879|-1179.900|    83.44%|   0:00:03.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.562|   -0.562|-1179.604|-1179.626|    83.44%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.561|   -0.561|-1178.217|-1178.238|    83.53%|   0:00:04.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1176.663|-1176.685|    83.58%|   0:00:04.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1176.634|-1176.656|    83.58%|   0:00:01.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1176.575|-1176.597|    83.58%|   0:00:00.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1176.552|-1176.573|    83.59%|   0:00:00.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.562|   -0.562|-1176.281|-1176.303|    83.63%|   0:00:02.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.562|   -0.562|-1176.213|-1176.235|    83.67%|   0:00:01.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.562|   -0.562|-1176.164|-1176.186|    83.68%|   0:00:01.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.562|   -0.562|-1176.111|-1176.133|    83.68%|   0:00:00.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.562|   -0.562|-1176.111|-1176.133|    83.68%|   0:00:00.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:34 real=0:01:34 mem=1678.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.562|  -0.022|-1176.133|    83.68%|   0:00:00.0| 1678.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_100_/D                     |
|   0.008|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1678.9M|   WC_VIEW|  default| qmem_instance/memory1_reg_8_/D                     |
|   0.015|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1717.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_43_/D                      |
|   0.015|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1717.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_43_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1717.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:01:34 mem=1717.1M) ***
** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -1176.111 Density 83.68
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.562  TNS Slack -1176.111 Density 83.68
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    83.68%|        -|  -0.562|-1176.111|   0:00:00.0| 1717.1M|
|    83.65%|       29|  -0.562|-1175.518|   0:00:01.0| 1717.1M|
|    83.31%|      590|  -0.560|-1173.948|   0:00:07.0| 1717.1M|
|    83.31%|        0|  -0.560|-1173.948|   0:00:00.0| 1717.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.560  TNS Slack -1173.948 Density 83.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 822 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1670.66M, totSessionCpu=0:37:43).
*** Starting refinePlace (0:37:43 mem=1670.7M) ***
Total net bbox length = 5.175e+05 (2.507e+05 2.668e+05) (ext = 3.464e+04)
Move report: Timing Driven Placement moves 7116 insts, mean move: 2.76 um, max move: 26.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0): (244.80, 301.60) --> (255.00, 285.40)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 1682.0MB
Move report: Detail placement moves 9425 insts, mean move: 1.48 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OFC1403_q_temp_214_): (187.00, 220.60) --> (179.80, 222.40)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1689.4MB
Summary Report:
Instances move: 11901 (out of 31552 movable)
Mean displacement: 2.52 um
Max displacement: 25.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0) (244.8, 301.6) -> (253.8, 285.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.937e+05 (2.267e+05 2.670e+05) (ext = 3.463e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 1689.4MB
*** Finished refinePlace (0:37:51 mem=1689.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1689.4M)


Density : 0.8331
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.8 real=0:00:09.0 mem=1689.4M) ***
** GigaOpt Optimizer WNS Slack -0.578 TNS Slack -1180.479 Density 83.31
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.578|   -0.578|-1180.479|-1180.479|    83.31%|   0:00:00.0| 1689.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.572|   -0.572|-1179.793|-1179.793|    83.30%|   0:00:04.0| 1689.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.572|   -0.572|-1179.788|-1179.788|    83.30%|   0:00:00.0| 1689.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.572|   -0.572|-1179.621|-1179.621|    83.30%|   0:00:00.0| 1689.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.572|   -0.572|-1179.621|-1179.621|    83.30%|   0:00:00.0| 1689.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:04.0 mem=1689.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|   -0.572|   0.000|-1179.621|    83.30%|   0:00:01.0| 1689.4M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_54_/D                |
|   0.018|   -0.572|   0.000|-1179.621|    83.31%|   0:00:01.0| 1727.5M|   WC_VIEW|  default| qmem_instance/memory4_reg_57_/D                    |
|   0.018|   -0.572|   0.000|-1179.621|    83.31%|   0:00:00.0| 1727.5M|   WC_VIEW|  default| qmem_instance/memory4_reg_57_/D                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=1727.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:07.0 mem=1727.5M) ***
*** Starting refinePlace (0:37:59 mem=1727.5M) ***
Total net bbox length = 4.939e+05 (2.268e+05 2.671e+05) (ext = 3.463e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1727.5MB
Summary Report:
Instances move: 0 (out of 31555 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.939e+05 (2.268e+05 2.671e+05) (ext = 3.463e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1727.5MB
*** Finished refinePlace (0:37:59 mem=1727.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1727.5M)


Density : 0.8331
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1727.5M) ***
** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -1179.621 Density 83.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 825 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:25:35 real=0:25:33 mem=1727.5M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.572
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -1179.621 Density 83.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.572|   -0.572|-1179.621|-1179.621|    83.31%|   0:00:00.0| 1651.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1173.263|-1173.263|    83.35%|   0:00:22.0| 1655.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1170.557|-1170.557|    83.38%|   0:00:27.0| 1655.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.566|   -0.566|-1170.389|-1170.389|    83.39%|   0:00:01.0| 1655.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.565|   -0.565|-1168.931|-1168.931|    83.48%|   0:00:09.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1167.754|-1167.754|    83.50%|   0:00:16.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1167.347|-1167.347|    83.53%|   0:00:14.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1167.328|-1167.328|    83.53%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1166.607|-1166.607|    83.60%|   0:00:04.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1166.541|-1166.541|    83.61%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1165.781|-1165.781|    83.61%|   0:00:05.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1165.295|-1165.295|    83.64%|   0:00:03.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1165.287|-1165.287|    83.64%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1159.214|-1159.214|    83.72%|   0:00:40.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1159.020|-1159.020|    83.73%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1158.022|-1158.022|    83.78%|   0:00:10.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1157.867|-1157.867|    83.80%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1156.877|-1156.877|    83.81%|   0:00:09.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1156.868|-1156.868|    83.81%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1156.558|-1156.558|    83.84%|   0:00:03.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1156.349|-1156.349|    83.84%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.563|   -0.563|-1155.446|-1155.446|    83.86%|   0:00:32.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.563|   -0.563|-1155.323|-1155.323|    83.86%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.563|   -0.563|-1153.849|-1153.849|    83.89%|   0:00:05.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.563|   -0.563|-1153.804|-1153.804|    83.90%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.563|   -0.563|-1153.649|-1153.649|    83.91%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.563|   -0.563|-1153.629|-1153.629|    83.92%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.563|   -0.563|-1153.606|-1153.606|    83.92%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.563|   -0.563|-1153.448|-1153.448|    83.92%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.563|   -0.563|-1153.416|-1153.416|    83.92%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.563|   -0.563|-1153.409|-1153.409|    83.92%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.563|   -0.563|-1151.076|-1151.076|    83.93%|   0:00:07.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
|  -0.563|   -0.563|-1150.038|-1150.038|    83.94%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
|  -0.563|   -0.563|-1149.734|-1149.734|    83.96%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1149.599|-1149.599|    83.97%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.563|   -0.563|-1149.505|-1149.505|    83.98%|   0:00:02.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.563|   -0.563|-1148.491|-1148.491|    83.98%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1148.328|-1148.328|    84.01%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.563|   -0.563|-1148.271|-1148.271|    84.01%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.563|   -0.563|-1148.256|-1148.256|    84.01%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.563|   -0.563|-1148.242|-1148.242|    84.03%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.563|   -0.563|-1146.918|-1146.918|    84.05%|   0:00:04.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
|  -0.563|   -0.563|-1146.400|-1146.400|    84.09%|   0:00:02.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1146.108|-1146.108|    84.09%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1145.839|-1145.839|    84.10%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1145.654|-1145.654|    84.14%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1145.530|-1145.530|    84.14%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1145.382|-1145.382|    84.16%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.563|   -0.563|-1143.370|-1143.370|    84.17%|   0:00:03.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
|  -0.563|   -0.563|-1143.044|-1143.044|    84.18%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -0.563|   -0.563|-1142.621|-1142.621|    84.18%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -0.563|   -0.563|-1142.297|-1142.297|    84.20%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -0.563|   -0.563|-1142.290|-1142.290|    84.21%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -0.563|   -0.563|-1141.507|-1141.507|    84.25%|   0:00:03.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.563|   -0.563|-1141.453|-1141.453|    84.25%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.563|   -0.563|-1140.943|-1140.943|    84.25%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -0.563|   -0.563|-1140.936|-1140.936|    84.28%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -0.563|   -0.563|-1138.577|-1138.577|    84.28%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1138.481|-1138.481|    84.28%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -0.563|   -0.563|-1137.431|-1137.431|    84.29%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1137.216|-1137.216|    84.29%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1137.200|-1137.200|    84.29%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1136.680|-1136.680|    84.32%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1136.656|-1136.656|    84.32%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.563|   -0.563|-1136.656|-1136.656|    84.34%|   0:00:03.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1136.609|-1136.609|    84.35%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1136.598|-1136.598|    84.35%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1136.566|-1136.566|    84.35%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
|  -0.563|   -0.563|-1134.758|-1134.758|    84.37%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -0.563|   -0.563|-1134.534|-1134.534|    84.37%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -0.563|   -0.563|-1134.271|-1134.271|    84.39%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_8_/D   |
|  -0.563|   -0.563|-1133.770|-1133.770|    84.39%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -0.563|   -0.563|-1131.298|-1131.298|    84.40%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_8_/D    |
|  -0.563|   -0.563|-1130.545|-1130.545|    84.41%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D    |
|  -0.563|   -0.563|-1130.490|-1130.490|    84.41%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -0.563|   -0.563|-1130.485|-1130.485|    84.41%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -0.563|   -0.563|-1129.199|-1129.199|    84.41%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -0.563|   -0.563|-1127.877|-1127.877|    84.42%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -0.563|   -0.563|-1127.855|-1127.855|    84.42%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -0.563|   -0.563|-1125.677|-1125.677|    84.43%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.563|   -0.563|-1125.246|-1125.246|    84.43%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.563|   -0.563|-1124.680|-1124.680|    84.43%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_6_/D    |
|  -0.563|   -0.563|-1124.143|-1124.143|    84.43%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D    |
|  -0.563|   -0.563|-1123.449|-1123.449|    84.43%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D    |
|  -0.563|   -0.563|-1123.358|-1123.358|    84.43%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.563|   -0.563|-1123.220|-1123.220|    84.44%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
|  -0.563|   -0.563|-1122.270|-1122.270|    84.45%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.563|   -0.563|-1121.693|-1121.693|    84.45%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.563|   -0.563|-1121.569|-1121.569|    84.45%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.563|   -0.563|-1121.305|-1121.305|    84.46%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -0.563|   -0.563|-1121.152|-1121.152|    84.46%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_4_/D   |
|  -0.563|   -0.563|-1119.811|-1119.811|    84.47%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -0.563|   -0.563|-1119.807|-1119.807|    84.48%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -0.563|   -0.563|-1119.498|-1119.498|    84.50%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -0.563|   -0.563|-1119.421|-1119.421|    84.50%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -0.563|   -0.563|-1119.359|-1119.359|    84.50%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -0.563|   -0.563|-1119.226|-1119.226|    84.51%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -0.563|   -0.563|-1118.396|-1118.396|    84.52%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_7_/D    |
|  -0.563|   -0.563|-1117.857|-1117.857|    84.52%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.563|   -0.563|-1116.517|-1116.517|    84.52%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
|  -0.563|   -0.563|-1116.490|-1116.490|    84.52%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
|  -0.563|   -0.563|-1116.480|-1116.480|    84.52%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
|  -0.563|   -0.563|-1116.283|-1116.283|    84.53%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
|  -0.563|   -0.563|-1115.045|-1115.045|    84.55%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.563|   -0.563|-1114.258|-1114.258|    84.55%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1114.096|-1114.096|    84.55%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1114.011|-1114.011|    84.55%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1113.924|-1113.924|    84.56%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
|  -0.563|   -0.563|-1113.800|-1113.800|    84.56%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
|  -0.563|   -0.563|-1108.886|-1108.886|    84.60%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
|  -0.563|   -0.563|-1108.388|-1108.388|    84.60%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.563|   -0.563|-1108.256|-1108.256|    84.60%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.563|   -0.563|-1108.144|-1108.144|    84.61%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_7_/D    |
|  -0.563|   -0.563|-1106.815|-1106.815|    84.61%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -0.563|   -0.563|-1106.570|-1106.570|    84.61%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -0.563|   -0.563|-1106.558|-1106.558|    84.61%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -0.563|   -0.563|-1106.490|-1106.490|    84.62%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
|  -0.563|   -0.563|-1105.136|-1105.136|    84.63%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
|  -0.563|   -0.563|-1105.129|-1105.129|    84.63%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.563|   -0.563|-1104.993|-1104.993|    84.63%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.563|   -0.563|-1104.986|-1104.986|    84.63%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_5_/D   |
|  -0.563|   -0.563|-1104.571|-1104.571|    84.63%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1102.937|-1102.937|    84.64%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.563|   -0.563|-1102.102|-1102.102|    84.65%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1102.035|-1102.035|    84.65%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1101.966|-1101.966|    84.65%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1101.666|-1101.666|    84.66%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1100.210|-1100.210|    84.67%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.563|   -0.563|-1098.319|-1098.319|    84.67%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.563|   -0.563|-1097.963|-1097.963|    84.68%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.563|   -0.563|-1097.152|-1097.152|    84.68%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.563|   -0.563|-1097.049|-1097.049|    84.68%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -0.563|   -0.563|-1096.894|-1096.894|    84.68%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -0.563|   -0.563|-1096.744|-1096.744|    84.68%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
|  -0.563|   -0.563|-1096.589|-1096.589|    84.68%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.563|   -0.563|-1095.725|-1095.725|    84.68%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.563|   -0.563|-1095.193|-1095.193|    84.68%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.563|   -0.563|-1094.914|-1094.914|    84.68%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.563|   -0.563|-1094.911|-1094.911|    84.68%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.563|   -0.563|-1093.791|-1093.791|    84.69%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_5_/D   |
|  -0.563|   -0.563|-1093.506|-1093.506|    84.69%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1093.346|-1093.346|    84.69%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1093.199|-1093.199|    84.70%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1092.774|-1092.774|    84.70%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1092.769|-1092.769|    84.70%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
|  -0.563|   -0.563|-1090.242|-1090.242|    84.71%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -0.563|   -0.563|-1090.092|-1090.092|    84.71%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.563|   -0.563|-1090.013|-1090.013|    84.72%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.563|   -0.563|-1089.978|-1089.978|    84.73%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.563|   -0.563|-1089.825|-1089.825|    84.73%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.563|   -0.563|-1089.682|-1089.682|    84.73%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.563|   -0.563|-1089.643|-1089.643|    84.74%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -0.563|   -0.563|-1088.731|-1088.731|    84.75%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.563|   -0.563|-1087.478|-1087.478|    84.76%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1086.275|-1086.275|    84.77%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D    |
|  -0.563|   -0.563|-1086.263|-1086.263|    84.77%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D    |
|  -0.563|   -0.563|-1086.240|-1086.240|    84.77%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1086.229|-1086.229|    84.77%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1086.202|-1086.202|    84.77%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D    |
|  -0.563|   -0.563|-1084.595|-1084.595|    84.78%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -0.563|   -0.563|-1082.002|-1082.002|    84.79%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -0.563|   -0.563|-1081.899|-1081.899|    84.79%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1081.660|-1081.660|    84.79%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1076.986|-1076.986|    84.80%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1076.750|-1076.750|    84.80%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1076.667|-1076.667|    84.81%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -0.563|   -0.563|-1076.613|-1076.613|    84.81%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.563|   -0.563|-1069.887|-1069.887|    84.82%|   0:00:02.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1069.653|-1069.653|    84.82%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1069.624|-1069.624|    84.82%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1069.501|-1069.501|    84.82%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1069.467|-1069.467|    84.83%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1069.461|-1069.461|    84.83%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.563|   -0.563|-1060.889|-1060.889|    84.84%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1053.841|-1053.841|    84.84%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -0.563|   -0.563|-1053.678|-1053.678|    84.85%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -0.563|   -0.563|-1046.940|-1046.940|    84.86%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1046.566|-1046.566|    84.86%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.550|-1046.550|    84.86%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.526|-1046.526|    84.86%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.467|-1046.467|    84.87%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.420|-1046.420|    84.87%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.371|-1046.371|    84.88%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1046.075|-1046.075|    84.88%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1045.809|-1045.809|    84.89%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1045.576|-1045.576|    84.89%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1041.472|-1041.472|    84.90%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.563|   -0.563|-1038.516|-1038.516|    84.91%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.563|   -0.563|-1038.376|-1038.376|    84.91%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.563|   -0.563|-1038.007|-1038.007|    84.92%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.563|   -0.563|-1037.807|-1037.807|    84.93%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.563|   -0.563|-1037.704|-1037.704|    84.93%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.563|   -0.563|-1029.771|-1029.771|    84.94%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1029.657|-1029.657|    84.94%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1029.582|-1029.582|    84.95%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1028.482|-1028.482|    84.95%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1028.452|-1028.452|    84.96%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1028.129|-1028.129|    84.96%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1025.756|-1025.756|    84.96%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1025.683|-1025.683|    84.96%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1025.136|-1025.136|    84.96%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1020.808|-1020.808|    84.97%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.563|   -0.563|-1017.395|-1017.395|    84.97%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.563|   -0.563|-1016.442|-1016.442|    84.97%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
|  -0.563|   -0.563|-1016.337|-1016.337|    84.97%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1016.241|-1016.241|    84.97%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1010.257|-1010.257|    84.98%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1010.208|-1010.208|    84.98%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1009.510|-1009.510|    84.98%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1009.473|-1009.473|    84.99%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1009.234|-1009.234|    85.00%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.563|   -0.563|-1009.077|-1009.077|    85.00%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563|-1009.045|-1009.045|    85.01%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
|  -0.563|   -0.563| -998.111| -998.111|    85.02%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.563|   -0.563| -995.697| -995.697|    85.02%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.563|   -0.563| -995.625| -995.625|    85.02%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.563|   -0.563| -995.620| -995.620|    85.02%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.563|   -0.563| -995.529| -995.529|    85.03%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.563|   -0.563| -990.570| -990.570|    85.03%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.563|   -0.563| -990.113| -990.113|    85.04%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.563|   -0.563| -985.736| -985.736|    85.05%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_2_/D    |
|  -0.563|   -0.563| -985.713| -985.713|    85.05%|   0:00:01.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -0.563|   -0.563| -985.000| -985.000|    85.05%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -0.563|   -0.563| -984.917| -984.917|    85.05%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -0.563|   -0.563| -984.568| -984.568|    85.06%|   0:00:00.0| 1655.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.407| -984.407|    85.06%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.245| -984.245|    85.06%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.218| -984.218|    85.06%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.181| -984.181|    85.07%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.165| -984.165|    85.07%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.155| -984.155|    85.07%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -0.563|   -0.563| -984.014| -984.014|    85.09%|   0:00:01.0| 1674.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -0.563|   -0.563| -983.893| -983.893|    85.09%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -0.563|   -0.563| -983.853| -983.853|    85.10%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
|  -0.563|   -0.563| -983.813| -983.813|    85.10%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_2_/D   |
|  -0.563|   -0.563| -983.783| -983.783|    85.10%|   0:00:00.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_2_/D    |
|  -0.563|   -0.563| -983.748| -983.748|    85.13%|   0:00:01.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -0.563|   -0.563| -983.788| -983.788|    85.14%|   0:00:02.0| 1693.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:53 real=0:05:52 mem=1693.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:53 real=0:05:52 mem=1693.3M) ***
** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -983.788 Density 85.14
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.563  TNS Slack -983.788 Density 85.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.14%|        -|  -0.563|-983.788|   0:00:00.0| 1693.3M|
|    85.09%|       56|  -0.562|-983.487|   0:00:01.0| 1693.3M|
|    84.52%|      964|  -0.560|-991.385|   0:00:10.0| 1693.3M|
|    84.52%|        1|  -0.560|-991.385|   0:00:00.0| 1693.3M|
|    84.52%|        0|  -0.560|-991.385|   0:00:00.0| 1693.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.560  TNS Slack -991.385 Density 84.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 944 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.7) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1655.10M, totSessionCpu=0:44:09).
*** Starting refinePlace (0:44:09 mem=1671.1M) ***
Total net bbox length = 4.991e+05 (2.303e+05 2.688e+05) (ext = 3.463e+04)
Move report: Timing Driven Placement moves 13339 insts, mean move: 4.03 um, max move: 56.20 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0): (106.80, 182.80) --> (63.20, 195.40)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 1681.1MB
Move report: Detail placement moves 13054 insts, mean move: 1.05 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U251): (134.60, 103.60) --> (125.60, 103.60)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1681.1MB
Summary Report:
Instances move: 18014 (out of 32524 movable)
Mean displacement: 3.36 um
Max displacement: 64.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0) (106.8, 182.8) -> (55.4, 195.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.970e+05 (2.285e+05 2.685e+05) (ext = 3.477e+04)
Runtime: CPU: 0:00:10.5 REAL: 0:00:10.0 MEM: 1681.1MB
*** Finished refinePlace (0:44:20 mem=1681.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1681.1M)


Density : 0.8452
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.9 real=0:00:12.0 mem=1681.1M) ***
** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -994.676 Density 84.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 944 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:17 real=0:06:17 mem=1681.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.567  TNS Slack -994.676 Density 84.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.52%|        -|  -0.567|-994.676|   0:00:00.0| 1664.8M|
|    84.52%|        0|  -0.567|-994.676|   0:00:00.0| 1664.8M|
|    84.48%|       77|  -0.567|-994.733|   0:00:01.0| 1664.8M|
|    84.48%|        8|  -0.567|-994.731|   0:00:01.0| 1664.8M|
|    84.48%|        0|  -0.567|-994.731|   0:00:00.0| 1664.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.567  TNS Slack -994.731 Density 84.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 944 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:44:25 mem=1664.8M) ***
Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.477e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1664.8MB
Summary Report:
Instances move: 0 (out of 32524 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.477e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1664.8MB
*** Finished refinePlace (0:44:25 mem=1664.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1664.8M)


Density : 0.8448
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1664.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1516.03M, totSessionCpu=0:44:25).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=34494  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34494 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 944 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.49% V. EstWL: 6.696360e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 33550 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.270544e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 117981
[NR-eagl] Layer2(M2)(V) length: 2.017148e+05um, number of vias: 159098
[NR-eagl] Layer3(M3)(H) length: 2.239124e+05um, number of vias: 14832
[NR-eagl] Layer4(M4)(V) length: 8.294209e+04um, number of vias: 8393
[NR-eagl] Layer5(M5)(H) length: 3.108108e+04um, number of vias: 7248
[NR-eagl] Layer6(M6)(V) length: 5.955275e+03um, number of vias: 6788
[NR-eagl] Layer7(M7)(H) length: 2.818120e+04um, number of vias: 7641
[NR-eagl] Layer8(M8)(V) length: 3.955767e+04um, number of vias: 0
[NR-eagl] Total length: 6.133445e+05um, number of vias: 321981
[NR-eagl] End Peak syMemory usage = 1511.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.63 seconds
Extraction called for design 'core' of instances=32524 and nets=34605 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1498.168M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1589.13 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1589.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |   124   |     2   |      2  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  84.48  |            |           |
|     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          1|          0|          1|  84.48  |   0:00:00.0|    1665.4M|
|     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  84.48  |   0:00:00.0|    1665.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 355 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1665.4M) ***

*** Starting refinePlace (0:44:39 mem=1697.5M) ***
Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.450e+04)
Move report: Detail placement moves 1 insts, mean move: 1.60 um, max move: 1.60 um
	Max move on inst (FE_OFC2203_out_23_): (320.20, 373.60) --> (321.80, 373.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1697.5MB
Summary Report:
Instances move: 1 (out of 32525 movable)
Mean displacement: 1.60 um
Max displacement: 1.60 um (Instance: FE_OFC2203_out_23_) (320.2, 373.6) -> (321.8, 373.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.449e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1697.5MB
*** Finished refinePlace (0:44:39 mem=1697.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1697.5M)


Density : 0.8448
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1697.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.567 -> -0.691 (bump = 0.124)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.691 TNS Slack -1136.411 Density 84.48
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.691|   -0.691|-1136.056|-1136.411|    84.48%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.670|   -0.670|-1131.624|-1131.979|    84.48%|   0:00:01.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.659|   -0.659|-1128.548|-1128.903|    84.49%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
|  -0.649|   -0.649|-1124.555|-1124.910|    84.50%|   0:00:01.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.648|   -0.648|-1119.259|-1119.614|    84.50%|   0:00:01.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.648|   -0.648|-1118.646|-1119.001|    84.50%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.648|   -0.648|-1118.009|-1118.364|    84.50%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.644|   -0.644|-1117.423|-1117.778|    84.50%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.644|   -0.644|-1117.411|-1117.767|    84.50%|   0:00:01.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.641|   -0.641|-1116.266|-1116.622|    84.51%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.641|   -0.641|-1115.713|-1116.068|    84.51%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.641|   -0.641|-1115.713|-1116.069|    84.51%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=1680.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.641|  -0.355|-1116.069|    84.51%|   0:00:00.0| 1680.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
|   0.000|   -0.641|   0.000|-1115.714|    84.51%|   0:00:01.0| 1718.9M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1718.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:05.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
*** Starting refinePlace (0:44:48 mem=1718.9M) ***
Total net bbox length = 4.972e+05 (2.286e+05 2.686e+05) (ext = 3.449e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1718.9MB
Summary Report:
Instances move: 0 (out of 32538 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.972e+05 (2.286e+05 2.686e+05) (ext = 3.449e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1718.9MB
*** Finished refinePlace (0:44:48 mem=1718.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1718.9M)


Density : 0.8451
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 360 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1718.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.567 -> -0.641 (bump = 0.074)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.641|   -0.641|-1115.714|-1115.714|    84.51%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.633|   -0.633|-1114.593|-1114.593|    84.51%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.631|   -0.631|-1108.743|-1108.743|    84.53%|   0:00:02.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.624|   -0.624|-1107.356|-1107.356|    84.54%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
|  -0.621|   -0.621|-1097.041|-1097.041|    84.54%|   0:00:07.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.622|   -0.622|-1094.561|-1094.561|    84.56%|   0:00:03.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.622|   -0.622|-1094.399|-1094.399|    84.56%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.619|   -0.619|-1092.610|-1092.610|    84.59%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.619|   -0.619|-1092.394|-1092.394|    84.59%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.618|   -0.618|-1092.162|-1092.162|    84.59%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.618|   -0.618|-1089.457|-1089.457|    84.59%|   0:00:03.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1089.007|-1089.007|    84.62%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.911|-1088.911|    84.62%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.641|-1088.641|    84.64%|   0:00:14.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.467|-1088.467|    84.67%|   0:00:04.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.434|-1088.434|    84.68%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.315|-1088.315|    84.70%|   0:00:02.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.295|-1088.295|    84.71%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.274|-1088.274|    84.71%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.0 real=0:00:41.0 mem=1718.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.1 real=0:00:41.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -1088.237 Density 84.71
*** Starting refinePlace (0:45:34 mem=1718.9M) ***
Total net bbox length = 4.977e+05 (2.290e+05 2.687e+05) (ext = 3.449e+04)
Move report: Detail placement moves 2014 insts, mean move: 0.73 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0): (315.60, 337.60) --> (319.20, 339.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1718.9MB
Summary Report:
Instances move: 2014 (out of 32639 movable)
Mean displacement: 0.73 um
Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0) (315.6, 337.6) -> (319.2, 339.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 4.986e+05 (2.296e+05 2.690e+05) (ext = 3.449e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1718.9MB
*** Finished refinePlace (0:45:35 mem=1718.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1718.9M)


Density : 0.8471
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -1088.237 Density 84.71
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.618|   -0.618|-1087.863|-1087.863|    84.71%|   0:00:04.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.614|   -0.614|-1087.193|-1087.193|    84.71%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1084.888|-1084.888|    84.72%|   0:00:07.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1083.778|-1083.778|    84.73%|   0:00:04.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1083.765|-1083.765|    84.73%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.609|   -0.609|-1083.419|-1083.419|    84.78%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.609|   -0.609|-1080.775|-1080.775|    84.79%|   0:00:04.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.609|   -0.609|-1080.717|-1080.717|    84.78%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.609|   -0.609|-1080.288|-1080.288|    84.79%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.607|   -0.607|-1078.972|-1078.972|    84.84%|   0:00:12.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.607|   -0.607|-1077.691|-1077.691|    84.84%|   0:00:02.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.607|   -0.607|-1077.084|-1077.084|    84.84%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.607|   -0.607|-1077.055|-1077.055|    84.85%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.607|   -0.607|-1076.584|-1076.584|    84.90%|   0:00:14.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.607|   -0.607|-1076.493|-1076.493|    84.93%|   0:00:03.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.374|-1076.374|    84.96%|   0:00:03.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.079|-1076.079|    84.96%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.053|-1076.053|    84.97%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.051|-1076.051|    84.98%|   0:00:02.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.020|-1076.020|    84.99%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.010|-1076.010|    84.99%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1076.000|-1076.000|    84.99%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.973|-1074.973|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.965|-1074.965|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.958|-1074.958|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.952|-1074.952|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:01.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:59.7 real=0:01:00.0 mem=1718.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.7 real=0:01:00.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
*** Starting refinePlace (0:46:35 mem=1718.9M) ***
Total net bbox length = 4.994e+05 (2.300e+05 2.694e+05) (ext = 3.449e+04)
Move report: Detail placement moves 3099 insts, mean move: 0.80 um, max move: 7.60 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294): (418.80, 361.00) --> (422.80, 364.60)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1718.9MB
Summary Report:
Instances move: 3099 (out of 32771 movable)
Mean displacement: 0.80 um
Max displacement: 7.60 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294) (418.8, 361) -> (422.8, 364.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
Total net bbox length = 5.009e+05 (2.311e+05 2.698e+05) (ext = 3.450e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1718.9MB
*** Finished refinePlace (0:46:36 mem=1718.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1718.9M)


Density : 0.8500
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1718.9M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 344 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:45 real=0:01:44 mem=1718.9M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -994.631 -> -1074.845
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:00.0| 1718.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1072.948|-1072.948|    85.01%|   0:00:08.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1071.805|-1071.805|    85.02%|   0:00:01.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1071.799|-1071.799|    85.02%|   0:00:00.0| 1680.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1070.594|-1070.594|    85.03%|   0:00:04.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.605|   -0.605|-1069.710|-1069.710|    85.04%|   0:00:04.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1069.618|-1069.618|    85.04%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.605|   -0.605|-1069.252|-1069.252|    85.04%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
|  -0.605|   -0.605|-1068.684|-1068.684|    85.04%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
|  -0.605|   -0.605|-1068.229|-1068.229|    85.04%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
|  -0.605|   -0.605|-1068.166|-1068.166|    85.04%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
|  -0.605|   -0.605|-1067.188|-1067.188|    85.05%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.605|   -0.605|-1066.513|-1066.513|    85.05%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_19_/D  |
|  -0.605|   -0.605|-1066.277|-1066.277|    85.05%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_19_/D  |
|  -0.605|   -0.605|-1065.108|-1065.108|    85.05%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.605|   -0.605|-1064.909|-1064.909|    85.05%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.605|   -0.605|-1064.779|-1064.779|    85.05%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -0.605|   -0.605|-1064.630|-1064.630|    85.05%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -0.605|   -0.605|-1062.957|-1062.957|    85.06%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_10_/D  |
|  -0.605|   -0.605|-1060.666|-1060.666|    85.06%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.605|   -0.605|-1059.815|-1059.815|    85.07%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
|  -0.605|   -0.605|-1058.048|-1058.048|    85.07%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -0.605|   -0.605|-1058.008|-1058.008|    85.08%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.605|   -0.605|-1057.997|-1057.997|    85.08%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.605|   -0.605|-1057.996|-1057.996|    85.08%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.605|   -0.605|-1057.060|-1057.060|    85.09%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
|  -0.605|   -0.605|-1056.972|-1056.972|    85.09%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
|  -0.605|   -0.605|-1056.679|-1056.679|    85.09%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -0.605|   -0.605|-1056.532|-1056.532|    85.10%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -0.605|   -0.605|-1056.484|-1056.484|    85.10%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.605|   -0.605|-1056.336|-1056.336|    85.11%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
|  -0.605|   -0.605|-1056.001|-1056.001|    85.11%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
|  -0.605|   -0.605|-1055.931|-1055.931|    85.11%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
|  -0.605|   -0.605|-1055.922|-1055.922|    85.11%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D   |
|  -0.605|   -0.605|-1055.918|-1055.918|    85.11%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D   |
|  -0.605|   -0.605|-1055.732|-1055.732|    85.11%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D    |
|  -0.605|   -0.605|-1055.457|-1055.457|    85.12%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -0.605|   -0.605|-1055.456|-1055.456|    85.12%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -0.605|   -0.605|-1055.756|-1055.756|    85.13%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
|  -0.605|   -0.605|-1055.751|-1055.751|    85.14%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_6_/D    |
|  -0.605|   -0.605|-1055.742|-1055.742|    85.14%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -0.605|   -0.605|-1055.741|-1055.741|    85.14%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -0.605|   -0.605|-1055.738|-1055.738|    85.14%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D    |
|  -0.605|   -0.605|-1055.282|-1055.282|    85.14%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.605|   -0.605|-1055.279|-1055.279|    85.14%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.605|   -0.605|-1055.130|-1055.130|    85.15%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
|  -0.605|   -0.605|-1054.970|-1054.970|    85.15%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.605|   -0.605|-1054.723|-1054.723|    85.15%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
|  -0.605|   -0.605|-1054.713|-1054.713|    85.15%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
|  -0.605|   -0.605|-1053.953|-1053.953|    85.16%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.605|   -0.605|-1053.869|-1053.869|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
|  -0.605|   -0.605|-1053.117|-1053.117|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
|  -0.605|   -0.605|-1052.974|-1052.974|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -0.605|   -0.605|-1052.854|-1052.854|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
|  -0.605|   -0.605|-1052.683|-1052.683|    85.16%|   0:00:02.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.605|   -0.605|-1052.667|-1052.667|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.605|   -0.605|-1052.550|-1052.550|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.605|   -0.605|-1052.135|-1052.135|    85.16%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -0.605|   -0.605|-1052.095|-1052.095|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.605|   -0.605|-1052.092|-1052.092|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
|  -0.605|   -0.605|-1052.081|-1052.081|    85.16%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
|  -0.605|   -0.605|-1051.683|-1051.683|    85.16%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
|  -0.605|   -0.605|-1051.140|-1051.140|    85.17%|   0:00:01.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -0.605|   -0.605|-1051.035|-1051.035|    85.17%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -0.605|   -0.605|-1051.031|-1051.031|    85.17%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
|  -0.605|   -0.605|-1051.031|-1051.031|    85.17%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:50.7 real=0:00:51.0 mem=1669.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:50.8 real=0:00:51.0 mem=1669.4M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.031 Density 85.17
*** Starting refinePlace (0:47:32 mem=1669.4M) ***
Total net bbox length = 5.015e+05 (2.314e+05 2.701e+05) (ext = 3.450e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1669.4MB
Summary Report:
Instances move: 0 (out of 32810 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.015e+05 (2.314e+05 2.701e+05) (ext = 3.450e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1669.4MB
*** Finished refinePlace (0:47:32 mem=1669.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1669.4M)


Density : 0.8517
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1669.4M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.091 Density 85.17
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 352 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:52.2 real=0:00:52.0 mem=1669.4M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.567 -> -0.605 (bump = 0.038)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.091 Density 85.17
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.605|   -0.605|-1051.091|-1051.091|    85.17%|   0:00:00.0| 1669.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.606|   -0.606|-1050.844|-1050.844|    85.17%|   0:00:04.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.604|   -0.604|-1050.877|-1050.877|    85.17%|   0:00:01.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.604|   -0.604|-1050.653|-1050.653|    85.17%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.603|   -0.603|-1050.449|-1050.449|    85.18%|   0:00:01.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.603|   -0.603|-1049.888|-1049.888|    85.19%|   0:00:02.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=1671.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=1671.2M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
*** Starting refinePlace (0:47:45 mem=1671.2M) ***
Total net bbox length = 5.017e+05 (2.315e+05 2.702e+05) (ext = 3.450e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1671.2MB
Summary Report:
Instances move: 0 (out of 32825 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.017e+05 (2.315e+05 2.702e+05) (ext = 3.450e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1671.2MB
*** Finished refinePlace (0:47:45 mem=1671.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1671.2M)


Density : 0.8520
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1671.2M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 354 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.9 real=0:00:10.0 mem=1671.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 3.246%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1636.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:02.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:01.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1671.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1671.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1671.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 354 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1671.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:46:18, real = 0:46:13, mem = 1522.4M, totSessionCpu=0:47:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1520.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1520.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1530.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1530.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.603  | -0.603  |  0.001  |
|           TNS (ns):| -1051.1 | -1051.1 |  0.000  |
|    Violating Paths:|  2269   |  2269   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.197%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1530.4M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1230.09MB/1230.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1230.09MB/1230.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1230.09MB/1230.09MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT)
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 10%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 20%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 30%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 40%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 50%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 60%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 70%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 80%
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT): 90%

Finished Levelizing
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT)

Starting Activity Propagation
2025-Mar-10 17:22:47 (2025-Mar-11 00:22:47 GMT)
2025-Mar-10 17:22:48 (2025-Mar-11 00:22:48 GMT): 10%
2025-Mar-10 17:22:48 (2025-Mar-11 00:22:48 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:22:48 (2025-Mar-11 00:22:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1231.14MB/1231.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:22:48 (2025-Mar-11 00:22:48 GMT)
 ... Calculating switching power
2025-Mar-10 17:22:49 (2025-Mar-11 00:22:49 GMT): 10%
2025-Mar-10 17:22:49 (2025-Mar-11 00:22:49 GMT): 20%
2025-Mar-10 17:22:49 (2025-Mar-11 00:22:49 GMT): 30%
2025-Mar-10 17:22:49 (2025-Mar-11 00:22:49 GMT): 40%
2025-Mar-10 17:22:49 (2025-Mar-11 00:22:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:22:50 (2025-Mar-11 00:22:50 GMT): 60%
2025-Mar-10 17:22:50 (2025-Mar-11 00:22:50 GMT): 70%
2025-Mar-10 17:22:51 (2025-Mar-11 00:22:51 GMT): 80%
2025-Mar-10 17:22:52 (2025-Mar-11 00:22:52 GMT): 90%

Finished Calculating power
2025-Mar-10 17:22:52 (2025-Mar-11 00:22:52 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1231.24MB/1231.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1231.24MB/1231.24MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1231.24MB/1231.24MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:22:52 (2025-Mar-11 00:22:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       94.16325514 	   68.5655%
Total Switching Power:      41.73198649 	   30.3874%
Total Leakage Power:         1.43804241 	    1.0471%
Total Power:               137.33328446
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.73       3.646      0.3901       59.76       43.52
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      38.43       38.09       1.048       77.57       56.48
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              94.16       41.73       1.438       137.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      94.16       41.73       1.438       137.3         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  FE_OFC761_array_out_129_ (BUFFD16): 	    0.1471
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	 0.0002656
* 		Total Cap: 	2.28613e-10 F
* 		Total instances in design: 32825
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1231.50MB/1231.50MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.603  TNS Slack -1051.132 Density 85.20
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    85.20%|        -|  -0.603|-1051.132|   0:00:00.0| 1679.2M|
|    85.20%|        0|  -0.603|-1051.132|   0:00:04.0| 1679.2M|
|    85.20%|       22|  -0.603|-1050.950|   0:00:12.0| 1679.2M|
|    85.12%|       89|  -0.601|-1049.942|   0:00:23.0| 1673.2M|
|    85.06%|     2061|  -0.601|-1049.852|   0:00:14.0| 1678.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.601  TNS Slack -1049.852 Density 85.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 354 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:54.0) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (0:48:56 mem=1643.9M) ***
Total net bbox length = 5.017e+05 (2.315e+05 2.701e+05) (ext = 3.477e+04)
Move report: Detail placement moves 747 insts, mean move: 0.45 um, max move: 4.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0): (366.80, 350.20) --> (364.40, 348.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1643.9MB
Summary Report:
Instances move: 747 (out of 32715 movable)
Mean displacement: 0.45 um
Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0) (366.8, 350.2) -> (364.4, 348.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
Total net bbox length = 5.018e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1643.9MB
*** Finished refinePlace (0:48:57 mem=1643.9M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.601|   -0.601|-1049.852|-1049.852|    85.06%|   0:00:01.0| 1678.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1678.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1678.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 354 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.22MB/1281.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.22MB/1281.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.22MB/1281.22MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT)
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 10%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 20%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 30%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 40%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 50%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 60%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 70%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 80%
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT): 90%

Finished Levelizing
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT)

Starting Activity Propagation
2025-Mar-10 17:23:55 (2025-Mar-11 00:23:55 GMT)
2025-Mar-10 17:23:56 (2025-Mar-11 00:23:56 GMT): 10%
2025-Mar-10 17:23:56 (2025-Mar-11 00:23:56 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1281.65MB/1281.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT)
 ... Calculating switching power
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT): 10%
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT): 20%
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT): 30%
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT): 40%
2025-Mar-10 17:23:57 (2025-Mar-11 00:23:57 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:23:58 (2025-Mar-11 00:23:58 GMT): 60%
2025-Mar-10 17:23:59 (2025-Mar-11 00:23:59 GMT): 70%
2025-Mar-10 17:24:00 (2025-Mar-11 00:24:00 GMT): 80%
2025-Mar-10 17:24:00 (2025-Mar-11 00:24:00 GMT): 90%

Finished Calculating power
2025-Mar-10 17:24:01 (2025-Mar-11 00:24:01 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1281.65MB/1281.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1281.65MB/1281.65MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1281.65MB/1281.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:24:01 (2025-Mar-11 00:24:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       94.00472269 	   68.6131%
Total Switching Power:      41.57574155 	   30.3457%
Total Leakage Power:         1.42652198 	    1.0412%
Total Power:               137.00698666
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.73       3.629      0.3901       59.75       43.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      38.28       37.95       1.036       77.26       56.39
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                 94       41.58       1.427         137         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9         94       41.58       1.427         137         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  FE_OFC761_array_out_129_ (BUFFD16): 	    0.1471
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	 0.0002656
* 		Total Cap: 	2.2753e-10 F
* 		Total instances in design: 32715
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1281.65MB/1281.65MB)

*** Finished Leakage Power Optimization (cpu=0:01:08, real=0:01:07, mem=1522.64M, totSessionCpu=0:49:09).
Extraction called for design 'core' of instances=32715 and nets=34787 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1503.965M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1584.87 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1584.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.03MB/1252.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.03MB/1252.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.03MB/1252.03MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 17:24:08 (2025-Mar-11 00:24:08 GMT)
2025-Mar-10 17:24:09 (2025-Mar-11 00:24:09 GMT): 10%
2025-Mar-10 17:24:09 (2025-Mar-11 00:24:09 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:24:09 (2025-Mar-11 00:24:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1252.80MB/1252.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:24:09 (2025-Mar-11 00:24:09 GMT)
 ... Calculating switching power
2025-Mar-10 17:24:09 (2025-Mar-11 00:24:09 GMT): 10%
2025-Mar-10 17:24:10 (2025-Mar-11 00:24:10 GMT): 20%
2025-Mar-10 17:24:10 (2025-Mar-11 00:24:10 GMT): 30%
2025-Mar-10 17:24:10 (2025-Mar-11 00:24:10 GMT): 40%
2025-Mar-10 17:24:10 (2025-Mar-11 00:24:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:24:10 (2025-Mar-11 00:24:10 GMT): 60%
2025-Mar-10 17:24:11 (2025-Mar-11 00:24:11 GMT): 70%
2025-Mar-10 17:24:12 (2025-Mar-11 00:24:12 GMT): 80%
2025-Mar-10 17:24:13 (2025-Mar-11 00:24:13 GMT): 90%

Finished Calculating power
2025-Mar-10 17:24:13 (2025-Mar-11 00:24:13 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1252.80MB/1252.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.80MB/1252.80MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1252.80MB/1252.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:24:13 (2025-Mar-11 00:24:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       94.00471295 	   68.6131%
Total Switching Power:      41.57574155 	   30.3457%
Total Leakage Power:         1.42652198 	    1.0412%
Total Power:               137.00697693
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.73       3.629      0.3901       59.75       43.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      38.28       37.95       1.036       77.26       56.39
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                 94       41.58       1.427         137         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9         94       41.58       1.427         137         100
Total leakage power = 1.42652 mW
Cell usage statistics:  
Library tcbn65gpluswc , 32715 cells ( 100.000000%) , 1.42652 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1252.86MB/1252.86MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:47:47, real = 0:47:42, mem = 1522.6M, totSessionCpu=0:49:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=1522.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1522.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1532.6M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1524.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1524.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.601  | -0.601  |  0.001  |
|           TNS (ns):| -1049.5 | -1049.5 |  0.000  |
|    Violating Paths:|  2270   |  2270   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.058%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1524.6M
**optDesign ... cpu = 0:47:49, real = 0:47:44, mem = 1522.6M, totSessionCpu=0:49:24 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.9311' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:49:01, real = 0:48:56, mem = 1460.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 100 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 476 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1677 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 2985 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 8782 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 14020 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 14020 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 46735 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign step3.enc
Writing Netlist "step3.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.9311 in step3.enc.dat/scheduling_file.cts
Saving preference file step3.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1460.8M) ***
Saving DEF file ...
Saving rc congestion map step3.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step3.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign step2.enc
Writing Netlist "step2.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.9311 in step2.enc.dat/scheduling_file.cts
Saving preference file step2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1467.6M) ***
Saving DEF file ...
Saving rc congestion map step2.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step2.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign step2.enc
Writing Netlist "step2.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.9311 in step2.enc.dat/scheduling_file.cts
Saving preference file step2.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1466.9M) ***
Saving DEF file ...
Saving rc congestion map step2.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step2.enc.dat.tmp
error deleting "step2.enc.dat": file already exists
<CMD> set_ccopt_property -update_io_latency false
can't read "design": no such variable
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 6320 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1461.6M, init mem=1461.6M)
*info: Placed = 46735         
*info: Unplaced = 0           
Placement Density:98.11%(169138/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1461.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       6320
    Delay constrained sinks:     6320
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=34676  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34676 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 354 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.10% V. EstWL: 4.931460e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 34322 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.495634e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 118545
[NR-eagl] Layer2(M2)(V) length: 2.064976e+05um, number of vias: 161524
[NR-eagl] Layer3(M3)(H) length: 2.316145e+05um, number of vias: 13160
[NR-eagl] Layer4(M4)(V) length: 9.103454e+04um, number of vias: 6181
[NR-eagl] Layer5(M5)(H) length: 3.278978e+04um, number of vias: 4922
[NR-eagl] Layer6(M6)(V) length: 5.937235e+03um, number of vias: 4439
[NR-eagl] Layer7(M7)(H) length: 2.149720e+04um, number of vias: 5311
[NR-eagl] Layer8(M8)(V) length: 2.844360e+04um, number of vias: 0
[NR-eagl] Total length: 6.178145e+05um, number of vias: 314082
[NR-eagl] End Peak syMemory usage = 1473.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.48 seconds
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       6320
    Delay constrained sinks:     6320
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:50:38 mem=1526.7M) ***
Total net bbox length = 5.123e+05 (2.369e+05 2.753e+05) (ext = 3.515e+04)
Density distribution unevenness ratio = 0.408%
Move report: Detail placement moves 19042 insts, mean move: 0.90 um, max move: 12.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1185): (201.80, 202.60) --> (206.80, 195.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1526.7MB
Summary Report:
Instances move: 13574 (out of 32835 movable)
Mean displacement: 0.90 um
Max displacement: 12.20 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1185) (201.8, 202.6) -> (206.8, 195.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 5.189e+05 (2.416e+05 2.773e+05) (ext = 3.514e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1526.7MB
*** Finished refinePlace (0:50:40 mem=1526.7M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2,2.52)                1
      [2.52,3.04)             0
      [3.04,3.56)             0
      [3.56,4.08)            12
      [4.08,4.6)              0
      [4.6,5.12)              1
      [5.12,5.64)             1
      [5.64,6.16)             0
      [6.16,6.68)             0
      [6.68,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (194.708,206.917)    (194.708,199.718)    ccl clock buffer, uid:A1c844 (a lib_cell CKBD16) at (192.200,199.000), in power domain auto-default
           5.4         (211.907,206.917)    (217.308,206.917)    ccl clock buffer, uid:A1c178 (a lib_cell CKBD16) at (214.800,206.200), in power domain auto-default
           5           (309.707,109.718)    (314.707,109.718)    ccl clock buffer, uid:A1c537 (a lib_cell CKBD16) at (312.200,109.000), in power domain auto-default
           3.6         (211.907,206.917)    (211.907,210.518)    ccl clock buffer, uid:A1c167 (a lib_cell CKBD16) at (209.400,209.800), in power domain auto-default
           3.6         (307.108,109.718)    (307.108,113.317)    ccl clock buffer, uid:A1c81d (a lib_cell CKBD16) at (304.600,112.600), in power domain auto-default
           3.6         (211.907,206.917)    (211.907,203.317)    ccl clock buffer, uid:A1c81f (a lib_cell CKBD16) at (209.400,202.600), in power domain auto-default
           3.6         (198.907,296.918)    (198.907,293.317)    ccl clock buffer, uid:A1c7bd (a lib_cell CKBD16) at (196.400,292.600), in power domain auto-default
           3.6         (260.908,109.718)    (260.908,106.118)    ccl clock buffer, uid:A1c82d (a lib_cell CKBD16) at (258.400,105.400), in power domain auto-default
           3.6         (198.907,296.918)    (198.907,300.517)    ccl clock buffer, uid:A1c845 (a lib_cell CKBD16) at (196.400,299.800), in power domain auto-default
           3.6         (194.708,206.917)    (194.708,203.317)    ccl clock buffer, uid:A1c839 (a lib_cell CKBD16) at (192.200,202.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.660pF, leaf=5.679pF, total=6.339pF
      wire capacitance : top=0.000pF, trunk=0.640pF, leaf=4.712pF, total=5.352pF
      wire lengths   : top=0.000um, trunk=3987.305um, leaf=24335.435um, total=28322.740um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.075),top(nil), margined worst slew is leaf(0.090),trunk(0.075),top(nil)
      skew_group clk/CON: insertion delay [min=0.334, max=0.421, avg=0.376, sd=0.019], skew [0.087 vs 0.057*, 84.6% {0.344, 0.373, 0.401}] (wid=0.033 ws=0.017) (gid=0.395 gs=0.077)
    Clock network insertion delays are now [0.334ns, 0.421ns] average 0.376ns std.dev 0.019ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=46855 and nets=38884 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1462.020M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=120, i=0, cg=0, l=0, total=120
  Rebuilding timing graph   cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.660pF, leaf=5.679pF, total=6.339pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.742pF, total=5.387pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3987.305um, leaf=24335.435um, total=28322.740um
  Rebuilding timing graph   sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.090),trunk(0.076),top(nil), margined worst slew is leaf(0.090),trunk(0.076),top(nil)
    skew_group clk/CON: insertion delay [min=0.334, max=0.421, avg=0.377, sd=0.019], skew [0.087 vs 0.057*, 84.6% {0.345, 0.373, 0.402}] (wid=0.033 ws=0.017) (gid=0.396 gs=0.077)
  Clock network insertion delays are now [0.334ns, 0.421ns] average 0.377ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.660pF, leaf=5.679pF, total=6.339pF
      wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.742pF, total=5.387pF
      wire lengths   : top=0.000um, trunk=3987.305um, leaf=24335.435um, total=28322.740um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.076),top(nil), margined worst slew is leaf(0.090),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.334, max=0.421, avg=0.377, sd=0.019], skew [0.087 vs 0.057*, 84.6% {0.345, 0.373, 0.402}] (wid=0.033 ws=0.017) (gid=0.396 gs=0.077)
    Clock network insertion delays are now [0.334ns, 0.421ns] average 0.377ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.660pF, leaf=5.679pF, total=6.339pF
      wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.742pF, total=5.387pF
      wire lengths   : top=0.000um, trunk=3987.305um, leaf=24335.435um, total=28322.740um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.076),top(nil), margined worst slew is leaf(0.090),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.334, max=0.421, avg=0.377, sd=0.019], skew [0.087 vs 0.057*, 84.6% {0.345, 0.373, 0.402}] (wid=0.033 ws=0.017) (gid=0.396 gs=0.077)
    Clock network insertion delays are now [0.334ns, 0.421ns] average 0.377ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.708pF, leaf=4.742pF, total=5.450pF
      wire lengths   : top=0.000um, trunk=4370.910um, leaf=24335.435um, total=28706.345um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.397, avg=0.337, sd=0.023], skew [0.101 vs 0.057*, 84.3% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.363 gs=0.101)
    Clock network insertion delays are now [0.295ns, 0.397ns] average 0.337ns std.dev 0.023ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.708pF, leaf=4.742pF, total=5.450pF
      wire lengths   : top=0.000um, trunk=4370.910um, leaf=24335.435um, total=28706.345um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.397, avg=0.337, sd=0.023], skew [0.101 vs 0.057*, 84.3% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.363 gs=0.101)
    Clock network insertion delays are now [0.295ns, 0.397ns] average 0.337ns std.dev 0.023ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.708pF, leaf=4.742pF, total=5.450pF
      wire lengths   : top=0.000um, trunk=4370.910um, leaf=24335.435um, total=28706.345um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.397, avg=0.337, sd=0.023], skew [0.101 vs 0.057*, 84.3% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.363 gs=0.101)
    Clock network insertion delays are now [0.295ns, 0.397ns] average 0.337ns std.dev 0.023ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.708pF, leaf=4.742pF, total=5.450pF
      wire lengths   : top=0.000um, trunk=4370.910um, leaf=24335.435um, total=28706.345um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.397, avg=0.337, sd=0.023], skew [0.101 vs 0.057*, 84.3% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.363 gs=0.101)
    Clock network insertion delays are now [0.295ns, 0.397ns] average 0.337ns std.dev 0.023ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.708pF, leaf=4.742pF, total=5.450pF
      wire lengths   : top=0.000um, trunk=4370.910um, leaf=24335.435um, total=28706.345um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.397, avg=0.337, sd=0.023], skew [0.101 vs 0.057*, 84.3% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.363 gs=0.101)
    Clock network insertion delays are now [0.295ns, 0.397ns] average 0.337ns std.dev 0.023ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 562 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1195.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1195.200um^2
      gate capacitance : top=0.000pF, trunk=0.652pF, leaf=5.679pF, total=6.331pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=4.747pF, total=5.426pF
      wire lengths   : top=0.000um, trunk=4195.510um, leaf=24366.105um, total=28561.615um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.090),trunk(0.104),top(nil), margined worst slew is leaf(0.090),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.382, avg=0.336, sd=0.022], skew [0.087 vs 0.057*, 84.8% {0.305, 0.334, 0.362}] (wid=0.050 ws=0.019) (gid=0.360 gs=0.098)
    Clock network insertion delays are now [0.295ns, 0.382ns] average 0.336ns std.dev 0.022ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=4.747pF, total=5.427pF
      wire lengths   : top=0.000um, trunk=4200.842um, leaf=24367.970um, total=28568.812um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.100),top(nil), margined worst slew is leaf(0.103),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.318, max=0.382, avg=0.365, sd=0.011], skew [0.064 vs 0.057*, 97.8% {0.339, 0.367, 0.382}] (wid=0.049 ws=0.020) (gid=0.360 gs=0.074)
    Clock network insertion delays are now [0.318ns, 0.382ns] average 0.365ns std.dev 0.011ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 128 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=119, i=0, cg=0, l=0, total=119
          cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
          gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
          wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
          wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
          sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=119, i=0, cg=0, l=0, total=119
    cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
    gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
    wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
    wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
    sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
    skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
  Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=119, i=0, cg=0, l=0, total=119
          cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
          gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
          wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
          wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
          sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.691pF, leaf=4.747pF, total=5.438pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=46854 and nets=38883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1462.023M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=119, i=0, cg=0, l=0, total=119
  Rebuilding timing graph   cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.692pF, leaf=4.747pF, total=5.439pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
  Rebuilding timing graph   sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
    skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
  Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1029.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1029.240um^2
      gate capacitance : top=0.000pF, trunk=0.567pF, leaf=5.679pF, total=6.246pF
      wire capacitance : top=0.000pF, trunk=0.692pF, leaf=4.747pF, total=5.439pF
      wire lengths   : top=0.000um, trunk=4270.742um, leaf=24367.970um, total=28638.712um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.382, avg=0.367, sd=0.009], skew [0.056 vs 0.057, 97.8% {0.340, 0.369, 0.382}] (wid=0.054 ws=0.024) (gid=0.360 gs=0.070)
    Clock network insertion delays are now [0.326ns, 0.382ns] average 0.367ns std.dev 0.009ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=6.246pF fall=6.223pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=6.184pF fall=6.163pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
      gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=4.748pF, total=5.437pF
      wire lengths   : top=0.000um, trunk=4257.785um, leaf=24371.990um, total=28629.775um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.398, avg=0.382, sd=0.006], skew [0.043 vs 0.057, 100% {0.355, 0.382, 0.398}] (wid=0.052 ws=0.020) (gid=0.367 gs=0.049)
    Clock network insertion delays are now [0.355ns, 0.398ns] average 0.382ns std.dev 0.006ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3826.86 -> 3977}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
      gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=4.748pF, total=5.437pF
      wire lengths   : top=0.000um, trunk=4257.785um, leaf=24371.990um, total=28629.775um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.398, avg=0.382, sd=0.006], skew [0.043 vs 0.057, 100% {0.355, 0.382, 0.398}] (wid=0.052 ws=0.020) (gid=0.367 gs=0.049)
    Clock network insertion delays are now [0.355ns, 0.398ns] average 0.382ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
      gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=4.748pF, total=5.437pF
      wire lengths   : top=0.000um, trunk=4257.785um, leaf=24371.990um, total=28629.775um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.398, avg=0.382, sd=0.006], skew [0.043 vs 0.057, 100% {0.355, 0.382, 0.398}] (wid=0.052 ws=0.020) (gid=0.367 gs=0.049)
    Clock network insertion delays are now [0.355ns, 0.398ns] average 0.382ns std.dev 0.006ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3826.86 -> 3977}
  Improving insertion delay done.
  Total capacitance is (rise=11.621pF fall=11.600pF), of which (rise=5.437pF fall=5.437pF) is wire, and (rise=6.184pF fall=6.163pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:51:05 mem=1527.3M) ***
Total net bbox length = 5.191e+05 (2.416e+05 2.775e+05) (ext = 3.484e+04)
Density distribution unevenness ratio = 0.631%
Move report: Detail placement moves 2501 insts, mean move: 4.61 um, max move: 65.40 um
	Max move on inst (FILLER_9597): (425.80, 249.40) --> (396.40, 213.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1527.3MB
Summary Report:
Instances move: 541 (out of 26395 movable)
Mean displacement: 4.82 um
Max displacement: 23.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1907_0) (425.8, 359.2) -> (425.8, 382.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1527.3MB
*** Finished refinePlace (0:51:05 mem=1527.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:51:06 mem=1527.3M) ***
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Density distribution unevenness ratio = 0.143%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1527.3MB
Summary Report:
Instances move: 0 (out of 32834 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1527.3MB
*** Finished refinePlace (0:51:06 mem=1527.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       120 (unrouted=120, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 34675 (unrouted=0, trialRouted=34675, noStatus=0, routed=0, fixed=0)
(Not counting 4088 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=46854 and nets=38883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1528.797M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 120 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 120 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 17:30:16 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 38881 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1251.55 (MB), peak = 1339.14 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 17:30:41 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 17:30:42 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.67%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.72%
#
#  120 nets (0.31%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1253.62 (MB), peak = 1339.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1280.91 (MB), peak = 1339.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.23 (MB), peak = 1339.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4088 (skipped).
#Total number of selected nets for routing = 120.
#Total number of unselected nets (but routable) for routing = 34675 (skipped).
#Total number of nets in the design = 38883.
#
#34675 skipped nets do not have any wires.
#120 routable nets have only global wires.
#120 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                120               0  
#------------------------------------------------
#        Total                120               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                120                354           34321  
#-------------------------------------------------------------------
#        Total                120                354           34321  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      9(0.04%)   (0.04%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     11(0.05%)   (0.05%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     20(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 120
#Total wire length = 28797 um.
#Total half perimeter of net bounding box = 11894 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 45 um.
#Total wire length on LAYER M3 = 18411 um.
#Total wire length on LAYER M4 = 10332 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15397
#Up-Via Summary (total 15397):
#           
#-----------------------
#  Metal 1         6558
#  Metal 2         5519
#  Metal 3         3316
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 15397 
#
#Total number of involved priority nets 120
#Maximum src to sink distance for priority net 410.0
#Average of max src_to_sink distance for priority net 92.4
#Average of ave src_to_sink distance for priority net 55.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1285.44 (MB), peak = 1339.14 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.97 (MB), peak = 1339.14 (MB)
#Start Track Assignment.
#Done with 4333 horizontal wires in 2 hboxes and 2493 vertical wires in 2 hboxes.
#Done with 58 horizontal wires in 2 hboxes and 29 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 120
#Total wire length = 31902 um.
#Total half perimeter of net bounding box = 11894 um.
#Total wire length on LAYER M1 = 3228 um.
#Total wire length on LAYER M2 = 37 um.
#Total wire length on LAYER M3 = 18344 um.
#Total wire length on LAYER M4 = 10285 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15397
#Up-Via Summary (total 15397):
#           
#-----------------------
#  Metal 1         6558
#  Metal 2         5519
#  Metal 3         3316
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 15397 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.18 (MB), peak = 1339.14 (MB)
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 42.88 (MB)
#Total memory = 1271.22 (MB)
#Peak memory = 1339.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.3% of the total area was rechecked for DRC, and 81.9% required routing.
#    number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1289.67 (MB), peak = 1339.14 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.78 (MB), peak = 1339.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 120
#Total wire length = 29928 um.
#Total half perimeter of net bounding box = 11894 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 1712 um.
#Total wire length on LAYER M3 = 16476 um.
#Total wire length on LAYER M4 = 11721 um.
#Total wire length on LAYER M5 = 4 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 18006
#Total number of multi-cut vias = 114 (  0.6%)
#Total number of single cut vias = 17892 ( 99.4%)
#Up-Via Summary (total 18006):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6421 ( 98.3%)       114 (  1.7%)       6535
#  Metal 2        6134 (100.0%)         0 (  0.0%)       6134
#  Metal 3        5335 (100.0%)         0 (  0.0%)       5335
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                17892 ( 99.4%)       114 (  0.6%)      18006 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = -3.16 (MB)
#Total memory = 1268.06 (MB)
#Peak memory = 1339.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = -3.16 (MB)
#Total memory = 1268.06 (MB)
#Peak memory = 1339.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 47.12 (MB)
#Total memory = 1248.38 (MB)
#Peak memory = 1339.14 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 17:31:24 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 120 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          12
        50.000     100.000          88
       100.000     150.000           8
       150.000     200.000           5
       200.000     250.000           3
       250.000     300.000           1
       300.000     350.000           2
       350.000     400.000           0
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          10
        0.000      20.000          49
       20.000      40.000          39
       40.000      60.000          15
       60.000      80.000           4
       80.000     100.000           2
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net mac_array_instance/CTS_74 (65 terminals)
    Guided length:  max path =    48.712um, total =   225.153um
    Routed length:  max path =    98.800um, total =   260.100um
    Deviation:      max path =   102.823%,  total =    15.522%

    Net CTS_213 (75 terminals)
    Guided length:  max path =    69.543um, total =   270.425um
    Routed length:  max path =   131.800um, total =   323.100um
    Deviation:      max path =    89.524%,  total =    19.479%

    Net CTS_266 (74 terminals)
    Guided length:  max path =    51.415um, total =   228.453um
    Routed length:  max path =    94.600um, total =   275.980um
    Deviation:      max path =    83.993%,  total =    20.804%

    Net CTS_256 (55 terminals)
    Guided length:  max path =    50.315um, total =   175.495um
    Routed length:  max path =    87.200um, total =   214.140um
    Deviation:      max path =    73.308%,  total =    22.021%

    Net CTS_220 (66 terminals)
    Guided length:  max path =    51.330um, total =   218.407um
    Routed length:  max path =    87.000um, total =   257.660um
    Deviation:      max path =    69.492%,  total =    17.972%

    Net CTS_244 (61 terminals)
    Guided length:  max path =    64.085um, total =   259.225um
    Routed length:  max path =   103.800um, total =   297.420um
    Deviation:      max path =    61.972%,  total =    14.734%

    Net CTS_249 (57 terminals)
    Guided length:  max path =    56.510um, total =   214.923um
    Routed length:  max path =    90.600um, total =   256.540um
    Deviation:      max path =    60.326%,  total =    19.364%

    Net CTS_224 (55 terminals)
    Guided length:  max path =    60.280um, total =   227.150um
    Routed length:  max path =    95.400um, total =   280.000um
    Deviation:      max path =    58.261%,  total =    23.267%

    Net CTS_211 (87 terminals)
    Guided length:  max path =    62.920um, total =   276.192um
    Routed length:  max path =    99.200um, total =   338.920um
    Deviation:      max path =    57.661%,  total =    22.712%

    Net ofifo_inst/CTS_13 (56 terminals)
    Guided length:  max path =    66.740um, total =   237.322um
    Routed length:  max path =   104.000um, total =   269.200um
    Deviation:      max path =    55.829%,  total =    13.432%

Set FIXED routing status on 120 net(s)
Set FIXED placed status on 119 instance(s)
Net route status summary:
  Clock:       120 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=120)
  Non-clock: 34675 (unrouted=34675, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4088 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 120  numPreroutedWires = 18612
[NR-eagl] Read numTotalNets=34795  numIgnoredNets=120
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 34675 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 335 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.09% V. EstWL: 4.905900e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 34340 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 5.393340e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 118760
[NR-eagl] Layer2(M2)(V) length: 1.948512e+05um, number of vias: 158044
[NR-eagl] Layer3(M3)(H) length: 2.286104e+05um, number of vias: 19645
[NR-eagl] Layer4(M4)(V) length: 1.035287e+05um, number of vias: 7643
[NR-eagl] Layer5(M5)(H) length: 4.853035e+04um, number of vias: 5057
[NR-eagl] Layer6(M6)(V) length: 1.077034e+04um, number of vias: 4356
[NR-eagl] Layer7(M7)(H) length: 2.137950e+04um, number of vias: 5300
[NR-eagl] Layer8(M8)(V) length: 2.854400e+04um, number of vias: 0
[NR-eagl] Total length: 6.362300e+05um, number of vias: 318805
End of congRepair (cpu=0:00:01.5, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=46854 and nets=38883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1507.309M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.092        0.093      1.003       0.020        0.020      1.000      1.001         0.999
    S->S Wire Len.       um        145.632      146.529      1.006     111.194      111.022      1.000      0.998         1.001
    S->S Wire Res.       Ohm       168.767      170.406      1.010     123.431      123.339      1.000      0.999         1.001
    S->S Wire Res./um    Ohm         1.237        1.247      1.008       0.613        0.640      1.000      1.043         0.958
    Total Wire Len.      um        223.540      226.040      1.011     177.352      178.245      1.000      1.005         0.995
    Trans. Time          ns          0.067        0.067      1.005       0.033        0.033      1.000      1.006         0.994
    Wire Cap.            fF         36.080       36.303      1.006      28.334       28.381      1.000      1.002         0.998
    Wire Cap./um         fF          0.130        0.129      0.994       0.073        0.072      1.000      0.994         1.006
    Wire Delay           ns          0.006        0.006      1.009       0.005        0.005      1.000      1.000         1.000
    Wire Skew            ns          0.004        0.004      1.009       0.005        0.005      1.000      1.006         0.994
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.079        0.079      1.006       0.016        0.016      1.000      1.004         0.995
    S->S Wire Len.       um         99.806      101.093      1.013      78.160       78.902      1.000      1.009         0.990
    S->S Wire Res.       Ohm       120.617      120.745      1.001      86.108       87.326      0.999      1.013         0.985
    S->S Wire Res./um    Ohm         1.367        1.321      0.966       0.375        0.310      0.952      0.786         1.152
    Total Wire Len.      um        314.008      319.420      1.017     100.963      102.618      1.000      1.016         0.983
    Trans. Time          ns          0.074        0.074      1.009       0.010        0.010      0.998      1.010         0.987
    Wire Cap.            fF         50.875       51.961      1.021      16.512       16.640      0.999      1.006         0.991
    Wire Cap./um         fF          0.162        0.163      1.005       0.003        0.002      0.716      0.495         1.037
    Wire Delay           ns          0.007        0.007      1.000       0.007        0.007      0.999      1.010         0.989
    Wire Skew            ns          0.005        0.005      1.035       0.002        0.002      0.989      1.045         0.936
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.090        0.089      0.992      0.007         0.007      0.987      0.967         1.008
    S->S Wire Len.       um         40.845       50.915      1.247     21.536        25.353      0.855      1.007         0.726
    S->S Wire Res.       Ohm        66.594       73.787      1.108     29.657        33.575      0.831      0.941         0.734
    S->S Wire Res./um    Ohm         1.716        1.501      0.875      0.298         0.198      0.822      0.546         1.239
    Total Wire Len.      um        229.924      241.540      1.051     64.553        68.875      0.992      1.058         0.930
    Trans. Time          ns          0.088        0.088      1.004      0.010         0.011      0.991      1.020         0.962
    Wire Cap.            fF         44.791       44.079      0.984     12.841        12.646      0.993      0.978         1.008
    Wire Cap./um         fF          0.194        0.182      0.938      0.009         0.005      0.886      0.542         1.448
    Wire Delay           ns          0.003        0.005      1.348      0.002         0.002      0.765      0.926         0.632
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c81f/I                          -33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c822/I                           -6.250
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c821/I                           -4.444
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c81e/I                           -4.348
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c7b1/I        -1.923
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.200um        1.599         0.282         0.451
    M3                           457.178um    466.000um        1.599         0.282         0.451
    M4                           660.523um    663.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.894%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------
    Route Sink Pin                                                             Difference (%)
    -----------------------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c554/I                                            42.857
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c540/I                                            37.500
    ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c542/I        28.571
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c54f/I                                            25.000
    kmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c16a/I                             -22.222
    -----------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      19.200um       1.599         0.282         0.451
    M3                           1574.512um    1618.000um       1.599         0.282         0.451
    M4                           1565.572um    1557.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.399%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------------------------------------
    Route Sink Pin                                      Difference (%)
    ------------------------------------------------------------------
    kmem_instance/memory6_reg_21_/CP                       -911.111
    ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/CP       -866.667
    psum_mem_instance/memory1_reg_150_/CP                  -833.333
    psum_mem_instance/memory3_reg_156_/CP                  -728.571
    kmem_instance/memory3_reg_60_/CP                       -727.273
    ------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       15.400um       1.787         0.272         0.487
    M2                               0.000um     1691.800um       1.599         0.282         0.451
    M3                           11867.872um    14391.600um       1.599         0.282         0.451
    M4                           12504.118um     9500.800um       1.599         0.282         0.451
    M5                               0.000um        3.600um       1.599         0.282         0.450
    Preferred Layer Adherence      100.000%        93.318%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_249:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      57            12.800um         57
    M3                   117.420um      57           127.400um         52
    M4                    97.502um      82            91.600um         46
    -------------------------------------------------------------------------
    Totals               214.000um     196           230.000um        155
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.101ns       0.105ns         -             -
    S->WS Wire Len.       46.910um      86.800um         -             -
    S->WS Wire Res.       72.065Ohm    117.739Ohm        -             -
    Wire Cap.             40.903fF      41.943fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_140_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_140_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1c556.
    Driver fanout: 56.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: CTS_224:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      55             7.200um         54
    M3                   117.275um      55           152.200um         54
    M4                   109.875um      82            90.600um         52
    -------------------------------------------------------------------------
    Totals               226.000um     192           249.000um        160
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.101ns       0.105ns         -             -
    S->WS Wire Len.       41.455um      55.400um         -             -
    S->WS Wire Res.       66.127Ohm     80.557Ohm        -             -
    Wire Cap.             42.149fF      45.599fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_31_/CP.
    Post-route worst sink: ofifo_inst/col_idx_5__fifo_instance/q5_reg_7_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1c533.
    Driver fanout: 54.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: CTS_211:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      87            31.400um         87
    M3                   123.830um      87           177.200um         77
    M4                   152.363um     131            96.600um         61
    -------------------------------------------------------------------------
    Totals               275.000um     305           304.000um        225
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.101ns       0.105ns         -             -
    S->WS Wire Len.       57.097um      92.200um         -             -
    S->WS Wire Res.       95.155Ohm    138.617Ohm        -             -
    Wire Cap.             56.448fF      57.352fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_42_/CP.
    Post-route worst sink: kmem_instance/memory3_reg_4_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1c16b.
    Driver fanout: 86.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      14          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      24          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    6263         98%       ER       120         91%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      69          1%        -         5          4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      33          1%        -         7          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    6004        100%       ER       130        100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    5167        100%       ER       168        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
      gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
      wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
      wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.354, max=0.402, avg=0.383, sd=0.007], skew [0.048 vs 0.057, 100% {0.355, 0.384, 0.402}] (wid=0.053 ws=0.021) (gid=0.365 gs=0.046)
    Clock network insertion delays are now [0.354ns, 0.402ns] average 0.383ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1645.97 CPU=0:00:04.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1646.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=119, i=0, cg=0, l=0, total=119
      Rebuilding timing graph   cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
      Rebuilding timing graph   sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=119, i=0, cg=0, l=0, total=119
        cell areas     : b=911.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=911.880um^2
        gate capacitance : top=0.000pF, trunk=0.505pF, leaf=5.679pF, total=6.184pF
        wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
        wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
        sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Transition  : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 120, tested: 120, violation detected: 4, cannot run: 1, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            3          3
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.480um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=119, i=0, cg=0, l=0, total=119
          cell areas     : b=918.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.360um^2
          gate capacitance : top=0.000pF, trunk=0.509pF, leaf=5.679pF, total=6.188pF
          wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
          wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
          sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
          skew_group clk/CON: insertion delay [min=0.355, max=0.399, avg=0.383, sd=0.007], skew [0.044 vs 0.057, 100% {0.355, 0.384, 0.399}] (wid=0.053 ws=0.021) (gid=0.365 gs=0.046)
        Clock network insertion delays are now [0.355ns, 0.399ns] average 0.383ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:52:31 mem=1516.4M) ***
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Density distribution unevenness ratio = 0.593%
Move report: Detail placement moves 2 insts, mean move: 3.60 um, max move: 6.40 um
	Max move on inst (FILLER_5450): (100.60, 101.80) --> (101.60, 107.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1522.9MB
Summary Report:
Instances move: 1 (out of 26395 movable)
Mean displacement: 0.80 um
Max displacement: 0.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/FE_OCPC2252_q_temp_68_) (101.6, 107.2) -> (102.4, 107.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1522.9MB
*** Finished refinePlace (0:52:31 mem=1522.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:52:32 mem=1522.9M) ***
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Density distribution unevenness ratio = 0.141%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1527.2MB
Summary Report:
Instances move: 0 (out of 32834 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.221e+05 (2.434e+05 2.787e+05) (ext = 3.484e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1527.2MB
*** Finished refinePlace (0:52:32 mem=1527.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 8 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=46854 and nets=38883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1516.410M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=119, i=0, cg=0, l=0, total=119
      Rebuilding timing graph   cell areas     : b=918.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.360um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.509pF, leaf=5.679pF, total=6.188pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
      Rebuilding timing graph   sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:       120 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=120)
  Non-clock: 34675 (unrouted=0, trialRouted=34675, noStatus=0, routed=0, fixed=0)
(Not counting 4088 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=918.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.360um^2
      gate capacitance : top=0.000pF, trunk=0.509pF, leaf=5.679pF, total=6.188pF
      wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
      wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
      sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.355, max=0.399, avg=0.383, sd=0.007], skew [0.044 vs 0.057, 100% {0.355, 0.384, 0.399}] (wid=0.053 ws=0.021) (gid=0.365 gs=0.046)
    Clock network insertion delays are now [0.355ns, 0.399ns] average 0.383ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         119     918.360
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             119     918.360
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4324.400
  Leaf      25603.200
  Total     29927.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.509    0.701     1.210
  Leaf     5.679    4.672    10.351
  Total    6.188    5.373    11.561
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  6320     5.679     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.099               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.355     0.399     0.044       0.057         0.021           0.018           0.383        0.007     100% {0.355, 0.384, 0.399}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.355ns, 0.399ns] average 0.383ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=119, i=0, cg=0, l=0, total=119
  cell areas     : b=918.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.360um^2
  gate capacitance : top=0.000pF, trunk=0.509pF, leaf=5.679pF, total=6.188pF
  wire capacitance : top=0.000pF, trunk=0.701pF, leaf=4.672pF, total=5.373pF
  wire lengths   : top=0.000um, trunk=4324.400um, leaf=25603.200um, total=29927.600um
  sink capacitance : count=6320, total=5.679pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
  skew_group clk/CON: insertion delay [min=0.355, max=0.399, avg=0.383, sd=0.007], skew [0.044 vs 0.057, 100% {0.355, 0.384, 0.399}] (wid=0.053 ws=0.021) (gid=0.365 gs=0.046)
Clock network insertion delays are now [0.355ns, 0.399ns] average 0.383ns std.dev 0.007ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,0.200), in power domain auto-default. Achieved capacitance of 0.084pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1507.8M, totSessionCpu=0:52:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1507.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1507.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1507.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1579.66 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1579.7M) ***
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:52:44 mem=1579.7M)
** Profile ** Overall slacks :  cpu=0:00:05.0, mem=1579.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1579.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.640  |
|           TNS (ns):| -1059.2 |
|    Violating Paths:|  2364   |
|          All Paths:|  8648   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.591%
       (98.647% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1579.7M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1522.4M, totSessionCpu=0:52:45 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32834

Instance distribution across the VT partitions:

 LVT : inst = 14128 (43.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14128 (43.0%)

 HVT : inst = 18706 (57.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18706 (57.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1522.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1522.4M) ***
*** Starting optimizing excluded clock nets MEM= 1522.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1522.4M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.640
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 120 nets with fixed/cover wires excluded.
Info: 120 clock nets excluded from IPO operation.
*info: 120 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -1059.211 Density 98.65
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.640|   -0.640|-1059.137|-1059.211|    98.65%|   0:00:01.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -0.633|   -0.633|-1057.641|-1057.715|    98.65%|   0:00:00.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -0.633|   -0.633|-1057.547|-1057.621|    98.65%|   0:00:02.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -0.633|   -0.633|-1057.469|-1057.544|    98.65%|   0:00:05.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_19_/D   |
|  -0.633|   -0.633|-1057.445|-1057.520|    98.64%|   0:00:02.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
|  -0.633|   -0.633|-1057.441|-1057.516|    98.64%|   0:00:00.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
|  -0.633|   -0.633|-1057.441|-1057.516|    98.64%|   0:00:02.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_/D    |
|  -0.633|   -0.633|-1057.441|-1057.516|    98.64%|   0:00:02.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -0.633|   -0.633|-1056.942|-1057.016|    98.64%|   0:00:01.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_3_/D   |
|  -0.633|   -0.633|-1056.802|-1056.876|    98.64%|   0:00:00.0| 1744.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_2_/D    |
|  -0.633|   -0.633|-1056.363|-1056.437|    98.64%|   0:00:00.0| 1763.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.633|   -0.633|-1056.326|-1056.400|    98.64%|   0:00:01.0| 1763.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D   |
|  -0.633|   -0.633|-1056.324|-1056.398|    98.64%|   0:00:00.0| 1763.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D   |
|  -0.633|   -0.633|-1056.324|-1056.398|    98.64%|   0:00:00.0| 1763.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_53_/D                                           |
|  -0.633|   -0.633|-1056.324|-1056.398|    98.64%|   0:00:00.0| 1763.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.0 real=0:00:16.0 mem=1763.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:17.0 mem=1763.6M) ***
** GigaOpt Optimizer WNS Slack -0.633 TNS Slack -1056.398 Density 98.64
*** Starting refinePlace (0:53:12 mem=1779.7M) ***
Total net bbox length = 5.221e+05 (2.435e+05 2.787e+05) (ext = 3.484e+04)
Density distribution unevenness ratio = 0.393%
Density distribution unevenness ratio = 0.390%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1779.7MB
Summary Report:
Instances move: 0 (out of 32712 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.221e+05 (2.435e+05 2.787e+05) (ext = 3.484e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1779.7MB
*** Finished refinePlace (0:53:12 mem=1779.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1779.7M)


Density : 0.9864
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1779.7M) ***
** GigaOpt Optimizer WNS Slack -0.633 TNS Slack -1056.398 Density 98.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 120 constrained nets 
Layer 7 has 335 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:19.8 real=0:00:20.0 mem=1779.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 120 nets with fixed/cover wires excluded.
Info: 120 clock nets excluded from IPO operation.
*info: 120 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.633 TNS Slack -1056.398 Density 98.64
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.633|   -0.633|-1056.324|-1056.398|    98.64%|   0:00:00.0| 1745.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -0.622|   -0.622|-1055.085|-1055.160|    98.64%|   0:00:04.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_17_/D  |
|  -0.617|   -0.617|-1054.705|-1054.779|    98.64%|   0:00:02.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_17_/D  |
|  -0.617|   -0.617|-1053.614|-1053.688|    98.64%|   0:00:01.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_17_/D  |
|  -0.615|   -0.615|-1053.137|-1053.211|    98.64%|   0:00:02.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
|  -0.615|   -0.615|-1053.062|-1053.136|    98.64%|   0:00:01.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_17_/D  |
|  -0.615|   -0.615|-1053.037|-1053.111|    98.64%|   0:00:03.0| 1747.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -182.766 } { -0.183 } { 1543 } { 7622 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 39 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.455|   -0.455| -722.396| -731.630|    98.64%|   0:00:18.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.450|   -0.450| -721.674| -730.908|    98.64%|   0:00:05.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
|  -0.449|   -0.449| -721.482| -730.716|    98.64%|   0:00:01.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.449|   -0.449| -721.459| -730.693|    98.64%|   0:00:01.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.445|   -0.445| -721.468| -730.702|    98.64%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_13_/D  |
|  -0.440|   -0.440| -721.268| -730.502|    98.64%|   0:00:02.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.440|   -0.440| -720.372| -729.606|    98.64%|   0:00:01.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.440|   -0.440| -720.289| -729.523|    98.64%|   0:00:06.0| 1790.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 42 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.576| -436.669| -482.306|    98.64%|   0:00:11.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.349|   -0.576| -436.404| -482.040|    98.64%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.346|   -0.576| -436.164| -481.800|    98.64%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.344|   -0.576| -435.667| -481.303|    98.64%|   0:00:02.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.338|   -0.576| -433.405| -479.042|    98.64%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.338|   -0.576| -433.094| -478.730|    98.64%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.336|   -0.576| -433.055| -478.692|    98.64%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -0.336|   -0.576| -432.922| -478.559|    98.64%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.337|   -0.576| -432.781| -478.417|    98.63%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
|  -0.337|   -0.577| -432.782| -478.418|    98.63%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=1816.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.577|   -0.577| -45.636| -478.418|    98.63%|   0:00:00.0| 1816.0M|   WC_VIEW|  default| out[23]                                            |
|  -0.484|   -0.484| -45.528| -478.310|    98.63%|   0:00:01.0| 1816.0M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1816.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:05 mem=1816.0M) ***
** GigaOpt Optimizer WNS Slack -0.484 TNS Slack -478.310 Density 98.63
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.484  TNS Slack -478.310 Density 98.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.63%|        -|  -0.484|-478.310|   0:00:00.0| 1816.0M|
|    98.54%|       70|  -0.484|-478.034|   0:00:02.0| 1816.0M|
|    97.41%|     1790|  -0.484|-480.616|   0:00:15.0| 1816.0M|
|    97.39%|       33|  -0.484|-480.617|   0:00:01.0| 1816.0M|
|    97.39%|        3|  -0.484|-480.619|   0:00:00.0| 1816.0M|
|    97.39%|        0|  -0.484|-480.619|   0:00:00.0| 1816.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.484  TNS Slack -480.619 Density 97.39
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 201 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:18.3) (real = 0:00:18.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1815.97M, totSessionCpu=0:54:41).
*** Starting refinePlace (0:54:41 mem=1832.0M) ***
Total net bbox length = 5.241e+05 (2.448e+05 2.793e+05) (ext = 3.483e+04)
Density distribution unevenness ratio = 0.695%
Density distribution unevenness ratio = 2.257%
Move report: Timing Driven Placement moves 46135 insts, mean move: 3.97 um, max move: 83.60 um
	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/FE_USKC2351_CTS_16): (256.20, 357.40) --> (197.80, 382.60)
	Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1856.5MB
Density distribution unevenness ratio = 2.263%
Move report: Detail placement moves 40888 insts, mean move: 1.72 um, max move: 26.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8134_0): (422.00, 263.80) --> (425.20, 287.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1856.5MB
Summary Report:
Instances move: 32368 (out of 32710 movable)
Mean displacement: 4.11 um
Max displacement: 83.80 um (Instance: ofifo_inst/col_idx_3__fifo_instance/FE_USKC2351_CTS_16) (256.2, 357.4) -> (197.6, 382.6)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 5.397e+05 (2.700e+05 2.697e+05) (ext = 3.477e+04)
Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 1856.5MB
*** Finished refinePlace (0:54:57 mem=1856.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1856.5M)


Density : 0.9770
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=1856.5M) ***
** GigaOpt Optimizer WNS Slack -0.484 TNS Slack -519.085 Density 97.70
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.396|   -0.484|-473.571| -519.085|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -0.383|   -0.484|-470.600| -516.114|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_13_/D  |
|  -0.367|   -0.484|-467.418| -512.931|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_13_/D  |
|  -0.354|   -0.484|-464.783| -510.296|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.350|   -0.484|-464.230| -509.744|    97.70%|   0:00:02.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -0.351|   -0.484|-463.491| -509.004|    97.70%|   0:00:01.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -0.347|   -0.484|-463.395| -508.908|    97.70%|   0:00:02.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.343|   -0.484|-463.314| -508.828|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_13_/D  |
|  -0.343|   -0.484|-462.807| -508.320|    97.70%|   0:00:02.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_13_/D  |
|  -0.341|   -0.484|-462.779| -508.292|    97.70%|   0:00:00.0| 1856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.341|   -0.484|-462.776| -508.289|    97.69%|   0:00:03.0| 1850.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.330|   -0.511|-418.592| -469.461|    97.69%|   0:00:09.0| 1845.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.322|   -0.511|-418.534| -469.402|    97.69%|   0:00:00.0| 1845.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
|  -0.313|   -0.511|-418.207| -469.075|    97.68%|   0:00:01.0| 1845.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/D                                           |
|  -0.311|   -0.511|-418.996| -469.865|    97.67%|   0:00:01.0| 1845.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.309|   -0.511|-415.583| -466.451|    97.67%|   0:00:00.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.308|   -0.511|-415.032| -465.900|    97.67%|   0:00:02.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.308|   -0.511|-414.241| -465.109|    97.67%|   0:00:02.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.308|   -0.511|-413.878| -464.746|    97.64%|   0:00:01.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
|  -0.308|   -0.511|-413.812| -464.680|    97.63%|   0:00:01.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 20 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.549|-392.606| -445.984|    97.63%|   0:00:08.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -0.305|   -0.549|-392.605| -445.983|    97.63%|   0:00:02.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.304|   -0.549|-392.605| -445.983|    97.63%|   0:00:00.0| 1845.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.7 real=0:00:37.0 mem=1845.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.549|   -0.549| -53.378| -445.983|    97.63%|   0:00:00.0| 1845.1M|   WC_VIEW|  default| out[23]                                            |
|  -0.549|   -0.549| -53.378| -445.983|    97.63%|   0:00:00.0| 1845.1M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1845.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.0 real=0:00:38.0 mem=1845.1M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -445.983 Density 97.63
*** Starting refinePlace (0:55:37 mem=1845.1M) ***
Total net bbox length = 5.415e+05 (2.706e+05 2.709e+05) (ext = 3.477e+04)
Density distribution unevenness ratio = 1.178%
Density distribution unevenness ratio = 1.800%
Move report: Timing Driven Placement moves 45490 insts, mean move: 2.90 um, max move: 86.40 um
	Max move on inst (FE_USKC2366_CTS_234): (123.40, 242.20) --> (82.00, 287.20)
	Runtime: CPU: 0:00:13.4 REAL: 0:00:13.0 MEM: 1871.6MB
Density distribution unevenness ratio = 1.804%
Move report: Detail placement moves 40664 insts, mean move: 1.55 um, max move: 21.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4650_0): (300.60, 258.40) --> (311.00, 247.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1871.6MB
Summary Report:
Instances move: 31897 (out of 32749 movable)
Mean displacement: 3.12 um
Max displacement: 86.00 um (Instance: FE_USKC2366_CTS_234) (123.4, 242.2) -> (82.4, 287.2)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 5.349e+05 (2.682e+05 2.667e+05) (ext = 3.469e+04)
Runtime: CPU: 0:00:14.6 REAL: 0:00:14.0 MEM: 1871.6MB
*** Finished refinePlace (0:55:51 mem=1871.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1871.6M)


Density : 0.9775
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:16.2 real=0:00:15.0 mem=1871.6M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -454.799 Density 97.75
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.342|   -0.549|-401.424| -454.799|    97.75%|   0:00:00.0| 1871.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -0.327|   -0.549|-411.183| -464.558|    97.75%|   0:00:07.0| 1869.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/CP                                          |
|  -0.327|   -0.549|-411.183| -464.558|    97.75%|   0:00:00.0| 1869.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1869.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.549|   -0.549| -53.375| -464.558|    97.75%|   0:00:01.0| 1869.5M|   WC_VIEW|  default| out[23]                                            |
|  -0.549|   -0.549| -53.375| -464.558|    97.75%|   0:00:00.0| 1869.5M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1869.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.5 real=0:00:08.0 mem=1869.5M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -464.558 Density 97.75
*** Starting refinePlace (0:56:01 mem=1869.5M) ***
Total net bbox length = 5.349e+05 (2.682e+05 2.667e+05) (ext = 3.469e+04)
Density distribution unevenness ratio = 1.083%
Density distribution unevenness ratio = 2.276%
Move report: Timing Driven Placement moves 44928 insts, mean move: 2.49 um, max move: 48.00 um
	Max move on inst (mac_array_instance/FE_OFC792_q_temp_127_): (113.40, 134.20) --> (69.00, 137.80)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1871.6MB
Density distribution unevenness ratio = 2.282%
Move report: Detail placement moves 41409 insts, mean move: 2.15 um, max move: 35.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1121): (307.20, 254.80) --> (313.60, 226.00)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1871.6MB
Summary Report:
Instances move: 31770 (out of 32747 movable)
Mean displacement: 3.06 um
Max displacement: 47.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4650_0) (311, 247.6) -> (301.6, 285.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.100e+05 (2.418e+05 2.682e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1871.6MB
*** Finished refinePlace (0:56:18 mem=1871.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1871.6M)


Density : 0.9775
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=1871.6M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -459.992 Density 97.75
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.340|   -0.549|-406.631| -459.992|    97.75%|   0:00:00.0| 1871.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
|  -0.334|   -0.549|-407.891| -461.252|    97.75%|   0:00:02.0| 1871.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1871.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.549|   -0.549| -53.361| -461.252|    97.75%|   0:00:01.0| 1871.6M|   WC_VIEW|  default| out[23]                                            |
|  -0.549|   -0.549| -53.361| -461.252|    97.75%|   0:00:00.0| 1871.6M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1871.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=1871.6M) ***
*** Starting refinePlace (0:56:22 mem=1871.6M) ***
Total net bbox length = 5.100e+05 (2.418e+05 2.682e+05) (ext = 3.468e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1871.6MB
Summary Report:
Instances move: 0 (out of 32747 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.100e+05 (2.418e+05 2.682e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1871.6MB
*** Finished refinePlace (0:56:23 mem=1871.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1871.6M)


Density : 0.9775
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:00.0 mem=1871.6M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -461.252 Density 97.75
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:06 real=0:03:06 mem=1871.6M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -461.252 Density 97.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.334|   -0.549|-407.891| -461.252|    97.75%|   0:00:00.0| 1829.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.334|   -0.549|-406.586| -459.947|    97.75%|   0:00:07.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.334|   -0.549|-406.337| -459.698|    97.75%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.334|   -0.549|-404.509| -457.870|    97.74%|   0:00:04.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_15_/D   |
|  -0.334|   -0.549|-404.489| -457.850|    97.74%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_15_/D   |
|  -0.334|   -0.549|-402.405| -455.766|    97.70%|   0:00:07.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.334|   -0.549|-402.386| -455.747|    97.70%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.334|   -0.549|-401.097| -454.458|    97.71%|   0:00:01.0| 1829.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.334|   -0.549|-395.210| -448.572|    97.70%|   0:00:12.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -0.334|   -0.549|-393.808| -447.169|    97.71%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -0.334|   -0.549|-393.194| -446.555|    97.70%|   0:00:04.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.334|   -0.549|-391.835| -445.196|    97.68%|   0:00:04.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
|  -0.334|   -0.549|-389.102| -442.463|    97.68%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
|  -0.334|   -0.549|-417.775| -471.136|    97.63%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -0.334|   -0.549|-425.042| -478.403|    97.54%|   0:00:10.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
|  -0.334|   -0.549|-424.190| -477.552|    97.53%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
|  -0.334|   -0.549|-423.841| -477.203|    97.53%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
|  -0.334|   -0.549|-422.353| -475.714|    97.52%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_8_/D    |
|  -0.334|   -0.549|-419.919| -473.281|    97.52%|   0:00:03.0| 1867.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -0.334|   -0.549|-419.824| -473.185|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -0.334|   -0.549|-418.679| -472.040|    97.52%|   0:00:02.0| 1867.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
|  -0.334|   -0.549|-418.296| -471.658|    97.52%|   0:00:04.0| 1867.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.334|   -0.549|-416.237| -469.598|    97.52%|   0:00:03.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.334|   -0.549|-416.218| -469.579|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.334|   -0.549|-416.144| -469.505|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.334|   -0.549|-415.368| -468.730|    97.52%|   0:00:03.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -0.334|   -0.549|-411.868| -465.229|    97.52%|   0:00:02.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
|  -0.334|   -0.549|-411.224| -464.585|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
|  -0.334|   -0.549|-410.873| -464.234|    97.52%|   0:00:01.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
|  -0.334|   -0.549|-410.474| -463.835|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
|  -0.334|   -0.549|-409.362| -462.723|    97.52%|   0:00:03.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.334|   -0.549|-408.940| -462.301|    97.52%|   0:00:04.0| 1829.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_61_/D                |
|  -0.334|   -0.549|-408.910| -462.271|    97.52%|   0:00:00.0| 1829.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_61_/D                |
|  -0.334|   -0.549|-408.670| -462.031|    97.52%|   0:00:04.0| 1829.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_16_/D   |
|  -0.334|   -0.549|-408.474| -461.836|    97.52%|   0:00:01.0| 1829.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_16_/D  |
|  -0.334|   -0.549|-408.206| -461.567|    97.52%|   0:00:05.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
|  -0.334|   -0.549|-408.193| -461.554|    97.52%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
|  -0.334|   -0.549|-407.749| -461.110|    97.52%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_11_/D  |
|  -0.334|   -0.549|-406.932| -460.293|    97.52%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.334|   -0.549|-406.923| -460.285|    97.52%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.334|   -0.549|-406.885| -460.246|    97.52%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.334|   -0.549|-406.762| -460.123|    97.52%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|  -0.334|   -0.549|-406.688| -460.049|    97.52%|   0:00:05.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_14_/D  |
|  -0.334|   -0.549|-406.678| -460.039|    97.52%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_14_/D  |
|  -0.334|   -0.549|-406.656| -460.017|    97.52%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D   |
|  -0.334|   -0.549|-406.375| -459.736|    97.52%|   0:00:03.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.334|   -0.549|-406.234| -459.595|    97.52%|   0:00:02.0| 1867.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_2_/D                 |
|  -0.334|   -0.549|-406.195| -459.556|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_14_/D  |
|  -0.334|   -0.549|-406.195| -459.556|    97.52%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:01:54 mem=1867.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:55 real=0:01:54 mem=1867.2M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -459.556 Density 97.52
*** Starting refinePlace (0:58:24 mem=1883.2M) ***
Total net bbox length = 5.102e+05 (2.419e+05 2.682e+05) (ext = 3.468e+04)
Density distribution unevenness ratio = 1.261%
Density distribution unevenness ratio = 2.180%
Move report: Timing Driven Placement moves 44809 insts, mean move: 2.68 um, max move: 36.80 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1121): (313.60, 226.00) --> (307.40, 256.60)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1883.2MB
Density distribution unevenness ratio = 2.186%
Move report: Detail placement moves 40566 insts, mean move: 1.84 um, max move: 25.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1121): (307.40, 256.60) --> (316.80, 240.40)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1883.2MB
Summary Report:
Instances move: 31600 (out of 32740 movable)
Mean displacement: 2.95 um
Max displacement: 41.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC1943_FE_RN_1615_0) (209.2, 236.8) -> (198.2, 267.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.037e+05 (2.390e+05 2.647e+05) (ext = 3.471e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1883.2MB
*** Finished refinePlace (0:58:40 mem=1883.2M) ***
Finished re-routing un-routed nets (0:00:00.1 1883.2M)


Density : 0.9752
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:18.4 real=0:00:19.0 mem=1883.2M) ***
** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -454.618 Density 97.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:14 real=0:02:14 mem=1883.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 120  numPreroutedWires = 18630
[NR-eagl] Read numTotalNets=34819  numIgnoredNets=120
[NR-eagl] There are 123 clock nets ( 123 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34576 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 123 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 300 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 4.471740e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 123 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 6.120000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 34276 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.02% V. EstWL: 5.193936e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 118797
[NR-eagl] Layer2(M2)(V) length: 1.805190e+05um, number of vias: 153587
[NR-eagl] Layer3(M3)(H) length: 2.169090e+05um, number of vias: 21221
[NR-eagl] Layer4(M4)(V) length: 1.038054e+05um, number of vias: 8785
[NR-eagl] Layer5(M5)(H) length: 5.516545e+04um, number of vias: 5236
[NR-eagl] Layer6(M6)(V) length: 1.075070e+04um, number of vias: 4532
[NR-eagl] Layer7(M7)(H) length: 1.963940e+04um, number of vias: 5377
[NR-eagl] Layer8(M8)(V) length: 2.564880e+04um, number of vias: 0
[NR-eagl] Total length: 6.124532e+05um, number of vias: 317535
[NR-eagl] End Peak syMemory usage = 1680.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.76 seconds
Extraction called for design 'core' of instances=46878 and nets=34931 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1674.801M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1765.77 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1765.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |   122   |     1   |      1  |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  97.52  |            |           |
|     2   |   122   |     1   |      1  |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  97.52  |   0:00:00.0|    1842.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 269 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1842.1M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.363 -> -0.372 (bump = 0.009)
Begin: GigaOpt postEco optimization
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -487.738 Density 97.52
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.347|   -0.595|-437.422| -487.738|    97.52%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.338|   -0.595|-436.756| -487.073|    97.52%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.334|   -0.595|-436.309| -486.625|    97.51%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.334|   -0.595|-436.046| -486.362|    97.51%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.334|   -0.595|-436.046| -486.362|    97.51%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1876.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -0.595| -50.316| -486.362|    97.51%|   0:00:00.0| 1876.4M|   WC_VIEW|  default| out[23]                                            |
|  -0.595|   -0.595| -50.316| -486.362|    97.51%|   0:00:00.0| 1876.4M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1876.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1876.4M) ***
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -486.362 Density 97.51
*** Starting refinePlace (0:59:05 mem=1876.4M) ***
Total net bbox length = 5.037e+05 (2.390e+05 2.647e+05) (ext = 3.471e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1876.4MB
Summary Report:
Instances move: 0 (out of 32739 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.037e+05 (2.390e+05 2.647e+05) (ext = 3.471e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1876.4MB
*** Finished refinePlace (0:59:05 mem=1876.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1876.4M)


Density : 0.9751
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1876.4M) ***
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -486.362 Density 97.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=1876.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.363 -> -0.360 (bump = -0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -454.519 -> -486.262
Begin: GigaOpt TNS recovery
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -486.362 Density 97.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.334|   -0.595|-436.046| -486.362|    97.51%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.334|   -0.595|-435.782| -486.098|    97.51%|   0:00:02.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_15_/D  |
|  -0.334|   -0.595|-435.665| -485.981|    97.50%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_16_/D   |
|  -0.334|   -0.595|-435.566| -485.882|    97.50%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -0.334|   -0.595|-435.529| -485.845|    97.50%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
|  -0.334|   -0.595|-435.464| -485.780|    97.50%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_15_/D   |
|  -0.334|   -0.595|-435.163| -485.480|    97.50%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_12_/D   |
|  -0.334|   -0.595|-435.145| -485.461|    97.50%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_12_/D   |
|  -0.334|   -0.595|-434.977| -485.294|    97.50%|   0:00:02.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/D                                           |
|  -0.334|   -0.595|-434.836| -485.152|    97.51%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -0.334|   -0.595|-434.666| -484.982|    97.51%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
|  -0.334|   -0.595|-434.748| -485.064|    97.52%|   0:00:04.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.334|   -0.595|-434.546| -484.862|    97.52%|   0:00:02.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_46_/D                                         |
|  -0.334|   -0.595|-434.405| -484.721|    97.52%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.334|   -0.595|-434.163| -484.479|    97.52%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
|  -0.334|   -0.595|-434.141| -484.457|    97.52%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
|  -0.334|   -0.595|-433.294| -483.610|    97.53%|   0:00:02.0| 1876.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_1_/D                                          |
|  -0.334|   -0.595|-432.612| -482.928|    97.53%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.334|   -0.595|-432.520| -482.836|    97.53%|   0:00:01.0| 1876.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_6_/D    |
|  -0.334|   -0.595|-432.382| -482.698|    97.53%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_10_/D  |
|  -0.334|   -0.595|-432.218| -482.534|    97.53%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -0.334|   -0.595|-431.667| -481.983|    97.53%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_37_/D                                         |
|  -0.334|   -0.595|-431.357| -481.673|    97.53%|   0:00:02.0| 1895.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory2_reg_69_/D                |
|  -0.334|   -0.595|-431.396| -481.712|    97.53%|   0:00:02.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -0.334|   -0.595|-431.235| -481.551|    97.54%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory5_reg_63_/D                |
|  -0.334|   -0.595|-431.213| -481.529|    97.54%|   0:00:00.0| 1895.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory5_reg_63_/D                |
|  -0.334|   -0.595|-430.652| -480.968|    97.54%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.334|   -0.595|-430.091| -480.408|    97.54%|   0:00:03.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_7_/D   |
|  -0.334|   -0.595|-429.954| -480.270|    97.54%|   0:00:01.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
|  -0.334|   -0.595|-429.866| -480.182|    97.54%|   0:00:02.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.334|   -0.595|-429.866| -480.182|    97.54%|   0:00:00.0| 1895.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.0 real=0:00:37.0 mem=1895.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -0.595| -50.316| -480.182|    97.54%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[23]                                            |
|  -0.595|   -0.595| -49.949| -479.815|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[12]                                            |
|  -0.595|   -0.595| -49.709| -479.575|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[57]                                            |
|  -0.595|   -0.595| -49.386| -479.252|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[50]                                            |
|  -0.595|   -0.595| -49.348| -479.214|    97.55%|   0:00:01.0| 1895.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.595|   -0.595| -49.287| -479.153|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[128]                                           |
|  -0.595|   -0.595| -49.266| -479.132|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[103]                                           |
|  -0.595|   -0.595| -49.213| -479.079|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[114]                                           |
|  -0.595|   -0.595| -48.915| -478.781|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[81]                                            |
|  -0.595|   -0.595| -48.744| -478.610|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[149]                                           |
|  -0.595|   -0.595| -48.715| -478.581|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[101]                                           |
|  -0.595|   -0.595| -48.685| -478.551|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[150]                                           |
|  -0.595|   -0.595| -48.637| -478.502|    97.55%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[102]                                           |
|  -0.595|   -0.595| -48.592| -478.458|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[28]                                            |
|  -0.595|   -0.595| -48.283| -478.149|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[95]                                            |
|  -0.595|   -0.595| -48.169| -478.035|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[29]                                            |
|  -0.595|   -0.595| -48.119| -477.985|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[67]                                            |
|  -0.595|   -0.595| -48.029| -477.895|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[36]                                            |
|  -0.595|   -0.595| -47.972| -477.837|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[63]                                            |
|  -0.595|   -0.595| -47.972| -477.837|    97.56%|   0:00:00.0| 1895.5M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1895.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.7 real=0:00:38.0 mem=1895.5M) ***
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -477.837 Density 97.56
*** Starting refinePlace (0:59:48 mem=1895.5M) ***
Total net bbox length = 5.038e+05 (2.391e+05 2.647e+05) (ext = 3.471e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1895.5MB
Summary Report:
Instances move: 0 (out of 32739 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.038e+05 (2.391e+05 2.647e+05) (ext = 3.471e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1895.5MB
*** Finished refinePlace (0:59:48 mem=1895.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1895.5M)


Density : 0.9756
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1895.5M) ***
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -477.837 Density 97.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:39.5 real=0:00:39.0 mem=1895.5M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.149%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -477.837 Density 97.56
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.334|   -0.595|-429.866| -477.837|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
|  -0.334|   -0.595|-427.609| -475.581|    97.56%|   0:00:01.0| 1893.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_15_/D  |
|  -0.334|   -0.595|-427.609| -475.581|    97.56%|   0:00:01.0| 1893.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.334|   -0.595|-427.609| -475.581|    97.56%|   0:00:01.0| 1893.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.334|   -0.595|-427.609| -475.581|    97.56%|   0:00:01.0| 1893.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.334|   -0.595|-427.609| -475.581|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:04.0 mem=1893.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -0.595| -47.972| -475.581|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  default| out[23]                                            |
|  -0.595|   -0.595| -47.972| -475.581|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  default| out[81]                                            |
|  -0.595|   -0.595| -47.972| -475.581|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  default| out[32]                                            |
|  -0.595|   -0.595| -47.972| -475.581|    97.56%|   0:00:00.0| 1893.5M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1893.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=1893.5M) ***
** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -475.581 Density 97.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1893.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:07:18, real = 0:07:16, mem = 1693.5M, totSessionCpu=0:59:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=1693.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1693.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1701.5M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1701.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.334  | -0.595  |
|           TNS (ns):|-475.578 |-427.606 | -47.972 |
|    Violating Paths:|  2933   |  2773   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.503%
       (97.559% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1701.5M
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.91MB/1380.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.91MB/1380.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.91MB/1380.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT)
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 10%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 20%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 30%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 40%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 50%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 60%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 70%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 80%
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT): 90%

Finished Levelizing
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT)

Starting Activity Propagation
2025-Mar-10 17:39:03 (2025-Mar-11 00:39:03 GMT)
2025-Mar-10 17:39:04 (2025-Mar-11 00:39:04 GMT): 10%
2025-Mar-10 17:39:04 (2025-Mar-11 00:39:04 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1381.60MB/1381.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT)
 ... Calculating switching power
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT): 10%
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT): 20%
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT): 30%
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT): 40%
2025-Mar-10 17:39:05 (2025-Mar-11 00:39:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:39:06 (2025-Mar-11 00:39:06 GMT): 60%
2025-Mar-10 17:39:07 (2025-Mar-11 00:39:07 GMT): 70%
2025-Mar-10 17:39:08 (2025-Mar-11 00:39:08 GMT): 80%
2025-Mar-10 17:39:08 (2025-Mar-11 00:39:08 GMT): 90%

Finished Calculating power
2025-Mar-10 17:39:09 (2025-Mar-11 00:39:09 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1381.60MB/1381.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1381.60MB/1381.60MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1381.60MB/1381.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:39:09 (2025-Mar-11 00:39:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.62973125 	   65.3273%
Total Switching Power:      49.80313478 	   33.6698%
Total Leakage Power:         1.48340257 	    1.0029%
Total Power:               147.91626882
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.21       3.566       0.373       58.15       39.31
Macro                                  0           0     0.07037     0.07037     0.04757
IO                                     0           0           0           0           0
Combinational                      37.16       36.61       1.004       74.78       50.55
Clock (Combinational)              5.261       9.625     0.03572       14.92       10.09
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.63        49.8       1.483       147.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.63        49.8       1.483       147.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.261       9.625     0.03572       14.92       10.09
-----------------------------------------------------------------------------------------
Total                              5.261       9.625     0.03572       14.92       10.09
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC2308_CTS_208 (CKBD16): 	    0.1509
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	 0.0002656
* 		Total Cap: 	2.33744e-10 F
* 		Total instances in design: 46877
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14020
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1382.09MB/1382.09MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.595  TNS Slack -475.581 Density 97.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.56%|        -|  -0.595|-475.581|   0:00:00.0| 1850.3M|
|    97.56%|        0|  -0.595|-475.581|   0:00:04.0| 1850.3M|
|    97.56%|        0|  -0.595|-475.581|   0:00:14.0| 1850.3M|
|    97.50%|       71|  -0.595|-475.293|   0:00:25.0| 1842.6M|
|    97.36%|     1778|  -0.595|-472.511|   0:00:14.0| 1845.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.595  TNS Slack -472.511 Density 97.36
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:58.7) (real = 0:00:59.0) **
Executing incremental physical updates
*** Starting refinePlace (1:01:05 mem=1811.5M) ***
Total net bbox length = 5.037e+05 (2.393e+05 2.644e+05) (ext = 3.471e+04)
Density distribution unevenness ratio = 1.168%
Density distribution unevenness ratio = 2.002%
Move report: Timing Driven Placement moves 43934 insts, mean move: 2.23 um, max move: 57.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/U9): (30.60, 319.60) --> (39.80, 271.00)
	Runtime: CPU: 0:00:11.1 REAL: 0:00:11.0 MEM: 1811.5MB
Density distribution unevenness ratio = 2.006%
Move report: Detail placement moves 38983 insts, mean move: 1.43 um, max move: 19.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4769_0): (349.80, 245.80) --> (348.20, 227.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1811.5MB
Summary Report:
Instances move: 31431 (out of 32655 movable)
Mean displacement: 2.58 um
Max displacement: 57.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/U9) (30.6, 319.6) -> (39.4, 271)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 5.279e+05 (2.664e+05 2.615e+05) (ext = 3.470e+04)
Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 1811.5MB
*** Finished refinePlace (1:01:18 mem=1811.5M) ***
Checking setup slack degradation ...
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -0.595|-472.511| -472.511|    97.36%|   0:00:00.0| 1845.8M|   WC_VIEW|  default| out[23]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1845.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1845.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 243 constrained nets 
Layer 7 has 268 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1477.72MB/1477.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1477.72MB/1477.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1477.72MB/1477.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT)
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 10%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 20%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 30%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 40%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 50%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 60%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 70%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 80%
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 90%

Finished Levelizing
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT)

Starting Activity Propagation
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT)
2025-Mar-10 17:40:28 (2025-Mar-11 00:40:28 GMT): 10%
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1478.16MB/1478.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT)
 ... Calculating switching power
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT): 10%
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT): 20%
2025-Mar-10 17:40:29 (2025-Mar-11 00:40:29 GMT): 30%
2025-Mar-10 17:40:30 (2025-Mar-11 00:40:30 GMT): 40%
2025-Mar-10 17:40:30 (2025-Mar-11 00:40:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:40:30 (2025-Mar-11 00:40:30 GMT): 60%
2025-Mar-10 17:40:31 (2025-Mar-11 00:40:31 GMT): 70%
2025-Mar-10 17:40:32 (2025-Mar-11 00:40:32 GMT): 80%
2025-Mar-10 17:40:33 (2025-Mar-11 00:40:33 GMT): 90%

Finished Calculating power
2025-Mar-10 17:40:33 (2025-Mar-11 00:40:33 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1478.16MB/1478.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1478.16MB/1478.16MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1478.16MB/1478.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:40:33 (2025-Mar-11 00:40:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.40954955 	   65.3911%
Total Switching Power:      49.55542631 	   33.6117%
Total Leakage Power:         1.47022157 	    0.9972%
Total Power:               147.43519761
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.21       3.555      0.3728       58.14       39.44
Macro                                  0           0     0.07037     0.07037     0.04773
IO                                     0           0           0           0           0
Combinational                      36.93       36.38      0.9913        74.3        50.4
Clock (Combinational)              5.261       9.624     0.03572       14.92       10.12
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.41       49.56        1.47       147.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.41       49.56        1.47       147.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.261       9.624     0.03572       14.92       10.12
-----------------------------------------------------------------------------------------
Total                              5.261       9.624     0.03572       14.92       10.12
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC2308_CTS_208 (CKBD16): 	    0.1509
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	 0.0002656
* 		Total Cap: 	2.32447e-10 F
* 		Total instances in design: 46793
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14020
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1478.16MB/1478.16MB)

*** Finished Leakage Power Optimization (cpu=0:01:24, real=0:01:24, mem=1693.43M, totSessionCpu=1:01:30).
Extraction called for design 'core' of instances=46793 and nets=34846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1674.754M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1753.67 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1753.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.04MB/1405.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.14MB/1405.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.14MB/1405.14MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 17:40:41 (2025-Mar-11 00:40:41 GMT)
2025-Mar-10 17:40:42 (2025-Mar-11 00:40:42 GMT): 10%
2025-Mar-10 17:40:42 (2025-Mar-11 00:40:42 GMT): 20%

Finished Activity Propagation
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1405.72MB/1405.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT)
 ... Calculating switching power
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT): 10%
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT): 20%
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT): 30%
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT): 40%
2025-Mar-10 17:40:43 (2025-Mar-11 00:40:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 17:40:44 (2025-Mar-11 00:40:44 GMT): 60%
2025-Mar-10 17:40:45 (2025-Mar-11 00:40:45 GMT): 70%
2025-Mar-10 17:40:45 (2025-Mar-11 00:40:45 GMT): 80%
2025-Mar-10 17:40:46 (2025-Mar-11 00:40:46 GMT): 90%

Finished Calculating power
2025-Mar-10 17:40:46 (2025-Mar-11 00:40:46 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1405.72MB/1405.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.72MB/1405.72MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1405.72MB/1405.72MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 17:40:46 (2025-Mar-11 00:40:46 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/step1.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.40963878 	   65.3912%
Total Switching Power:      49.55542631 	   33.6116%
Total Leakage Power:         1.47022157 	    0.9972%
Total Power:               147.43528683
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.21       3.555      0.3728       58.14       39.44
Macro                                  0           0     0.07037     0.07037     0.04773
IO                                     0           0           0           0           0
Combinational                      36.93       36.38      0.9913        74.3        50.4
Clock (Combinational)              5.261       9.624     0.03572       14.92       10.12
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.41       49.56        1.47       147.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.41       49.56        1.47       147.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.261       9.624     0.03572       14.92       10.12
-----------------------------------------------------------------------------------------
Total                              5.261       9.624     0.03572       14.92       10.12
-----------------------------------------------------------------------------------------
Total leakage power = 1.47022 mW
Cell usage statistics:  
Library tcbn65gpluswc , 46793 cells ( 100.000000%) , 1.47022 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1406.30MB/1406.30MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:04, real = 0:09:02, mem = 1693.4M, totSessionCpu=1:01:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1693.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1693.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.4M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1695.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1695.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.334  | -0.595  |
|           TNS (ns):|-472.354 |-424.337 | -48.017 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.300%
       (97.355% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1695.4M
**optDesign ... cpu = 0:09:06, real = 0:09:04, mem = 1693.4M, totSessionCpu=1:01:45 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 22 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:11:24, real = 0:11:20, mem = 1628.5M, totSessionCpu=1:01:45 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.5M, totSessionCpu=1:01:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1634.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 624
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 624
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:01:48 mem=1634.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:00:13.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:00:13.9 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [83460 node(s), 137966 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:00:16.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=1:01:58 mem=1634.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1634.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1642.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1644.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1644.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1644.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.334  | -0.595  |
|           TNS (ns):|-472.354 |-424.337 | -48.017 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.448  | -0.131  | -0.448  |
|           TNS (ns):|-836.595 | -23.526 |-822.899 |
|    Violating Paths:|  3981   |   452   |  3727   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.300%
       (97.355% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1650.6M, totSessionCpu=1:02:02 **
*info: Run optDesign holdfix with 1 thread.
Info: 120 nets with fixed/cover wires excluded.
Info: 243 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:15.0 real=0:00:16.0 totSessionCpu=1:02:03 mem=1856.1M density=97.355% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4484
      TNS :    -836.5953
      #VP :         3981
  Density :      97.355%
------------------------------------------------------------------------------------------
 cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:02:03 mem=1856.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4484
      TNS :    -836.5953
      #VP :         3981
  Density :      97.355%
------------------------------------------------------------------------------------------
 cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=1:02:04 mem=1856.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=1:02:04 mem=1856.1M density=97.355% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4969 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:02:04 mem=1856.1M density=97.355%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1685.4M, totSessionCpu=1:02:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1685.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1685.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:00:22.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-1:0-1.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:07.3, mem=1695.4M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1687.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1687.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.334  | -0.595  |
|           TNS (ns):|-472.354 |-424.337 | -48.017 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.448  | -0.131  | -0.448  |
|           TNS (ns):|-836.595 | -23.526 |-822.899 |
|    Violating Paths:|  3981   |   452   |  3727   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.300%
       (97.355% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1687.4M
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1685.4M, totSessionCpu=1:02:13 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> zoomIn
<CMD> zoomIn
<CMD> saveDesign step3.enc
Writing Netlist "step3.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.9311 in step3.enc.dat/scheduling_file.cts
Saving preference file step3.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1685.4M) ***
Saving DEF file ...
Saving rc congestion map step3.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step3.enc.dat.tmp
error deleting "step3.enc.dat": file already exists

*** Memory Usage v#1 (Current mem = 1629.156M, initial mem = 149.258M) ***
