# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sources_1/new/accelerator.v" \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sources_1/new/convolver.v" \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sources_1/new/pooler.v" \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sources_1/new/quantizer.v" \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sources_1/new/relu.v" \
"../../../../../Efficient-FPGA-CNN-Accelerator-main/Efficient-FPGA-CNN-Accelerator-main/E_FPGA_ACCELERATOR_CNN.srcs/sim_1/new/accelerator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
