{"vcs1":{"timestamp_begin":1747361911.678938117, "rt":4.67, "ut":4.75, "st":0.32}}
{"vcselab":{"timestamp_begin":1747361916.400947876, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747361916.636949249, "rt":0.28, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747361911.272787184}
{"VCS_COMP_START_TIME": 1747361911.272787184}
{"VCS_COMP_END_TIME": 1747361917.020637586}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/adder.v ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 450224}}
{"vcselab": {"peak_mem": 161872}}
