<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Uhp Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_uhp-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Uhp Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___u_h_p.xhtml">USB Host Port</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> hardware registers.  
 <a href="struct_uhp.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2uhp_8h_source.xhtml">uhp.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a1242f8d8919647b6271a80587d4ee48c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a1242f8d8919647b6271a80587d4ee48c">UHP_HCREVISION</a></td></tr>
<tr class="memdesc:a1242f8d8919647b6271a80587d4ee48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x00) OHCI Revision Number Register  <a href="#a1242f8d8919647b6271a80587d4ee48c">More...</a><br /></td></tr>
<tr class="separator:a1242f8d8919647b6271a80587d4ee48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb406b754b191af35e818a4ce3862949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#adb406b754b191af35e818a4ce3862949">UHP_HCCONTROL</a></td></tr>
<tr class="memdesc:adb406b754b191af35e818a4ce3862949"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x04) HC Operating Mode Register  <a href="#adb406b754b191af35e818a4ce3862949">More...</a><br /></td></tr>
<tr class="separator:adb406b754b191af35e818a4ce3862949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae617e4f577e1b46049b98dcdb01deb9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#ae617e4f577e1b46049b98dcdb01deb9b">UHP_HCCOMMANDSTATUS</a></td></tr>
<tr class="memdesc:ae617e4f577e1b46049b98dcdb01deb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x08) HC Command and Status Register  <a href="#ae617e4f577e1b46049b98dcdb01deb9b">More...</a><br /></td></tr>
<tr class="separator:ae617e4f577e1b46049b98dcdb01deb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ce4ec6fbfab856005b993179c5d59f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a87ce4ec6fbfab856005b993179c5d59f">UHP_HCINTERRUPTSTATUS</a></td></tr>
<tr class="memdesc:a87ce4ec6fbfab856005b993179c5d59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x0C) HC Interrupt and Status Register  <a href="#a87ce4ec6fbfab856005b993179c5d59f">More...</a><br /></td></tr>
<tr class="separator:a87ce4ec6fbfab856005b993179c5d59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b906e7cb18f6e90ed29504bad36015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#ad1b906e7cb18f6e90ed29504bad36015">UHP_HCINTERRUPTENABLE</a></td></tr>
<tr class="memdesc:ad1b906e7cb18f6e90ed29504bad36015"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x10) HC Interrupt Enable Register  <a href="#ad1b906e7cb18f6e90ed29504bad36015">More...</a><br /></td></tr>
<tr class="separator:ad1b906e7cb18f6e90ed29504bad36015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65caf44b7db5a4a0ec062c6f5f6cb250"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a65caf44b7db5a4a0ec062c6f5f6cb250">UHP_HCINTERRUPTDISABLE</a></td></tr>
<tr class="memdesc:a65caf44b7db5a4a0ec062c6f5f6cb250"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x14) HC Interrupt Disable Register  <a href="#a65caf44b7db5a4a0ec062c6f5f6cb250">More...</a><br /></td></tr>
<tr class="separator:a65caf44b7db5a4a0ec062c6f5f6cb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e429ec71a190bec84c7514b36afbd7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a7e429ec71a190bec84c7514b36afbd7e">UHP_HCHCCA</a></td></tr>
<tr class="memdesc:a7e429ec71a190bec84c7514b36afbd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x18) HC HCCA Address Register  <a href="#a7e429ec71a190bec84c7514b36afbd7e">More...</a><br /></td></tr>
<tr class="separator:a7e429ec71a190bec84c7514b36afbd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776e158e878f13e305f9e381209b690a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a776e158e878f13e305f9e381209b690a">UHP_HCPERIODCURRENTED</a></td></tr>
<tr class="memdesc:a776e158e878f13e305f9e381209b690a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x1C) HC Current Periodic Register  <a href="#a776e158e878f13e305f9e381209b690a">More...</a><br /></td></tr>
<tr class="separator:a776e158e878f13e305f9e381209b690a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9de906492b88354182583a802988b0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#ac9de906492b88354182583a802988b0d">UHP_HCCONTROLHEADED</a></td></tr>
<tr class="memdesc:ac9de906492b88354182583a802988b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x20) HC Head Control Register  <a href="#ac9de906492b88354182583a802988b0d">More...</a><br /></td></tr>
<tr class="separator:ac9de906492b88354182583a802988b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd12b7eb168ac26b5005e73f7b23ed84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#abd12b7eb168ac26b5005e73f7b23ed84">UHP_HCCONTROLCURRENTED</a></td></tr>
<tr class="memdesc:abd12b7eb168ac26b5005e73f7b23ed84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x24) HC Current Control Register  <a href="#abd12b7eb168ac26b5005e73f7b23ed84">More...</a><br /></td></tr>
<tr class="separator:abd12b7eb168ac26b5005e73f7b23ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5a8c227cc25d8350cad064e5685a5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a1b5a8c227cc25d8350cad064e5685a5d">UHP_HCBULKHEADED</a></td></tr>
<tr class="memdesc:a1b5a8c227cc25d8350cad064e5685a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x28) HC Head Bulk Register  <a href="#a1b5a8c227cc25d8350cad064e5685a5d">More...</a><br /></td></tr>
<tr class="separator:a1b5a8c227cc25d8350cad064e5685a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77eaa64ceb10dfec4e59f49baf5cb461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a77eaa64ceb10dfec4e59f49baf5cb461">UHP_HCBULKCURRENTED</a></td></tr>
<tr class="memdesc:a77eaa64ceb10dfec4e59f49baf5cb461"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x2C) HC Current Bulk Register  <a href="#a77eaa64ceb10dfec4e59f49baf5cb461">More...</a><br /></td></tr>
<tr class="separator:a77eaa64ceb10dfec4e59f49baf5cb461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696d9120efcd833a6bfb813033d3568c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a696d9120efcd833a6bfb813033d3568c">UHP_HCDONEHEAD</a></td></tr>
<tr class="memdesc:a696d9120efcd833a6bfb813033d3568c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x30) HC Head Done Register  <a href="#a696d9120efcd833a6bfb813033d3568c">More...</a><br /></td></tr>
<tr class="separator:a696d9120efcd833a6bfb813033d3568c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc135d65e2209b82974e52b299fd623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a1cc135d65e2209b82974e52b299fd623">UHP_HCFMINTERVAL</a></td></tr>
<tr class="memdesc:a1cc135d65e2209b82974e52b299fd623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x34) HC Frame Interval Register  <a href="#a1cc135d65e2209b82974e52b299fd623">More...</a><br /></td></tr>
<tr class="separator:a1cc135d65e2209b82974e52b299fd623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38dc66c76d21f550f64e535cbd496772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a38dc66c76d21f550f64e535cbd496772">UHP_HCFMREMAINING</a></td></tr>
<tr class="memdesc:a38dc66c76d21f550f64e535cbd496772"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x38) HC Frame Remaining Register  <a href="#a38dc66c76d21f550f64e535cbd496772">More...</a><br /></td></tr>
<tr class="separator:a38dc66c76d21f550f64e535cbd496772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ece034d2329c638d32cb983886c6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#af8ece034d2329c638d32cb983886c6f8">UHP_HCFMNUMBER</a></td></tr>
<tr class="memdesc:af8ece034d2329c638d32cb983886c6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x3C) HC Frame Number Register  <a href="#af8ece034d2329c638d32cb983886c6f8">More...</a><br /></td></tr>
<tr class="separator:af8ece034d2329c638d32cb983886c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4ccb65aad8c09c93b68df563744cee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#acb4ccb65aad8c09c93b68df563744cee">UHP_HCPERIODICSTART</a></td></tr>
<tr class="memdesc:acb4ccb65aad8c09c93b68df563744cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x40) HC Periodic Start Register  <a href="#acb4ccb65aad8c09c93b68df563744cee">More...</a><br /></td></tr>
<tr class="separator:acb4ccb65aad8c09c93b68df563744cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5cf3781b888e7230b2483dd9060525a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#aa5cf3781b888e7230b2483dd9060525a">UHP_HCLSTHRESHOLD</a></td></tr>
<tr class="memdesc:aa5cf3781b888e7230b2483dd9060525a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x44) HC Low-Speed Threshold Register  <a href="#aa5cf3781b888e7230b2483dd9060525a">More...</a><br /></td></tr>
<tr class="separator:aa5cf3781b888e7230b2483dd9060525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efeacac94ae5aac784ce92ae2f94534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a5efeacac94ae5aac784ce92ae2f94534">UHP_HCRHDESCRIPTORA</a></td></tr>
<tr class="memdesc:a5efeacac94ae5aac784ce92ae2f94534"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x48) HC Root Hub A Register  <a href="#a5efeacac94ae5aac784ce92ae2f94534">More...</a><br /></td></tr>
<tr class="separator:a5efeacac94ae5aac784ce92ae2f94534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0861cf6ea2d24aa7ae440e0019ebd059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a0861cf6ea2d24aa7ae440e0019ebd059">UHP_HCRHDESCRIPTORB</a></td></tr>
<tr class="memdesc:a0861cf6ea2d24aa7ae440e0019ebd059"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x4C) HC Root Hub B Register  <a href="#a0861cf6ea2d24aa7ae440e0019ebd059">More...</a><br /></td></tr>
<tr class="separator:a0861cf6ea2d24aa7ae440e0019ebd059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fc7d146f8620b2b521fc02e47bcc11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a12fc7d146f8620b2b521fc02e47bcc11">UHP_HCRHSTATUS</a></td></tr>
<tr class="memdesc:a12fc7d146f8620b2b521fc02e47bcc11"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x50) HC Root Hub Status Register  <a href="#a12fc7d146f8620b2b521fc02e47bcc11">More...</a><br /></td></tr>
<tr class="separator:a12fc7d146f8620b2b521fc02e47bcc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f80516092bb879eda8652c4e59eaf15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uhp.xhtml#a6f80516092bb879eda8652c4e59eaf15">UHP_HCRHPORTSTATUS</a> [2]</td></tr>
<tr class="memdesc:a6f80516092bb879eda8652c4e59eaf15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x54) HC Port 1 Status and Control Register  <a href="#a6f80516092bb879eda8652c4e59eaf15">More...</a><br /></td></tr>
<tr class="separator:a6f80516092bb879eda8652c4e59eaf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a77eaa64ceb10dfec4e59f49baf5cb461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77eaa64ceb10dfec4e59f49baf5cb461">&sect;&nbsp;</a></span>UHP_HCBULKCURRENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCBULKCURRENTED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x2C) HC Current Bulk Register </p>

</div>
</div>
<a id="a1b5a8c227cc25d8350cad064e5685a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5a8c227cc25d8350cad064e5685a5d">&sect;&nbsp;</a></span>UHP_HCBULKHEADED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCBULKHEADED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x28) HC Head Bulk Register </p>

</div>
</div>
<a id="ae617e4f577e1b46049b98dcdb01deb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae617e4f577e1b46049b98dcdb01deb9b">&sect;&nbsp;</a></span>UHP_HCCOMMANDSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCCOMMANDSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x08) HC Command and Status Register </p>

</div>
</div>
<a id="adb406b754b191af35e818a4ce3862949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb406b754b191af35e818a4ce3862949">&sect;&nbsp;</a></span>UHP_HCCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCCONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x04) HC Operating Mode Register </p>

</div>
</div>
<a id="abd12b7eb168ac26b5005e73f7b23ed84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd12b7eb168ac26b5005e73f7b23ed84">&sect;&nbsp;</a></span>UHP_HCCONTROLCURRENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCCONTROLCURRENTED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x24) HC Current Control Register </p>

</div>
</div>
<a id="ac9de906492b88354182583a802988b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9de906492b88354182583a802988b0d">&sect;&nbsp;</a></span>UHP_HCCONTROLHEADED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCCONTROLHEADED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x20) HC Head Control Register </p>

</div>
</div>
<a id="a696d9120efcd833a6bfb813033d3568c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696d9120efcd833a6bfb813033d3568c">&sect;&nbsp;</a></span>UHP_HCDONEHEAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Uhp::UHP_HCDONEHEAD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x30) HC Head Done Register </p>

</div>
</div>
<a id="a1cc135d65e2209b82974e52b299fd623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc135d65e2209b82974e52b299fd623">&sect;&nbsp;</a></span>UHP_HCFMINTERVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCFMINTERVAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x34) HC Frame Interval Register </p>

</div>
</div>
<a id="af8ece034d2329c638d32cb983886c6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ece034d2329c638d32cb983886c6f8">&sect;&nbsp;</a></span>UHP_HCFMNUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Uhp::UHP_HCFMNUMBER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x3C) HC Frame Number Register </p>

</div>
</div>
<a id="a38dc66c76d21f550f64e535cbd496772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38dc66c76d21f550f64e535cbd496772">&sect;&nbsp;</a></span>UHP_HCFMREMAINING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Uhp::UHP_HCFMREMAINING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x38) HC Frame Remaining Register </p>

</div>
</div>
<a id="a7e429ec71a190bec84c7514b36afbd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e429ec71a190bec84c7514b36afbd7e">&sect;&nbsp;</a></span>UHP_HCHCCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCHCCA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x18) HC HCCA Address Register </p>

</div>
</div>
<a id="a65caf44b7db5a4a0ec062c6f5f6cb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65caf44b7db5a4a0ec062c6f5f6cb250">&sect;&nbsp;</a></span>UHP_HCINTERRUPTDISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCINTERRUPTDISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x14) HC Interrupt Disable Register </p>

</div>
</div>
<a id="ad1b906e7cb18f6e90ed29504bad36015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b906e7cb18f6e90ed29504bad36015">&sect;&nbsp;</a></span>UHP_HCINTERRUPTENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCINTERRUPTENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x10) HC Interrupt Enable Register </p>

</div>
</div>
<a id="a87ce4ec6fbfab856005b993179c5d59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ce4ec6fbfab856005b993179c5d59f">&sect;&nbsp;</a></span>UHP_HCINTERRUPTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCINTERRUPTSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x0C) HC Interrupt and Status Register </p>

</div>
</div>
<a id="aa5cf3781b888e7230b2483dd9060525a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5cf3781b888e7230b2483dd9060525a">&sect;&nbsp;</a></span>UHP_HCLSTHRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCLSTHRESHOLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x44) HC Low-Speed Threshold Register </p>

</div>
</div>
<a id="a776e158e878f13e305f9e381209b690a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776e158e878f13e305f9e381209b690a">&sect;&nbsp;</a></span>UHP_HCPERIODCURRENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Uhp::UHP_HCPERIODCURRENTED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x1C) HC Current Periodic Register </p>

</div>
</div>
<a id="acb4ccb65aad8c09c93b68df563744cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4ccb65aad8c09c93b68df563744cee">&sect;&nbsp;</a></span>UHP_HCPERIODICSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCPERIODICSTART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x40) HC Periodic Start Register </p>

</div>
</div>
<a id="a1242f8d8919647b6271a80587d4ee48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1242f8d8919647b6271a80587d4ee48c">&sect;&nbsp;</a></span>UHP_HCREVISION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Uhp::UHP_HCREVISION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x00) OHCI Revision Number Register </p>

</div>
</div>
<a id="a5efeacac94ae5aac784ce92ae2f94534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efeacac94ae5aac784ce92ae2f94534">&sect;&nbsp;</a></span>UHP_HCRHDESCRIPTORA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCRHDESCRIPTORA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x48) HC Root Hub A Register </p>

</div>
</div>
<a id="a0861cf6ea2d24aa7ae440e0019ebd059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0861cf6ea2d24aa7ae440e0019ebd059">&sect;&nbsp;</a></span>UHP_HCRHDESCRIPTORB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCRHDESCRIPTORB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x4C) HC Root Hub B Register </p>

</div>
</div>
<a id="a6f80516092bb879eda8652c4e59eaf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f80516092bb879eda8652c4e59eaf15">&sect;&nbsp;</a></span>UHP_HCRHPORTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCRHPORTSTATUS[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x54) HC Port 1 Status and Control Register </p>

</div>
</div>
<a id="a12fc7d146f8620b2b521fc02e47bcc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fc7d146f8620b2b521fc02e47bcc11">&sect;&nbsp;</a></span>UHP_HCRHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Uhp::UHP_HCRHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uhp.xhtml" title="Uhp hardware registers. ">Uhp</a> Offset: 0x50) HC Root Hub Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2uhp_8h_source.xhtml">uhp.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
