{"Source Block": ["serv/bench/serv_mux.v@56:83@HdlStmIf", "   assign o_wb_timer_dat = i_wb_cpu_dat;\n   assign o_wb_timer_we  = i_wb_cpu_we;\n   assign o_wb_timer_cyc = i_wb_cpu_cyc & s[1];\n\n   generate\n      if (sim) begin\n\t wire sig_en = (i_wb_cpu_adr[31:28] == 8'h8) & i_wb_cpu_cyc & o_wb_cpu_ack;\n\t wire halt_en = (i_wb_cpu_adr[31:28] == 8'h9) & i_wb_cpu_cyc & o_wb_cpu_ack;\n\n\t reg [1023:0] signature_file;\n\t integer      f = 0;\n\n\t initial\n\t   if ($value$plusargs(\"signature=%s\", signature_file)) begin\n\t      $display(\"Writing signature to %0s\", signature_file);\n\t      f = $fopen(signature_file, \"w\");\n\t   end\n\n\t always @(posedge i_clk)\n\t    if (sig_en & (f != 0))\n\t      $fwrite(f, \"%c\", i_wb_cpu_dat[7:0]);\n\t    else if(halt_en) begin\n\t       $display(\"Test complete\");\n\t       $finish;\n\t    end\n      end\n   endgenerate\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[62, "\t wire sig_en = (i_wb_cpu_adr[31:28] == 8'h8) & i_wb_cpu_cyc & o_wb_cpu_ack;\n"], [63, "\t wire halt_en = (i_wb_cpu_adr[31:28] == 8'h9) & i_wb_cpu_cyc & o_wb_cpu_ack;\n"]], "Add": [[63, "\t wire sig_en = (i_wb_cpu_adr[31:28] == 4'h8) & i_wb_cpu_cyc & o_wb_cpu_ack;\n"], [63, "\t wire halt_en = (i_wb_cpu_adr[31:28] == 4'h9) & i_wb_cpu_cyc & o_wb_cpu_ack;\n"]]}}