#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr  3 20:24:31 2018
# Process ID: 13173
# Current directory: /home/pranav/git/arm-processor
# Command line: vivado
# Log file: /home/pranav/git/arm-processor/vivado.log
# Journal file: /home/pranav/git/arm-processor/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pranav/col216/col216.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
set_property top main_controller [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
ERROR: [VRFC 10-1412] syntax error near ; [/home/pranav/git/arm-processor/lab5.vhd:252]
ERROR: [VRFC 10-1504] unit instr_decoder ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:125]
INFO: [VRFC 10-307] analyzing entity main_controller
ERROR: [VRFC 10-1504] unit main_controller ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:269]
INFO: [VRFC 10-240] VHDL file /home/pranav/git/arm-processor/lab5.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
ERROR: [VRFC 10-1412] syntax error near ; [/home/pranav/git/arm-processor/lab5.vhd:252]
ERROR: [VRFC 10-1504] unit instr_decoder ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:125]
INFO: [VRFC 10-307] analyzing entity main_controller
ERROR: [VRFC 10-1504] unit main_controller ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:269]
INFO: [VRFC 10-240] VHDL file /home/pranav/git/arm-processor/lab5.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 5 [/home/pranav/git/arm-processor/lab5.vhd:330]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal sh_amount expects 5 [/home/pranav/git/arm-processor/lab5.vhd:488]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/pranav/git/arm-processor/lab5.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/pranav/git/arm-processor/lab5.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/pranav/git/arm-processor/lab5.vhd:149]
ERROR: [VRFC 10-1504] unit instr_decoder ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:125]
INFO: [VRFC 10-307] analyzing entity main_controller
ERROR: [VRFC 10-1504] unit main_controller ignored due to previous errors [/home/pranav/git/arm-processor/lab5.vhd:272]
INFO: [VRFC 10-240] VHDL file /home/pranav/git/arm-processor/lab5.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/pranav/git/arm-processor/lab5.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/pranav/git/arm-processor/lab5.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/pranav/git/arm-processor/lab5.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 2 [/home/pranav/git/arm-processor/lab5.vhd:332]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [/home/pranav/git/arm-processor/lab5.vhd:189]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 8 [/home/pranav/git/arm-processor/lab5.vhd:550]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pranav/col216/col216.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture instr_decoder of entity xil_defaultlib.Instr_decoder [instr_decoder_default]
Compiling architecture actrl of entity xil_defaultlib.Actrl [actrl_default]
Compiling architecture bctrl of entity xil_defaultlib.Bctrl [bctrl_default]
Compiling architecture main_controller of entity xil_defaultlib.main_controller
Built simulation snapshot main_controller_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/pranav/col216/col216.sim/sim_1/behav/xsim.dir/main_controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/pranav/col216/col216.sim/sim_1/behav/xsim.dir/main_controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  3 22:12:34 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 22:12:34 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 6306.656 ; gain = 0.000 ; free physical = 4510 ; free virtual = 14672
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_controller_behav -key {Behavioral:sim_1:Functional:main_controller} -tclbatch {main_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source main_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 6359.270 ; gain = 52.613 ; free physical = 4469 ; free virtual = 14640
add_force {/main_controller/ins} -radix bin {11100000100000100011000000000001 0ns}
add_force {/main_controller/clock} -radix bin {1 10ns} {0 20000ps} -repeat_every 20000ps -cancel_after 10000ns
add_force {/main_controller/F} -radix bin {0001 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
xvhdl -m64 --relax -prj main_controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pranav/git/arm-processor/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bctrl
INFO: [VRFC 10-307] analyzing entity Actrl
INFO: [VRFC 10-307] analyzing entity Instr_decoder
INFO: [VRFC 10-307] analyzing entity main_controller
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 7c128cc4ec574ec1b2b5a92eb2fa7e25 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot main_controller_behav xil_defaultlib.main_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture instr_decoder of entity xil_defaultlib.Instr_decoder [instr_decoder_default]
Compiling architecture actrl of entity xil_defaultlib.Actrl [actrl_default]
Compiling architecture bctrl of entity xil_defaultlib.Bctrl [bctrl_default]
Compiling architecture main_controller of entity xil_defaultlib.main_controller
Built simulation snapshot main_controller_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/pranav/col216/col216.sim/sim_1/behav/xsim.dir/main_controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/pranav/col216/col216.sim/sim_1/behav/xsim.dir/main_controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  3 22:35:43 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 22:35:43 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pranav/col216/col216.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_controller_behav -key {Behavioral:sim_1:Functional:main_controller} -tclbatch {main_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source main_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6392.641 ; gain = 5.102 ; free physical = 3674 ; free virtual = 14002
add_force {/main_controller/F} -radix bin {0001 0ns}
add_force {/main_controller/clock} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/main_controller/ins} -radix hex {E0811000 0ns}
run 10 us
