Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 28 Nov 2018 08:50:45 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id CBBE0580460;
	Tue, 27 Nov 2018 15:54:17 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Nov 2018 15:54:17 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AtwX0/BGtaq+JdBoJyf7PHJ1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ75o8WzbnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJWCNBDIGz?=
 =?us-ascii?q?YYsBAeQCIOhWsZXyqVQVrRumBwShH//vyiZSi3PqwaE2z+YsHAfb1wIgBdIOt3?=
 =?us-ascii?q?HUoc3tOqcTTe+1y63Iwi/Yb/hLxDr974nIfQwhof6WQbJ7bM3cxlQ1FwPEiFWQ?=
 =?us-ascii?q?qpDqMCmJ1ukWr2eb7/BgVeWqi24mtgFxpyKjxsA2ionGn48YzE3P+yt+wIYwP9?=
 =?us-ascii?q?K4SUh7bMalEJtWuSGaLZF5Td48TG5ypSk20LoGuYS0fCUM1Z8pxAbfZuSZf4SU?=
 =?us-ascii?q?5h/vTvudLDlmiH5/Zb6yhAq+/VKhx+D+TsW4zkpGoy5fntTPtn0BzQLf5tWbRv?=
 =?us-ascii?q?dn40us3TaC2gbO4e9eO080j7DUK5s5z74wiJUTtUPDEzfomEX5kqCWbF8o+uu2?=
 =?us-ascii?q?5OT9ZLXpuJucO5VzigHkPaQigs2/AeImPQgSR2WX5/iw2bn58UHkTrhGkOc6nr?=
 =?us-ascii?q?TavZzGP8gWp6y0DxdQ0ok56ha/Czmm0M4fnXkCNF9FfBOHj470O1DBOfz4Dumw?=
 =?us-ascii?q?g06qkDh1w/DKJ7rhA5vLLnfdirfsZqh960FCxwop19xf5IxbCqsHIP3tXk/9rt?=
 =?us-ascii?q?vYDgU2MwCs2eboFM191p8CWWKIGqKZNKLSsVyW6e41LOiMeZQYuDL8K/gj+v7v?=
 =?us-ascii?q?gmU1mV4bfam1w5QXbGq0EehhI0WceXDsmMsOEX8WvgoiS+znkF2CXiRSZ3auRa?=
 =?us-ascii?q?084Ss3CIK7DYjZQICtj6eM3CO6Hp1Qe2BHBUqAEXbud4WYRfgMbDieLdNmkjwB?=
 =?us-ascii?q?TbKhUZMu1QmytA/mzLpqNujU+ioGup7519h14OvTlRc19TFvC8Sd0meNT3x7n2?=
 =?us-ascii?q?8SRj822rx/rlJ5yluZzad4hPlYH8RJ5/xVSgc6KYLcz+tiBt/oQQLBftCJSFW8?=
 =?us-ascii?q?TtW8Gz4xTMk8w9sPY0Z7BtWjgQrP3yusA78JibOLAIY4/b7b33j0P8x90WrJ1L?=
 =?us-ascii?q?E9j1k6RctCLW6mibR59wTJA47Jkl+Wl6CldakH2C7N9WGDzXeBvU1CUQ5wV7nF?=
 =?us-ascii?q?Um4bZkfMsdv54UbCRae0Cbs7KgtB1dKCKqxSZ9L0l1pGWunsNM7eY22rnWewHg?=
 =?us-ascii?q?iHxrWLYIrueGUd2SHdBVMAkwAS+3aGKAc/Cj2go2LYEDxhC1bvb1nw/ul5rXOx?=
 =?us-ascii?q?VlU0wB2Sb019y7q1/QYYiuGGRPMNwL0IoichpC9yHFamwd3WDcGNpw5gfKVafN?=
 =?us-ascii?q?M8701L1WPftwxhIJOgK7puiUIZcwRyp0nuzQl4Cp1ckcg2q3Mn1BZyKaOd0FNG?=
 =?us-ascii?q?azOY3ZDxNqfLKmXo+xCvcarW2lDY0NaZ4aoP7PU4q1P+vACmDEYi8nNn08VL3H?=
 =?us-ascii?q?uY/JnFEA0SUZfpWEYt6xd6v63aYjU6547Mz3JsNbe7szDc1NMpHucq0QugcMpF?=
 =?us-ascii?q?P6OCFw/yFNMaCtOqKOwrnVipcx0FMPpT9K4yI8Opaf+G1LS3M+ZnmTKslX5H75?=
 =?us-ascii?q?xl0kKQ6yp8TfbF3pYYw/2CwgSLTTb9jFe7vcDxloBJfjUSHmu5ySj5C49dfKxy?=
 =?us-ascii?q?fYAXCWiwJ8273Mlxh5noW3RA7l6sG0sG2NO1eRqVd1H9xwxQ2lgNrny9hCS4yC?=
 =?us-ascii?q?Z4kzc3oaqF3SzC2vjtewADOmFWWmZil1DsIY6vgtAeXUioaRUplRS/6Ub7wahb?=
 =?us-ascii?q?uLpwL23JTUhUeCj2KnloUrGsubqaf85P9JQovD1XUeS9e1ybSqTxowAH0yPlBG?=
 =?us-ascii?q?ZewDE7dze3upT2hRB6iWSdLGpto3rdY81/2RDf5NnET/5LwjUGXDV4iSXQBlWk?=
 =?us-ascii?q?Pdmm58+Ul5TAsuC5TW6hTYdccSrozYOBsiu0+2tqDAa7n/CynN3nDAc73TX619?=
 =?us-ascii?q?lsSSXHshL8bpP32KS9NOJtZlNoC0Pk68pmBoF+lZM9hZEK1ngdnJmV/3sHkWHo?=
 =?us-ascii?q?PNVf2KL+amcNRDERz97U5gjlxFNsLnaTy43lUXWdx9NrZ8OmbWMOxiI988dKBb?=
 =?us-ascii?q?+X7LNenCt5uFq4rR/Lbvh7kTcQ0v8u6H8cg+EUtwsh1CSdArYOHUZGOSzgjQiH?=
 =?us-ascii?q?79e7rK9PfmagbaCw1FZindCmFLyCpwBcWHXjdZs4Ey5/8N5/ME7S333p8Y7rZs?=
 =?us-ascii?q?PQbd0Iux2QkhfAifVVKZ0rmvoLgypnJXzyvXk/x+Enihxu2ImwvJKbJGV14KK5?=
 =?us-ascii?q?HhlYOyXpZ8MU/zHhl6dfkdyQ34CyBZVhATQLUYDsTfKpFjISqPvmOxyPED06tn?=
 =?us-ascii?q?eUB77fERWD50dhqnLFC4qrOG2PJHkF0dViQwGQK1dFjwATWDU6g4Q1FgS3xMH6?=
 =?us-ascii?q?dEd55zYR5kP3qxdWy+JoMQX/XXnbpAuydjg0T52fJgJM7g5e/0fVLdCe7uVrEi?=
 =?us-ascii?q?Fa5JKhqRKCKneBawRUF20JWVGEB1P+Prmo/9bA6POVBu6/L/vIfLWPpvZSV/aO?=
 =?us-ascii?q?xZKzzIRm+yyAOdmIPnlnF/c7wFZMXWhlG8TFnDUCUywWlyXQb86CuRez4Ct3ot?=
 =?us-ascii?q?qk8PTsXgLv6pCCC79TMdVp5hC3jr2PN++WhCZlNzlY0okAymPPyLgaxFQSkT1h?=
 =?us-ascii?q?dyGxEbQcsi7AVKLQlbFWDx4YaCNzNdFE76Em3glKNs7UlMn11qNjjvMuD1dFVF?=
 =?us-ascii?q?rhmtymZMAQImG9Mk/HC1iPNLicOTLLxMT3a7umSbJMlOVUqwGwuTGDHkD5IzSM?=
 =?us-ascii?q?jCPpWA6vMO1WiCGbPQdTuIW8chZrFGjiQ8jqahy9MN9rkzI2xac4iW/NNW4ZKT?=
 =?us-ascii?q?J8aV9CrqWM7SNEhfVyA3BB7ntgLeWehymV9fXXKpYIvvttGSl0k+Na4HIny7pa?=
 =?us-ascii?q?9i1ERfp1mDfMod5quV2pju6Pyj9/WhpUtjlLnJ6LvVllOajB9phPQ3DE/BcM7W?=
 =?us-ascii?q?WWExsLpttlBcfpu6Bf0dXPkKPzKDFf89Pb58ccBs7UKN6ZP3olKxbmBDnUDA5W?=
 =?us-ascii?q?BQKsYHrSjkobj/iU+VWWo4I8p5yqn4ABGZFBU1lgMPIRDUBsB5QoJ5Z8Xjo42e?=
 =?us-ascii?q?qXls8O5nG3sDHaRN9du5HaU7SVG/q5e2XRtqVNexZdmeCwFo8ULICunhU6MlQ?=
 =?us-ascii?q?=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AtAACs2P1bh0O0hNFkHgEGBwaBUQkLA?=
 =?us-ascii?q?YJpgQIng3mUIFIGgTUUiQmOI4FzLAsIAYRAgxoiNAkNAQMBAQEBAQECARMBAQE?=
 =?us-ascii?q?IDQkIKSMMgjYkAYJhAQEBAQMBAQEgBBkBASwLAQUJAQEIAgsKAwICJgICAx8FA?=
 =?us-ascii?q?QwBBQEcGQWDHAGBdA0FCop7kAc8ih1wfDOCdgEBBYc2CBJ5iwIXeIEHgRGDEoM?=
 =?us-ascii?q?eAQSBXoMEgleLF4UBj3YJhnyGGIQcGIImjmUsjRqKYjCBJYINMxoIKAg7MQaCN?=
 =?us-ascii?q?QmCEgwXhzWBKYMZgjMyM4EFAQGNBgEB?=
X-IPAS-Result: =?us-ascii?q?A0AtAACs2P1bh0O0hNFkHgEGBwaBUQkLAYJpgQIng3mUIFI?=
 =?us-ascii?q?GgTUUiQmOI4FzLAsIAYRAgxoiNAkNAQMBAQEBAQECARMBAQEIDQkIKSMMgjYkA?=
 =?us-ascii?q?YJhAQEBAQMBAQEgBBkBASwLAQUJAQEIAgsKAwICJgICAx8FAQwBBQEcGQWDHAG?=
 =?us-ascii?q?BdA0FCop7kAc8ih1wfDOCdgEBBYc2CBJ5iwIXeIEHgRGDEoMeAQSBXoMEgleLF?=
 =?us-ascii?q?4UBj3YJhnyGGIQcGIImjmUsjRqKYjCBJYINMxoIKAg7MQaCNQmCEgwXhzWBKYM?=
 =?us-ascii?q?ZgjMyM4EFAQGNBgEB?=
X-IronPort-AV: E=Sophos;i="5.56,288,1539673200"; 
   d="scan'208";a="52908032"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 27 Nov 2018 15:54:16 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726911AbeK1Kxq (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Wed, 28 Nov 2018 05:53:46 -0500
Received: from mail-pf1-f195.google.com ([209.85.210.195]:35947 "EHLO
        mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726587AbeK1Kxq (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 28 Nov 2018 05:53:46 -0500
Received: by mail-pf1-f195.google.com with SMTP id b85so9205704pfc.3
        for <linux-kernel@vger.kernel.org>; Tue, 27 Nov 2018 15:54:12 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc:content-transfer-encoding;
        bh=TO4sExyxv6acTTPZL3vzEWLckjCWVxWXgD9YGLjR0cE=;
        b=O+P3S3jQTX49LUFvNhedEOyCBgVXTg7htYNET1JxN74PfUyzqIlaJUcGCzsHlJi346
         4h8KfTKaSLyPQTYXIC7VmFjgik5qpAlxhgHVlLAbyZ4hbTq60AYnKpT1rRAJulmszkDn
         0hfrIOAq3ho0hsWXJe6PSCLDSONBII7V+j1Yw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc:content-transfer-encoding;
        bh=TO4sExyxv6acTTPZL3vzEWLckjCWVxWXgD9YGLjR0cE=;
        b=M2VBc8J1co03JYOph3aA+kO/N7djgZjfvH+uL/6HgVQ4J1E7l38qyls+HrtTjFOEcR
         fDXQA1IjLnyAyiDOQFK/1NCw06nZJIpmK1Cfr1fnYLP1wDk/579tjEF5f31Q8uQoISUG
         iyrLtF6/tUrg9G950o+a0EaW1Xn6D/yusi+ewomQ5FN23/891MpEjsL7LaTSIYkqPMK/
         K6JStMdXTGtKG4I5pFmvgg0VG49Vki5KD2EzgBRlIYHqDseiVyGSXPkSwZxQNFyonir3
         6wQP6GHJTk5GGQ/Pxdr1mwM67RazllQ1hvGhlYodcpHfo/B1q06asaG/hKMSIcSifvr9
         So9w==
X-Gm-Message-State: AGRZ1gKra1V2gU5DFl7YCUHWbKW92IMFBlkuBWjGvhLXGZtwSsDyY1Zp
        zev+d1MeA29fsPYt9QTecaTeLrgW3ZGDUPUeDaxvIA==
X-Google-Smtp-Source: AJdET5cs+Hq7Cv7rFTZ33b0+huaAGZldfhHxbhUcVEJVPZd3m5zVfjqVC7qHBqKc88bbGVxwGaRpjPReqdxsN0Kh4ZI=
X-Received: by 2002:a62:938f:: with SMTP id r15mr34967910pfk.27.1543362851560;
 Tue, 27 Nov 2018 15:54:11 -0800 (PST)
MIME-Version: 1.0
References: <20181127034254.24721-1-weiyi.lu@mediatek.com> <20181127034254.24721-5-weiyi.lu@mediatek.com>
 <CAGp9Lzro5YHCYqzOWFJJa4g75odf6yK52cean_aS3p2STOtJYg@mail.gmail.com>
In-Reply-To: <CAGp9Lzro5YHCYqzOWFJJa4g75odf6yK52cean_aS3p2STOtJYg@mail.gmail.com>
From: Nicolas Boichat <drinkcat@chromium.org>
Date: Wed, 28 Nov 2018 07:54:00 +0800
Message-ID: <CANMq1KB4tt9jdmE+LJXfji=QXC9-6wuhXWjJPkpNfo6hEMXH=A@mail.gmail.com>
Subject: Re: [PATCH v2 03/11] clk: mediatek: Disable tuner_en before change
 PLL rate
To: sean.wang@kernel.org
Cc: Weiyi Lu <weiyi.lu@mediatek.com>,
        Matthias Brugger <matthias.bgg@gmail.com>,
        sboyd@codeaurora.org, Rob Herring <robh@kernel.org>,
        jamesjj.liao@mediatek.com, srv_heupstream@mediatek.com,
        lkml <linux-kernel@vger.kernel.org>,
        Fan Chen <fan.chen@mediatek.com>,
        linux-mediatek@lists.infradead.org, owen.chen@mediatek.com,
        linux-clk@vger.kernel.org,
        linux-arm Mailing List <linux-arm-kernel@lists.infradead.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Wed, Nov 28, 2018 at 4:37 AM Sean Wang <sean.wang@kernel.org> wrote:
>
> Weiyi Lu <weiyi.lu@mediatek.com> =E6=96=BC 2018=E5=B9=B411=E6=9C=8826=E6=
=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=887:45=E5=AF=AB=E9=81=93=EF=BC=9A
> >
> > From: Owen Chen <owen.chen@mediatek.com>
> >
> > PLLs with tuner_en bit, such as APLL1, need to disable
> > tuner_en before apply new frequency settings, or the new frequency
> > settings (pcw) will not be applied.
> > The tuner_en bit will be disabled during changing PLL rate
> > and be restored after new settings applied.
>
> It looks like a bug fix. If so, you should add a fixes tag and even cc
> stable tree
>
> >
> > Signed-off-by: Owen Chen <owen.chen@mediatek.com>
> > ---
> >  drivers/clk/mediatek/clk-pll.c | 33 +++++++++++++++++++++++++++++++--
> >  1 file changed, 31 insertions(+), 2 deletions(-)
> >
> > diff --git a/drivers/clk/mediatek/clk-pll.c b/drivers/clk/mediatek/clk-=
pll.c
> > index 1db161aced31..81400601f107 100644
> > --- a/drivers/clk/mediatek/clk-pll.c
> > +++ b/drivers/clk/mediatek/clk-pll.c
> > @@ -27,7 +27,7 @@
> >  #define CON0_BASE_EN           BIT(0)
> >  #define CON0_PWR_ON            BIT(0)
> >  #define CON0_ISO_EN            BIT(1)
> > -#define CON0_PCW_CHG           BIT(31)
> > +#define CON1_PCW_CHG           BIT(31)
>
> it seems like an unnecessary change

Below, you have:
con1 |=3D CON1_PCW_CHG;

Presumably PCW_CHG is on BIT(31) of CON1(?), so I think this is a good
change. Maybe this needs to be a separate patch, though?

> >
> >  #define AUDPLL_TUNER_EN                BIT(31)
> >
> > @@ -97,9 +97,31 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_pll=
 *pll, u32 pcw,
> >  {
> >         u32 con1, val;
> >         int pll_en;
> > +       u32 tuner_en =3D 0;
> > +       u32 tuner_en_mask;
> > +       void __iomem *tuner_en_addr =3D NULL;
> >
> >         pll_en =3D readl(pll->base_addr + REG_CON0) & CON0_BASE_EN;
> >
> > +       /* disable tuner */
>
> similar code pieces are ready on mtk_pll_[un]prepare. maybe we can add
> common tuner operations for them to reuse.
>
> > +       if (pll->tuner_en_addr) {
> > +               tuner_en_addr =3D pll->tuner_en_addr;
> > +               tuner_en_mask =3D BIT(pll->data->tuner_en_bit);
> > +       } else if (pll->tuner_addr) {
> > +               tuner_en_addr =3D pll->tuner_addr;
> > +               tuner_en_mask =3D AUDPLL_TUNER_EN;
> > +       }
> > +
> > +       if (tuner_en_addr) {
> > +               val =3D readl(tuner_en_addr);
> > +               tuner_en =3D val & tuner_en_mask;
> > +
> > +               if (tuner_en) {
> > +                       val &=3D ~tuner_en_mask;
> > +                       writel(val, tuner_en_addr);
> > +               }
> > +       }
> > +
> >         /* set postdiv */
> >         val =3D readl(pll->pd_addr);
> >         val &=3D ~(POSTDIV_MASK << pll->data->pd_shift);
> > @@ -120,12 +142,19 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_=
pll *pll, u32 pcw,
> >         con1 =3D readl(pll->base_addr + REG_CON1);
> >
> >         if (pll_en)
> > -               con1 |=3D CON0_PCW_CHG;
> > +               con1 |=3D CON1_PCW_CHG;
> >
> >         writel(con1, pll->base_addr + REG_CON1);
> >         if (pll->tuner_addr)
> >                 writel(con1 + 1, pll->tuner_addr);
> >
> > +       /* restore tuner_en */
> > +       if (tuner_en_addr && tuner_en) {
>
> if (tuner_en) is sufficient
>
> > +               val =3D readl(tuner_en_addr);
> > +               val |=3D tuner_en_mask;
> > +               writel(val, tuner_en_addr);
> > +       }
> > +
> >         if (pll_en)
> >                 udelay(20);
> >  }
> > --
> > 2.18.0
> >
> >
> > _______________________________________________
> > Linux-mediatek mailing list
> > Linux-mediatek@lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-mediatek
