WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1251346 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1251346 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 12685096 heartbeat IPC: 0.7883 cumulative IPC: 0.4373 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 36082576 heartbeat IPC: 0.4274 cumulative IPC: 0.4306 (Simulation time: 00 hr 09 min 33 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 46524837 cumulative IPC: 0.4299 (Simulation time: 00 hr 12 min 07 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 46524837 cumulative IPC: 0.4299 (Simulation time: 00 hr 12 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/620.omnetpp_s-141B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4299 instructions: 20000002 cycles: 46524837
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 17.77 Average ROB Occupancy at Mispredict: 41.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.846
BRANCH_INDIRECT: 0.364
BRANCH_CONDITIONAL: 15.3
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.862
BRANCH_RETURN: 0.437

LLC TOTAL        ACCESS:     504307 HIT:     199147 MISS:     305160
LLC LOAD         ACCESS:     244877 HIT:      49335 MISS:     195542
LLC RFO          ACCESS:      31823 HIT:       9322 MISS:      22501
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     135407 HIT:     131028 MISS:       4379
LLC TRANSLATION  ACCESS:      92200 HIT:       9462 MISS:      82738
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 191.5 cycles
cpu0_DTLB TOTAL        ACCESS:    6473746 HIT:    5953537 MISS:     520209
cpu0_DTLB LOAD         ACCESS:    6473746 HIT:    5953537 MISS:     520209
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 60.67 cycles
cpu0_ITLB TOTAL        ACCESS:    1568526 HIT:    1522759 MISS:      45767
cpu0_ITLB LOAD         ACCESS:    1568526 HIT:    1522759 MISS:      45767
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.169 cycles
cpu0_L1D TOTAL        ACCESS:    8514472 HIT:    7726873 MISS:     787599
cpu0_L1D LOAD         ACCESS:    4706890 HIT:    4183763 MISS:     523127
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3670363 HIT:    3519183 MISS:     151180
cpu0_L1D TRANSLATION  ACCESS:     137219 HIT:      23927 MISS:     113292
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.18 cycles
cpu0_L1I TOTAL        ACCESS:    1717740 HIT:    1702798 MISS:      14942
cpu0_L1I LOAD         ACCESS:    1717740 HIT:    1702798 MISS:      14942
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.38 cycles
cpu0_L2C TOTAL        ACCESS:     700161 HIT:     331097 MISS:     369064
cpu0_L2C LOAD         ACCESS:     353200 HIT:     108323 MISS:     244877
cpu0_L2C RFO          ACCESS:      44838 HIT:      13015 MISS:      31823
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     189004 HIT:     188840 MISS:        164
cpu0_L2C TRANSLATION  ACCESS:     113119 HIT:      20919 MISS:      92200
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.1 cycles
cpu0_STLB TOTAL        ACCESS:     440352 HIT:     343439 MISS:      96913
cpu0_STLB LOAD         ACCESS:     440352 HIT:     343439 MISS:      96913
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 299.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      27923
  ROW_BUFFER_MISS:     272832
 AVG DBUS CONGESTED CYCLE: 3.87
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      32592
  FULL:      73278
