gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/pcie4c_uscale_plus_0_gt_gtye4_channel_wrapper.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/pcie4c_uscale_plus_0_gt_gtye4_common_wrapper.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/pcie4c_uscale_plus_0_gt_gtwizard_gtye4.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/pcie4c_uscale_plus_0_gt_gtwizard_top.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/ip_0/sim/pcie4c_uscale_plus_0_gt.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_cxs_remap.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_cxs_remap.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_async_fifo.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_async_fifo.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_cc_intfc.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_cc_intfc.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_cc_output_mux.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_cc_output_mux.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_cq_intfc.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_cq_intfc.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_cq_output_mux.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_cq_output_mux.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_intfc_int.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_intfc_int.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_intfc.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_intfc.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_rc_intfc.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_rc_intfc.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_rc_output_mux.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_rc_output_mux.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_rq_intfc.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_rq_intfc.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_rq_output_mux.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_rq_output_mux.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_512b_sync_fifo.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_512b_sync_fifo.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_16k_int.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_16k_int.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_16k.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_16k.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_32k.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_32k.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_4k_int.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_4k_int.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_msix.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_msix.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_rep_int.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_rep_int.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_rep.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_rep.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram_tph.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram_tph.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_bram.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_bram.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gtwizard_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gtwizard_top.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_phy_ff_chain.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_phy_ff_chain.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_phy_pipeline.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_phy_pipeline.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gt_channel.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_gt_channel.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_gt_common.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_gt_common.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_phy_clk.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_phy_clk.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_phy_rst.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_phy_rst.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_phy_rxeq.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_phy_rxeq.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_phy_txeq.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_phy_txeq.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_sync_cell.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_sync_cell.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_sync.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_sync.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_cdr_ctrl_on_eidle.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_cdr_ctrl_on_eidle.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_receiver_detect_rxterm.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_receiver_detect_rxterm.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_gt_phy_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_gt_phy_wrapper.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_phy_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_phy_top.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_init_ctrl.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_init_ctrl.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_pl_eq.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_pl_eq.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_vf_decode.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_vf_decode.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_vf_decode_attr.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_vf_decode_attr.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_pipe.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_pipe.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_seqnum_fifo.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_seqnum_fifo.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_sys_clk_gen_ps.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_sys_clk_gen_ps.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0_pcie4c_uscale_core_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source/pcie4c_uscale_plus_0_pcie4c_uscale_core_top.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
pcie4c_uscale_plus_0.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/sim/pcie4c_uscale_plus_0.v,incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"incdir="../../../../project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/source"
glbl.v,Verilog,xil_defaultlib,glbl.v
