[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-4",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.34)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2348,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-4_amd64.deb",
	"size": 588312,
	"md5": "75d9c387abf10713877a35c7fa8eac17",
	"sha1": "6bfb55dde55a214c5df3cfd845837a3579659402",
	"sha256": "11436a20abe6149cbef24fdb7b151eadff49da47b2e96938f5e5a6b8a8f6a1c3",
	"sha512": "809f4ec0ad4d3a1a47c470bd8b8d396ceaac9e2d736dd9ab539b669d7810e9077555ed3bd85fecfe499ff50f14a83a7f2a2ba0a9d905d95f2fa2f29025ca8a05",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}]