$date
	Tue Sep 02 23:14:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DATA_SYNC_tb $end
$var wire 8 ! sync_bus_tb [7:0] $end
$var wire 1 " enable_pulse_tb $end
$var parameter 32 # BUS_WIDTH $end
$var parameter 32 $ Clock_period $end
$var parameter 32 % NUM_STAGES $end
$var reg 1 & CLK_tb $end
$var reg 1 ' RST_tb $end
$var reg 1 ( bus_enable_tb $end
$var reg 8 ) unsync_bus_tb [7:0] $end
$scope module DSYNC $end
$var wire 1 & CLK $end
$var wire 1 ' RST $end
$var wire 1 ( bus_enable $end
$var wire 1 " enable_pulse $end
$var wire 8 * unsync_bus [7:0] $end
$var wire 8 + mux [7:0] $end
$var parameter 32 , BUS_WIDTH $end
$var parameter 32 - NUM_STAGES $end
$var reg 1 . pulse_gen $end
$var reg 2 / syn_reg [1:0] $end
$var reg 8 0 sync_bus [7:0] $end
$upscope $end
$scope task do_operation $end
$var reg 8 1 data [7:0] $end
$var reg 1 2 enable $end
$upscope $end
$scope task initialize $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 -
b1000 ,
b10 %
b1010 $
b1000 #
$end
#0
$dumpvars
x2
bx 1
b0 0
b0 /
0.
b0 +
b0 *
b0 )
0(
0'
0&
0"
b0 !
$end
#5000
1&
#10000
0&
12
b10101011 1
1'
#15000
b10101011 +
1"
b1 /
1(
b10101011 )
b10101011 *
1&
#20000
0&
#25000
b10101011 !
b10101011 0
b11 /
1&
#30000
0&
#35000
0"
1.
1&
#40000
0&
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
b0 +
b0 /
0.
b0 !
b0 0
1&
0'
#120000
0&
#125000
b11001101 +
1"
b1 /
b11001101 )
b11001101 *
1&
b11001101 1
1'
#130000
0&
#135000
b11 /
b11001101 !
b11001101 0
1&
#140000
0&
#145000
0"
1.
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#180000
0&
#185000
1&
#190000
0&
#195000
1&
#200000
0&
#205000
1&
#210000
0&
#215000
1&
#220000
0&
#225000
1&
