<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HF-MAX22200 Driver: /home/runner/work/hf-max22200-driver/hf-max22200-driver/inc/max22200_registers.hpp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">HF-MAX22200 Driver<span id="projectnumber">&#160;0.1.0-dev</span>
   </div>
   <div id="projectbrief">HF-MAX22200 C++ Driver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('_2home_2runner_2work_2hf-max22200-driver_2hf-max22200-driver_2inc_2max22200_registers_8hpp-example.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">/home/runner/work/hf-max22200-driver/hf-max22200-driver/inc/max22200_registers.hpp</div></div>
</div><!--header-->
<div class="contents">
<p>Build a Command Register value.</p>
<p>Build a Command Register valueConstructs the 8-bit Command Register byte from the register bank address, read/write mode, and transfer size.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Register bank address (0x00-0x0A, see RegBank namespace) </td></tr>
    <tr><td class="paramname">write</td><td>true for write operation, false for read </td></tr>
    <tr><td class="paramname">mode8</td><td>true for 8-bit MSB only, false for 32-bit full register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>8-bit command register value ready for SPI transfer</dd></dl>
<div class="fragment"><div class="line"><span class="comment">// Write 32-bit STATUS register</span></div>
<div class="line">uint8_t cmd = CommandReg::build(RegBank::STATUS, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><span class="comment">// Result: 0x80 | (0x00 &lt;&lt; 1) | 0x00 = 0x80</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// Read 8-bit MSB of CFG_CH0 (fast HOLD current update)</span></div>
<div class="line">uint8_t cmd = CommandReg::build(RegBank::CFG_CH0, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><span class="comment">// Result: 0x00 | (0x01 &lt;&lt; 1) | 0x01 = 0x03</span></div>
</div><!-- fragment --><div class="fragment"><div class="line"> </div>
<div class="line"><span class="preprocessor">#pragma once</span></div>
<div class="line"><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacemax22200.html">max22200</a> {</div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a0" name="a0"></a><a class="code hl_variable" href="namespacemax22200.html#ade1e463aec90832776b7b35c6200c3a7">NUM_CHANNELS_</a> = 8;</div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a1" name="a1"></a><a class="code hl_variable" href="namespacemax22200.html#aa433a968c342b863d10b8af9fe7786cc">MAX_SPI_FREQ_STANDALONE_</a> = 10000000; <span class="comment">// 10 MHz</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a2" name="a2"></a><a class="code hl_variable" href="namespacemax22200.html#a10792d535c2b89f6c57ecc8cc5a97b71">MAX_SPI_FREQ_DAISY_CHAIN_</a> = 5000000; <span class="comment">// 5 MHz</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// Register Bank Addresses (A_BNK field in Command Register, bits [4:1])</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>RegBank {</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a3" name="a3"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#a1c9a3e196f6c07a4111614506688ffde">STATUS</a>   = 0x00; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a4" name="a4"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#afe3eb40853398ec9c301e34ff92f3d5f">CFG_CH0</a>  = 0x01; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a5" name="a5"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#ad7fc5711877135f97ec0bcf64b009e4e">CFG_CH1</a>  = 0x02; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a6" name="a6"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#ae49911a958794991e3d5ef7a65004dd7">CFG_CH2</a>  = 0x03; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a7" name="a7"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#a368e833c582ec0e81bd6526d937815c2">CFG_CH3</a>  = 0x04; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a8" name="a8"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#aa0616286a8ba2f3e00f6d84416ce36a0">CFG_CH4</a>  = 0x05; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a9" name="a9"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#ab732d70ad2ed5299c800ff0e7235e886">CFG_CH5</a>  = 0x06; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a10" name="a10"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#af68f1fdc8c82fd79908a388639047b40">CFG_CH6</a>  = 0x07; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a11" name="a11"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#a5430b72db5bd8f286aabc9ce2c7abe25">CFG_CH7</a>  = 0x08; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a12" name="a12"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#a460a7fd3711f8af8457e3dfca00700f8">FAULT</a>    = 0x09; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a13" name="a13"></a><a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#ab495e7bb8b1143d06a8243d88a191d5e">CFG_DPM</a>  = 0x0A; </div>
<div class="line">} <span class="comment">// namespace RegBank</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// Command Register (8-bit, Write Only)</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>CommandReg {</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a14" name="a14"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a78cf3ba992bfd333f7d5e3ad5f7f70cb">RBW_POS</a>       = 7;    </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a15" name="a15"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#aa53dc719e51e24442a0a72adc5d89738">RBW_READ</a>      = 0x00; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a16" name="a16"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a0d94b433814453a077e6422c41b00c9b">RBW_WRITE</a>     = 0x80; </div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a17" name="a17"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a362111b2edf8cfca734a2d886c6d5c79">A_BNK_POS</a>     = 1;    </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a18" name="a18"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#ada848fe1afa99c0834f3503d76fa7936">A_BNK_MASK</a>    = 0x1E; </div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a19" name="a19"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a4142c3b349c3ee64c68308b3c2ca03f6">MODE_8BIT</a>     = 0x01; </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a20" name="a20"></a><a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a7eac95409884c49075316b1e33256f21">MODE_32BIT</a>    = 0x00; </div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a21" name="a21"></a><a class="code hl_function" href="namespacemax22200_1_1CommandReg.html#a6fc80a9b0f7e63b68ef97fb1fd2231bd">build</a>(uint8_t bank, <span class="keywordtype">bool</span> write, <span class="keywordtype">bool</span> mode8 = <span class="keyword">false</span>) {</div>
<div class="line">  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>uint8_t<span class="keyword">&gt;</span>(</div>
<div class="line">      (write ? <a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a0d94b433814453a077e6422c41b00c9b">RBW_WRITE</a> : <a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#aa53dc719e51e24442a0a72adc5d89738">RBW_READ</a>) |</div>
<div class="line">      ((bank &amp; 0x0F) &lt;&lt; <a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a362111b2edf8cfca734a2d886c6d5c79">A_BNK_POS</a>) |</div>
<div class="line">      (mode8 ? <a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a4142c3b349c3ee64c68308b3c2ca03f6">MODE_8BIT</a> : <a class="code hl_variable" href="namespacemax22200_1_1CommandReg.html#a7eac95409884c49075316b1e33256f21">MODE_32BIT</a>));</div>
<div class="line">}</div>
<div class="line">} <span class="comment">// namespace CommandReg</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// STATUS Register (0x00) — 32-bit</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>StatusReg {</div>
<div class="line"><span class="comment">// Byte 3 (bits 31:24) — Channel activation</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a22" name="a22"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ae4acf7125c14e4af4233923538b972fc">ONCH_SHIFT</a>    = 24;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a23" name="a23"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ad2b3ebf87a85a2aab22eec5e1ab21abf">ONCH_MASK</a>     = 0xFF000000u; </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Byte 2 (bits 23:16) — Fault masks + FREQM</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a24" name="a24"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a1001f21aa29d1aac686511bb2f122ee6">M_OVT_BIT</a>     = (1u &lt;&lt; 23); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a25" name="a25"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a89b232087a668b8728582a2648f25a3d">M_OCP_BIT</a>     = (1u &lt;&lt; 22); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a26" name="a26"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#af4082568940220ab4a1d5f7364513243">M_OLF_BIT</a>     = (1u &lt;&lt; 21); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a27" name="a27"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a6b321d8306a721162f135ad4b3a30321">M_HHF_BIT</a>     = (1u &lt;&lt; 20); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a28" name="a28"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a58ab7cbd57db3632f110feb4bead939a">M_DPM_BIT</a>     = (1u &lt;&lt; 19); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a29" name="a29"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a7a2a958d77d78f55b41a491a2f4b2df1">M_COMF_BIT</a>    = (1u &lt;&lt; 18); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a30" name="a30"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a04b3ac5322fc987c2a8d7c4974e6f73e">M_UVM_BIT</a>     = (1u &lt;&lt; 17); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a31" name="a31"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a9254273cef31940997d41db881d98ada">FREQM_BIT</a>     = (1u &lt;&lt; 16); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Byte 1 (bits 15:8) — Channel-pair mode configuration</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a32" name="a32"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a825e23d14b48cddec75f2e45db95c056">CM76_SHIFT</a>    = 14;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a33" name="a33"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a6dc5beac27dda447e7f5f60fb44e4464">CM76_MASK</a>     = (0x03u &lt;&lt; 14); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a34" name="a34"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a699548b37fcc6347e38150413782d569">CM54_SHIFT</a>    = 12;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a35" name="a35"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ab3b57dd4a42ca94cd11dcb48490957ae">CM54_MASK</a>     = (0x03u &lt;&lt; 12); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a36" name="a36"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a40d75c8956a0fe22c7b17de70ce26e13">CM32_SHIFT</a>    = 10;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a37" name="a37"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ac26d7954f9ac5a9cacab0425a72cd568">CM32_MASK</a>     = (0x03u &lt;&lt; 10); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a38" name="a38"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a95d5d6c32a787c153c7d1cfff69a9f83">CM10_SHIFT</a>    = 8;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a39" name="a39"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ada50660026c7381be95b7bc2db7acf55">CM10_MASK</a>     = (0x03u &lt;&lt; 8);  </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Byte 0 (bits 7:0) — Fault flags (read-only except ACTIVE)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a40" name="a40"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a04b8bc996e00aa09851c21b9a27e0b92">OVT_BIT</a>       = (1u &lt;&lt; 7);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a41" name="a41"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a7735f8ec46c6b4f88f9678ee13b9e6c9">OCP_BIT</a>       = (1u &lt;&lt; 6);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a42" name="a42"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a7c536720dfe188fcfcc5c9f6df372051">OLF_BIT</a>       = (1u &lt;&lt; 5);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a43" name="a43"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a6a648a7a78c64d2dabcfa0c9147d0a6d">HHF_BIT</a>       = (1u &lt;&lt; 4);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a44" name="a44"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#aa15ffdb90b960ff9e0127eb039f0ced5">DPM_BIT</a>       = (1u &lt;&lt; 3);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a45" name="a45"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ae32ac2be5aa1b852a28c9dcfad27e2da">COMER_BIT</a>     = (1u &lt;&lt; 2);  </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a46" name="a46"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ac1dbbf40cfde9f88f56d16006bd51415">FAULT_BYTE_COMER</a> = 0x04u;</div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a47" name="a47"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#aae875bdc854fd13b409fa9693daea9dd">UVM_BIT</a>       = (1u &lt;&lt; 1);  </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a48" name="a48"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a8c1678d01a8c9031d2cbd1d29a22df93">ACTIVE_BIT</a>    = (1u &lt;&lt; 0);  </div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a49" name="a49"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a119232e3e36f4a28de04b4058d3f2c5c">FAULT_FLAGS_MASK</a> = 0xFEu;</div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a50" name="a50"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a48eb839f02115d6cd5e59af5c6fb342c">CM_INDEPENDENT</a> = 0x00;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a51" name="a51"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a7d5f67402e035849fe73452f392f2ca9">CM_PARALLEL</a>    = 0x01;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a52" name="a52"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#a01870930815ae1f2da26a41348b7db06">CM_HBRIDGE</a>     = 0x02;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a53" name="a53"></a><a class="code hl_variable" href="namespacemax22200_1_1StatusReg.html#ab8c751b61c7b03905400b0b00b126c00">CM_RESERVED</a>    = 0x03;</div>
<div class="line">} <span class="comment">// namespace StatusReg</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// Channel Configuration Register (CFG_CHx, 0x01-0x08) — 32-bit</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>CfgChReg {</div>
<div class="line"><span class="comment">// Bit 31: HFS (Half Full-Scale)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a54" name="a54"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ac11979f3f649ef3d263fa55c559e2ea9">HFS_BIT</a>       = (1u &lt;&lt; 31); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bits 30:24: HOLD current (7-bit)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a55" name="a55"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a6b7d84e35c5522f5c19c152f31c72dd3">HOLD_SHIFT</a>    = 24;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a56" name="a56"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ab4026c53573e1db3f6654746de42f459">HOLD_MASK</a>     = (0x7Fu &lt;&lt; 24); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 23: TRGnSPI (Trigger source)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a57" name="a57"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ab7b0767769a167c6bbcf2315bea02c42">TRGNSPI_BIT</a>   = (1u &lt;&lt; 23); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bits 22:16: HIT current (7-bit)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a58" name="a58"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#aa88b57252a307c72349fa15085308fe3">HIT_SHIFT</a>     = 16;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a59" name="a59"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a4f9881119036d362a12fe712520d7627">HIT_MASK</a>      = (0x7Fu &lt;&lt; 16); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bits 15:8: HIT time (8-bit)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a60" name="a60"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a5f32c784ef343aecdb9edbd92f78eff6">HITT_SHIFT</a>    = 8;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a61" name="a61"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a08d6377cb68250c98a11d880748d272b">HITT_MASK</a>     = (0xFFu &lt;&lt; 8); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 7: VDRnCDR (Drive mode)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a62" name="a62"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#aacbe02626c41195b6bd1cd727c20898f">VDRNCDR_BIT</a>   = (1u &lt;&lt; 7);   </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 6: HSnLS (High-side/Low-side)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a63" name="a63"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ad7c96a15f6b4f1e255f7bf49eb403fec">HSNLS_BIT</a>     = (1u &lt;&lt; 6);   </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bits 5:4: FREQ_CFG (Chopping frequency)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a64" name="a64"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#aa621d96c3a31b687686fb1757fdba951">FREQ_CFG_SHIFT</a> = 4;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a65" name="a65"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ac0238785a56b450fdc3f431feb57c52a">FREQ_CFG_MASK</a>  = (0x03u &lt;&lt; 4); </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 3: SRC (Slew rate control)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a66" name="a66"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a935cd4b4426143c027bc161e492f5b65">SRC_BIT</a>       = (1u &lt;&lt; 3);   </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 2: OL_EN (Open load detect enable)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a67" name="a67"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a828ca6cd3c380152055781a978a2ce1c">OL_EN_BIT</a>     = (1u &lt;&lt; 2);   </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 1: DPM_EN (DPM detection enable)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a68" name="a68"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a379c270b3b13617599f17c61cf6b73e9">DPM_EN_BIT</a>    = (1u &lt;&lt; 1);   </div>
<div class="line"> </div>
<div class="line"><span class="comment">// Bit 0: HHF_EN (HIT current check enable)</span></div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a69" name="a69"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#ac0d6fd2ab76ccf82a3b8a450a6ce8fce">HHF_EN_BIT</a>    = (1u &lt;&lt; 0);   </div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a70" name="a70"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a6dba8632c1cc630790abba9eea8a3068">MAX_HOLD</a>       = 127;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a71" name="a71"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#aed58565ab2226178757d1fea8c9d00e5">MAX_HIT</a>        = 127;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a72" name="a72"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a7462c428e0f5581d1e9fc7a29621d3af">MAX_HIT_TIME</a>   = 255;</div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a73" name="a73"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgChReg.html#a16f0ce84d577578cccb3629c23869d7c">CONTINUOUS_HIT</a> = 255;</div>
<div class="line">} <span class="comment">// namespace CfgChReg</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// FAULT Register (0x09) — 32-bit, Read Only</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>FaultReg {</div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a74" name="a74"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#a3dbbd4c3a4bba50cbb277806056ce917">OCP_SHIFT</a> = 24;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a75" name="a75"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#a43c0513d2e97f76e1b0ce39a3d5e2d77">OCP_MASK</a>  = 0xFF000000u; </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a76" name="a76"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#acc246f9e620cc7e58e80fcf3ac0e71bf">HHF_SHIFT</a> = 16;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a77" name="a77"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#ad72a30cc0df47c62fc12bd33bc69a697">HHF_MASK</a>  = 0x00FF0000u; </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a78" name="a78"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#a8768176b862271b529687841d1d74202">OLF_SHIFT</a> = 8;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a79" name="a79"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#a3947efe6f18719642ece93ccc2afaf90">OLF_MASK</a>  = 0x0000FF00u; </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a80" name="a80"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#a7a7a50ff0af5618e345d86b2fe42829e">DPM_SHIFT</a> = 0;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a81" name="a81"></a><a class="code hl_variable" href="namespacemax22200_1_1FaultReg.html#ac9de5f0f6493be4d5d8932a2ed910206">DPM_MASK</a>  = 0x000000FFu; </div>
<div class="line">} <span class="comment">// namespace FaultReg</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// CFG_DPM Register (0x0A) — 32-bit, DPM Algorithm Configuration</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">namespace </span>CfgDpmReg {</div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a82" name="a82"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#a5f7ca00818107bb82f63cf63ab49d660">DPM_ISTART_SHIFT</a> = 8;   </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a83" name="a83"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#a61203d11441fc09197e3ed0b4a183638">DPM_ISTART_MASK</a>  = (0x7Fu &lt;&lt; 8); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a84" name="a84"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#a02ff25f6177261f5ac7b90d7989c5beb">DPM_TDEB_SHIFT</a>   = 4;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a85" name="a85"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#a05e2defa0a4024447c534a8a85705b34">DPM_TDEB_MASK</a>    = (0x0Fu &lt;&lt; 4); </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a86" name="a86"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#a70bca30870a60189caa805775a846f4b">DPM_IPTH_SHIFT</a>   = 0;    </div>
<div class="line"><span class="keyword">constexpr</span> uint32_t <a id="a87" name="a87"></a><a class="code hl_variable" href="namespacemax22200_1_1CfgDpmReg.html#ad06b085c495ff5622c0f8b5c0880eb0c">DPM_IPTH_MASK</a>    = 0x0Fu; </div>
<div class="line">} <span class="comment">// namespace CfgDpmReg</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"><span class="comment">// Helper functions</span></div>
<div class="line"><span class="comment">// ============================================================================</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">constexpr</span> uint8_t <a id="a88" name="a88"></a><a class="code hl_function" href="namespacemax22200.html#aab49b674a6a3f59d961019c61d18bf27">getChannelCfgBank</a>(uint8_t channel) {</div>
<div class="line">  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>uint8_t<span class="keyword">&gt;</span>(<a class="code hl_variable" href="namespacemax22200_1_1RegBank.html#afe3eb40853398ec9c301e34ff92f3d5f">RegBank::CFG_CH0</a> + channel);</div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="comment">// Forward declarations</span></div>
<div class="line"><span class="keyword">enum class</span> <a id="a89" name="a89"></a><a class="code hl_enumeration" href="namespacemax22200.html#a2b4eec1a1d40f726831b9fb75f74b591">DriveMode</a> : uint8_t;</div>
<div class="line"><span class="keyword">enum class</span> <a id="a90" name="a90"></a><a class="code hl_enumeration" href="namespacemax22200.html#a339d71547e4d3f6ad5d66252bb002bea">ChannelMode</a> : uint8_t;</div>
<div class="line"> </div>
<div class="line">} <span class="comment">// namespace max22200</span></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a08d6377cb68250c98a11d880748d272b"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a08d6377cb68250c98a11d880748d272b">max22200::CfgChReg::HITT_MASK</a></div><div class="ttdeci">constexpr uint32_t HITT_MASK</div><div class="ttdoc">HIT time mask (8-bit, 0-255)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:374</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a16f0ce84d577578cccb3629c23869d7c"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a16f0ce84d577578cccb3629c23869d7c">max22200::CfgChReg::CONTINUOUS_HIT</a></div><div class="ttdeci">constexpr uint8_t CONTINUOUS_HIT</div><div class="ttdoc">HIT time value for continuous IHIT (tHIT = ∞)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:405</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a379c270b3b13617599f17c61cf6b73e9"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a379c270b3b13617599f17c61cf6b73e9">max22200::CfgChReg::DPM_EN_BIT</a></div><div class="ttdeci">constexpr uint32_t DPM_EN_BIT</div><div class="ttdoc">DPM_EN bit (0=disabled, 1=enabled)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:393</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a4f9881119036d362a12fe712520d7627"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a4f9881119036d362a12fe712520d7627">max22200::CfgChReg::HIT_MASK</a></div><div class="ttdeci">constexpr uint32_t HIT_MASK</div><div class="ttdoc">HIT current mask (7-bit, 0-127)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:370</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a5f32c784ef343aecdb9edbd92f78eff6"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a5f32c784ef343aecdb9edbd92f78eff6">max22200::CfgChReg::HITT_SHIFT</a></div><div class="ttdeci">constexpr uint32_t HITT_SHIFT</div><div class="ttdoc">HIT time bit shift.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:373</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a6b7d84e35c5522f5c19c152f31c72dd3"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a6b7d84e35c5522f5c19c152f31c72dd3">max22200::CfgChReg::HOLD_SHIFT</a></div><div class="ttdeci">constexpr uint32_t HOLD_SHIFT</div><div class="ttdoc">HOLD current bit shift.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:362</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a6dba8632c1cc630790abba9eea8a3068"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a6dba8632c1cc630790abba9eea8a3068">max22200::CfgChReg::MAX_HOLD</a></div><div class="ttdeci">constexpr uint8_t MAX_HOLD</div><div class="ttdoc">Maximum HOLD current register value (7-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:399</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a7462c428e0f5581d1e9fc7a29621d3af"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a7462c428e0f5581d1e9fc7a29621d3af">max22200::CfgChReg::MAX_HIT_TIME</a></div><div class="ttdeci">constexpr uint8_t MAX_HIT_TIME</div><div class="ttdoc">Maximum HIT time register value (8-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:403</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a828ca6cd3c380152055781a978a2ce1c"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a828ca6cd3c380152055781a978a2ce1c">max22200::CfgChReg::OL_EN_BIT</a></div><div class="ttdeci">constexpr uint32_t OL_EN_BIT</div><div class="ttdoc">OL_EN bit (0=disabled, 1=enabled)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:390</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_a935cd4b4426143c027bc161e492f5b65"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#a935cd4b4426143c027bc161e492f5b65">max22200::CfgChReg::SRC_BIT</a></div><div class="ttdeci">constexpr uint32_t SRC_BIT</div><div class="ttdoc">SRC bit (0=fast, 1=slew-rate controlled)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:387</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_aa621d96c3a31b687686fb1757fdba951"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#aa621d96c3a31b687686fb1757fdba951">max22200::CfgChReg::FREQ_CFG_SHIFT</a></div><div class="ttdeci">constexpr uint32_t FREQ_CFG_SHIFT</div><div class="ttdoc">FREQ_CFG bit shift.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:383</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_aa88b57252a307c72349fa15085308fe3"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#aa88b57252a307c72349fa15085308fe3">max22200::CfgChReg::HIT_SHIFT</a></div><div class="ttdeci">constexpr uint32_t HIT_SHIFT</div><div class="ttdoc">HIT current bit shift.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:369</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_aacbe02626c41195b6bd1cd727c20898f"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#aacbe02626c41195b6bd1cd727c20898f">max22200::CfgChReg::VDRNCDR_BIT</a></div><div class="ttdeci">constexpr uint32_t VDRNCDR_BIT</div><div class="ttdoc">VDRnCDR bit (0=CDR, 1=VDR)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:377</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ab4026c53573e1db3f6654746de42f459"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ab4026c53573e1db3f6654746de42f459">max22200::CfgChReg::HOLD_MASK</a></div><div class="ttdeci">constexpr uint32_t HOLD_MASK</div><div class="ttdoc">HOLD current mask (7-bit, 0-127)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:363</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ab7b0767769a167c6bbcf2315bea02c42"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ab7b0767769a167c6bbcf2315bea02c42">max22200::CfgChReg::TRGNSPI_BIT</a></div><div class="ttdeci">constexpr uint32_t TRGNSPI_BIT</div><div class="ttdoc">TRGnSPI bit (0=SPI ONCH, 1=TRIG pin)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:366</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ac0238785a56b450fdc3f431feb57c52a"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ac0238785a56b450fdc3f431feb57c52a">max22200::CfgChReg::FREQ_CFG_MASK</a></div><div class="ttdeci">constexpr uint32_t FREQ_CFG_MASK</div><div class="ttdoc">FREQ_CFG mask (2-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:384</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ac0d6fd2ab76ccf82a3b8a450a6ce8fce"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ac0d6fd2ab76ccf82a3b8a450a6ce8fce">max22200::CfgChReg::HHF_EN_BIT</a></div><div class="ttdeci">constexpr uint32_t HHF_EN_BIT</div><div class="ttdoc">HHF_EN bit (0=disabled, 1=enabled)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:396</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ac11979f3f649ef3d263fa55c559e2ea9"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ac11979f3f649ef3d263fa55c559e2ea9">max22200::CfgChReg::HFS_BIT</a></div><div class="ttdeci">constexpr uint32_t HFS_BIT</div><div class="ttdoc">HFS bit (0=1x full-scale, 1=0.5x half-scale)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:359</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_ad7c96a15f6b4f1e255f7bf49eb403fec"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#ad7c96a15f6b4f1e255f7bf49eb403fec">max22200::CfgChReg::HSNLS_BIT</a></div><div class="ttdeci">constexpr uint32_t HSNLS_BIT</div><div class="ttdoc">HSnLS bit (0=low-side, 1=high-side)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:380</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgChReg_html_aed58565ab2226178757d1fea8c9d00e5"><div class="ttname"><a href="namespacemax22200_1_1CfgChReg.html#aed58565ab2226178757d1fea8c9d00e5">max22200::CfgChReg::MAX_HIT</a></div><div class="ttdeci">constexpr uint8_t MAX_HIT</div><div class="ttdoc">Maximum HIT current register value (7-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:401</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_a02ff25f6177261f5ac7b90d7989c5beb"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#a02ff25f6177261f5ac7b90d7989c5beb">max22200::CfgDpmReg::DPM_TDEB_SHIFT</a></div><div class="ttdeci">constexpr uint32_t DPM_TDEB_SHIFT</div><div class="ttdoc">DPM_TDEB bit shift (bits 7:4)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:511</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_a05e2defa0a4024447c534a8a85705b34"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#a05e2defa0a4024447c534a8a85705b34">max22200::CfgDpmReg::DPM_TDEB_MASK</a></div><div class="ttdeci">constexpr uint32_t DPM_TDEB_MASK</div><div class="ttdoc">DPM_TDEB mask (4-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:512</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_a5f7ca00818107bb82f63cf63ab49d660"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#a5f7ca00818107bb82f63cf63ab49d660">max22200::CfgDpmReg::DPM_ISTART_SHIFT</a></div><div class="ttdeci">constexpr uint32_t DPM_ISTART_SHIFT</div><div class="ttdoc">DPM_ISTART bit shift (bits 14:8)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:509</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_a61203d11441fc09197e3ed0b4a183638"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#a61203d11441fc09197e3ed0b4a183638">max22200::CfgDpmReg::DPM_ISTART_MASK</a></div><div class="ttdeci">constexpr uint32_t DPM_ISTART_MASK</div><div class="ttdoc">DPM_ISTART mask (7-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:510</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_a70bca30870a60189caa805775a846f4b"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#a70bca30870a60189caa805775a846f4b">max22200::CfgDpmReg::DPM_IPTH_SHIFT</a></div><div class="ttdeci">constexpr uint32_t DPM_IPTH_SHIFT</div><div class="ttdoc">DPM_IPTH bit shift (bits 3:0)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:513</div></div>
<div class="ttc" id="anamespacemax22200_1_1CfgDpmReg_html_ad06b085c495ff5622c0f8b5c0880eb0c"><div class="ttname"><a href="namespacemax22200_1_1CfgDpmReg.html#ad06b085c495ff5622c0f8b5c0880eb0c">max22200::CfgDpmReg::DPM_IPTH_MASK</a></div><div class="ttdeci">constexpr uint32_t DPM_IPTH_MASK</div><div class="ttdoc">DPM_IPTH mask (4-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:514</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a0d94b433814453a077e6422c41b00c9b"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a0d94b433814453a077e6422c41b00c9b">max22200::CommandReg::RBW_WRITE</a></div><div class="ttdeci">constexpr uint8_t RBW_WRITE</div><div class="ttdoc">Write operation (bit 7 = 1)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:142</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a362111b2edf8cfca734a2d886c6d5c79"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a362111b2edf8cfca734a2d886c6d5c79">max22200::CommandReg::A_BNK_POS</a></div><div class="ttdeci">constexpr uint8_t A_BNK_POS</div><div class="ttdoc">Bank address bit position (bits 4:1)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:144</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a4142c3b349c3ee64c68308b3c2ca03f6"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a4142c3b349c3ee64c68308b3c2ca03f6">max22200::CommandReg::MODE_8BIT</a></div><div class="ttdeci">constexpr uint8_t MODE_8BIT</div><div class="ttdoc">8-bit MSB only access (bit 0 = 1)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:147</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a6fc80a9b0f7e63b68ef97fb1fd2231bd"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a6fc80a9b0f7e63b68ef97fb1fd2231bd">max22200::CommandReg::build</a></div><div class="ttdeci">constexpr uint8_t build(uint8_t bank, bool write, bool mode8=false)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:172</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a78cf3ba992bfd333f7d5e3ad5f7f70cb"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a78cf3ba992bfd333f7d5e3ad5f7f70cb">max22200::CommandReg::RBW_POS</a></div><div class="ttdeci">constexpr uint8_t RBW_POS</div><div class="ttdoc">Read/Write bit position.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:140</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_a7eac95409884c49075316b1e33256f21"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#a7eac95409884c49075316b1e33256f21">max22200::CommandReg::MODE_32BIT</a></div><div class="ttdeci">constexpr uint8_t MODE_32BIT</div><div class="ttdoc">32-bit full access (bit 0 = 0)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:148</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_aa53dc719e51e24442a0a72adc5d89738"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#aa53dc719e51e24442a0a72adc5d89738">max22200::CommandReg::RBW_READ</a></div><div class="ttdeci">constexpr uint8_t RBW_READ</div><div class="ttdoc">Read operation (bit 7 = 0)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:141</div></div>
<div class="ttc" id="anamespacemax22200_1_1CommandReg_html_ada848fe1afa99c0834f3503d76fa7936"><div class="ttname"><a href="namespacemax22200_1_1CommandReg.html#ada848fe1afa99c0834f3503d76fa7936">max22200::CommandReg::A_BNK_MASK</a></div><div class="ttdeci">constexpr uint8_t A_BNK_MASK</div><div class="ttdoc">Bank address mask (bits 4:1)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:145</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_a3947efe6f18719642ece93ccc2afaf90"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#a3947efe6f18719642ece93ccc2afaf90">max22200::FaultReg::OLF_MASK</a></div><div class="ttdeci">constexpr uint32_t OLF_MASK</div><div class="ttdoc">OLF bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:445</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_a3dbbd4c3a4bba50cbb277806056ce917"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#a3dbbd4c3a4bba50cbb277806056ce917">max22200::FaultReg::OCP_SHIFT</a></div><div class="ttdeci">constexpr uint32_t OCP_SHIFT</div><div class="ttdoc">OCP bit shift (bits 31:24)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:440</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_a43c0513d2e97f76e1b0ce39a3d5e2d77"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#a43c0513d2e97f76e1b0ce39a3d5e2d77">max22200::FaultReg::OCP_MASK</a></div><div class="ttdeci">constexpr uint32_t OCP_MASK</div><div class="ttdoc">OCP bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:441</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_a7a7a50ff0af5618e345d86b2fe42829e"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#a7a7a50ff0af5618e345d86b2fe42829e">max22200::FaultReg::DPM_SHIFT</a></div><div class="ttdeci">constexpr uint32_t DPM_SHIFT</div><div class="ttdoc">DPM bit shift (bits 7:0)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:446</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_a8768176b862271b529687841d1d74202"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#a8768176b862271b529687841d1d74202">max22200::FaultReg::OLF_SHIFT</a></div><div class="ttdeci">constexpr uint32_t OLF_SHIFT</div><div class="ttdoc">OLF bit shift (bits 15:8)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:444</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_ac9de5f0f6493be4d5d8932a2ed910206"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#ac9de5f0f6493be4d5d8932a2ed910206">max22200::FaultReg::DPM_MASK</a></div><div class="ttdeci">constexpr uint32_t DPM_MASK</div><div class="ttdoc">DPM bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:447</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_acc246f9e620cc7e58e80fcf3ac0e71bf"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#acc246f9e620cc7e58e80fcf3ac0e71bf">max22200::FaultReg::HHF_SHIFT</a></div><div class="ttdeci">constexpr uint32_t HHF_SHIFT</div><div class="ttdoc">HHF bit shift (bits 23:16)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:442</div></div>
<div class="ttc" id="anamespacemax22200_1_1FaultReg_html_ad72a30cc0df47c62fc12bd33bc69a697"><div class="ttname"><a href="namespacemax22200_1_1FaultReg.html#ad72a30cc0df47c62fc12bd33bc69a697">max22200::FaultReg::HHF_MASK</a></div><div class="ttdeci">constexpr uint32_t HHF_MASK</div><div class="ttdoc">HHF bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:443</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_a1c9a3e196f6c07a4111614506688ffde"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#a1c9a3e196f6c07a4111614506688ffde">max22200::RegBank::STATUS</a></div><div class="ttdeci">constexpr uint8_t STATUS</div><div class="ttdoc">Status register (32-bit) — channel on/off, HW config, faults, ACTIVE.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:95</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_a368e833c582ec0e81bd6526d937815c2"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#a368e833c582ec0e81bd6526d937815c2">max22200::RegBank::CFG_CH3</a></div><div class="ttdeci">constexpr uint8_t CFG_CH3</div><div class="ttdoc">Channel 3 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:99</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_a460a7fd3711f8af8457e3dfca00700f8"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#a460a7fd3711f8af8457e3dfca00700f8">max22200::RegBank::FAULT</a></div><div class="ttdeci">constexpr uint8_t FAULT</div><div class="ttdoc">Fault register (32-bit, read-only) — per-channel fault flags.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:104</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_a5430b72db5bd8f286aabc9ce2c7abe25"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#a5430b72db5bd8f286aabc9ce2c7abe25">max22200::RegBank::CFG_CH7</a></div><div class="ttdeci">constexpr uint8_t CFG_CH7</div><div class="ttdoc">Channel 7 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:103</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_aa0616286a8ba2f3e00f6d84416ce36a0"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#aa0616286a8ba2f3e00f6d84416ce36a0">max22200::RegBank::CFG_CH4</a></div><div class="ttdeci">constexpr uint8_t CFG_CH4</div><div class="ttdoc">Channel 4 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:100</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_ab495e7bb8b1143d06a8243d88a191d5e"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#ab495e7bb8b1143d06a8243d88a191d5e">max22200::RegBank::CFG_DPM</a></div><div class="ttdeci">constexpr uint8_t CFG_DPM</div><div class="ttdoc">DPM configuration register (32-bit) — global DPM algorithm settings.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:105</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_ab732d70ad2ed5299c800ff0e7235e886"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#ab732d70ad2ed5299c800ff0e7235e886">max22200::RegBank::CFG_CH5</a></div><div class="ttdeci">constexpr uint8_t CFG_CH5</div><div class="ttdoc">Channel 5 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:101</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_ad7fc5711877135f97ec0bcf64b009e4e"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#ad7fc5711877135f97ec0bcf64b009e4e">max22200::RegBank::CFG_CH1</a></div><div class="ttdeci">constexpr uint8_t CFG_CH1</div><div class="ttdoc">Channel 1 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:97</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_ae49911a958794991e3d5ef7a65004dd7"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#ae49911a958794991e3d5ef7a65004dd7">max22200::RegBank::CFG_CH2</a></div><div class="ttdeci">constexpr uint8_t CFG_CH2</div><div class="ttdoc">Channel 2 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:98</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_af68f1fdc8c82fd79908a388639047b40"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#af68f1fdc8c82fd79908a388639047b40">max22200::RegBank::CFG_CH6</a></div><div class="ttdeci">constexpr uint8_t CFG_CH6</div><div class="ttdoc">Channel 6 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:102</div></div>
<div class="ttc" id="anamespacemax22200_1_1RegBank_html_afe3eb40853398ec9c301e34ff92f3d5f"><div class="ttname"><a href="namespacemax22200_1_1RegBank.html#afe3eb40853398ec9c301e34ff92f3d5f">max22200::RegBank::CFG_CH0</a></div><div class="ttdeci">constexpr uint8_t CFG_CH0</div><div class="ttdoc">Channel 0 configuration register (32-bit)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:96</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a01870930815ae1f2da26a41348b7db06"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a01870930815ae1f2da26a41348b7db06">max22200::StatusReg::CM_HBRIDGE</a></div><div class="ttdeci">constexpr uint8_t CM_HBRIDGE</div><div class="ttdoc">Channel-pair mode: H-bridge mode (full-bridge)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:263</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a04b3ac5322fc987c2a8d7c4974e6f73e"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a04b3ac5322fc987c2a8d7c4974e6f73e">max22200::StatusReg::M_UVM_BIT</a></div><div class="ttdeci">constexpr uint32_t M_UVM_BIT</div><div class="ttdoc">UVM fault mask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:230</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a04b8bc996e00aa09851c21b9a27e0b92"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a04b8bc996e00aa09851c21b9a27e0b92">max22200::StatusReg::OVT_BIT</a></div><div class="ttdeci">constexpr uint32_t OVT_BIT</div><div class="ttdoc">Overtemperature fault flag (read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:244</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a1001f21aa29d1aac686511bb2f122ee6"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a1001f21aa29d1aac686511bb2f122ee6">max22200::StatusReg::M_OVT_BIT</a></div><div class="ttdeci">constexpr uint32_t M_OVT_BIT</div><div class="ttdoc">OVT fault mask (1=masked, 0=signaled)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:224</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a119232e3e36f4a28de04b4058d3f2c5c"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a119232e3e36f4a28de04b4058d3f2c5c">max22200::StatusReg::FAULT_FLAGS_MASK</a></div><div class="ttdeci">constexpr uint32_t FAULT_FLAGS_MASK</div><div class="ttdoc">Fault flags byte mask (bits 7:1, read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:256</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a40d75c8956a0fe22c7b17de70ce26e13"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a40d75c8956a0fe22c7b17de70ce26e13">max22200::StatusReg::CM32_SHIFT</a></div><div class="ttdeci">constexpr uint32_t CM32_SHIFT</div><div class="ttdoc">CM32 bit shift (bits 11:10)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:238</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a48eb839f02115d6cd5e59af5c6fb342c"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a48eb839f02115d6cd5e59af5c6fb342c">max22200::StatusReg::CM_INDEPENDENT</a></div><div class="ttdeci">constexpr uint8_t CM_INDEPENDENT</div><div class="ttdoc">Channel-pair mode: independent operation.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:259</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a58ab7cbd57db3632f110feb4bead939a"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a58ab7cbd57db3632f110feb4bead939a">max22200::StatusReg::M_DPM_BIT</a></div><div class="ttdeci">constexpr uint32_t M_DPM_BIT</div><div class="ttdoc">DPM fault mask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:228</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a699548b37fcc6347e38150413782d569"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a699548b37fcc6347e38150413782d569">max22200::StatusReg::CM54_SHIFT</a></div><div class="ttdeci">constexpr uint32_t CM54_SHIFT</div><div class="ttdoc">CM54 bit shift (bits 13:12)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:236</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a6a648a7a78c64d2dabcfa0c9147d0a6d"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a6a648a7a78c64d2dabcfa0c9147d0a6d">max22200::StatusReg::HHF_BIT</a></div><div class="ttdeci">constexpr uint32_t HHF_BIT</div><div class="ttdoc">HIT current not reached flag (read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:247</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a6b321d8306a721162f135ad4b3a30321"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a6b321d8306a721162f135ad4b3a30321">max22200::StatusReg::M_HHF_BIT</a></div><div class="ttdeci">constexpr uint32_t M_HHF_BIT</div><div class="ttdoc">HHF fault mask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:227</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a6dc5beac27dda447e7f5f60fb44e4464"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a6dc5beac27dda447e7f5f60fb44e4464">max22200::StatusReg::CM76_MASK</a></div><div class="ttdeci">constexpr uint32_t CM76_MASK</div><div class="ttdoc">CM76 bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:235</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a7735f8ec46c6b4f88f9678ee13b9e6c9"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a7735f8ec46c6b4f88f9678ee13b9e6c9">max22200::StatusReg::OCP_BIT</a></div><div class="ttdeci">constexpr uint32_t OCP_BIT</div><div class="ttdoc">Overcurrent fault flag (read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:245</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a7a2a958d77d78f55b41a491a2f4b2df1"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a7a2a958d77d78f55b41a491a2f4b2df1">max22200::StatusReg::M_COMF_BIT</a></div><div class="ttdeci">constexpr uint32_t M_COMF_BIT</div><div class="ttdoc">Communication fault mask (reset value = 1, masked by default)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:229</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a7c536720dfe188fcfcc5c9f6df372051"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a7c536720dfe188fcfcc5c9f6df372051">max22200::StatusReg::OLF_BIT</a></div><div class="ttdeci">constexpr uint32_t OLF_BIT</div><div class="ttdoc">Open-load fault flag (read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:246</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a7d5f67402e035849fe73452f392f2ca9"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a7d5f67402e035849fe73452f392f2ca9">max22200::StatusReg::CM_PARALLEL</a></div><div class="ttdeci">constexpr uint8_t CM_PARALLEL</div><div class="ttdoc">Channel-pair mode: parallel mode (double current)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:261</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a825e23d14b48cddec75f2e45db95c056"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a825e23d14b48cddec75f2e45db95c056">max22200::StatusReg::CM76_SHIFT</a></div><div class="ttdeci">constexpr uint32_t CM76_SHIFT</div><div class="ttdoc">CM76 bit shift (bits 15:14)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:234</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a89b232087a668b8728582a2648f25a3d"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a89b232087a668b8728582a2648f25a3d">max22200::StatusReg::M_OCP_BIT</a></div><div class="ttdeci">constexpr uint32_t M_OCP_BIT</div><div class="ttdoc">OCP fault mask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:225</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a8c1678d01a8c9031d2cbd1d29a22df93"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a8c1678d01a8c9031d2cbd1d29a22df93">max22200::StatusReg::ACTIVE_BIT</a></div><div class="ttdeci">constexpr uint32_t ACTIVE_BIT</div><div class="ttdoc">Global enable bit (write: 0=low-power, 1=normal operation)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:253</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a9254273cef31940997d41db881d98ada"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a9254273cef31940997d41db881d98ada">max22200::StatusReg::FREQM_BIT</a></div><div class="ttdeci">constexpr uint32_t FREQM_BIT</div><div class="ttdoc">Master frequency (0=100kHz, 1=80kHz)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:231</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_a95d5d6c32a787c153c7d1cfff69a9f83"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#a95d5d6c32a787c153c7d1cfff69a9f83">max22200::StatusReg::CM10_SHIFT</a></div><div class="ttdeci">constexpr uint32_t CM10_SHIFT</div><div class="ttdoc">CM10 bit shift (bits 9:8)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:240</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_aa15ffdb90b960ff9e0127eb039f0ced5"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#aa15ffdb90b960ff9e0127eb039f0ced5">max22200::StatusReg::DPM_BIT</a></div><div class="ttdeci">constexpr uint32_t DPM_BIT</div><div class="ttdoc">Plunger movement detection flag (read-only)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:248</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_aae875bdc854fd13b409fa9693daea9dd"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#aae875bdc854fd13b409fa9693daea9dd">max22200::StatusReg::UVM_BIT</a></div><div class="ttdeci">constexpr uint32_t UVM_BIT</div><div class="ttdoc">Undervoltage flag (read-only, set at POR, cleared by read)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:252</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ab3b57dd4a42ca94cd11dcb48490957ae"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ab3b57dd4a42ca94cd11dcb48490957ae">max22200::StatusReg::CM54_MASK</a></div><div class="ttdeci">constexpr uint32_t CM54_MASK</div><div class="ttdoc">CM54 bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:237</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ab8c751b61c7b03905400b0b00b126c00"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ab8c751b61c7b03905400b0b00b126c00">max22200::StatusReg::CM_RESERVED</a></div><div class="ttdeci">constexpr uint8_t CM_RESERVED</div><div class="ttdoc">Channel-pair mode: reserved (do not use)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:265</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ac1dbbf40cfde9f88f56d16006bd51415"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ac1dbbf40cfde9f88f56d16006bd51415">max22200::StatusReg::FAULT_BYTE_COMER</a></div><div class="ttdeci">constexpr uint8_t FAULT_BYTE_COMER</div><div class="ttdoc">Fault byte value returned on SDO when COMER is set (per datasheet Figure 6)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:251</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ac26d7954f9ac5a9cacab0425a72cd568"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ac26d7954f9ac5a9cacab0425a72cd568">max22200::StatusReg::CM32_MASK</a></div><div class="ttdeci">constexpr uint32_t CM32_MASK</div><div class="ttdoc">CM32 bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:239</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ad2b3ebf87a85a2aab22eec5e1ab21abf"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ad2b3ebf87a85a2aab22eec5e1ab21abf">max22200::StatusReg::ONCH_MASK</a></div><div class="ttdeci">constexpr uint32_t ONCH_MASK</div><div class="ttdoc">ONCH bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:221</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ada50660026c7381be95b7bc2db7acf55"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ada50660026c7381be95b7bc2db7acf55">max22200::StatusReg::CM10_MASK</a></div><div class="ttdeci">constexpr uint32_t CM10_MASK</div><div class="ttdoc">CM10 bitmask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:241</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ae32ac2be5aa1b852a28c9dcfad27e2da"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ae32ac2be5aa1b852a28c9dcfad27e2da">max22200::StatusReg::COMER_BIT</a></div><div class="ttdeci">constexpr uint32_t COMER_BIT</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:249</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_ae4acf7125c14e4af4233923538b972fc"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#ae4acf7125c14e4af4233923538b972fc">max22200::StatusReg::ONCH_SHIFT</a></div><div class="ttdeci">constexpr uint32_t ONCH_SHIFT</div><div class="ttdoc">ONCH bit shift (bits 31:24)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:220</div></div>
<div class="ttc" id="anamespacemax22200_1_1StatusReg_html_af4082568940220ab4a1d5f7364513243"><div class="ttname"><a href="namespacemax22200_1_1StatusReg.html#af4082568940220ab4a1d5f7364513243">max22200::StatusReg::M_OLF_BIT</a></div><div class="ttdeci">constexpr uint32_t M_OLF_BIT</div><div class="ttdoc">OLF fault mask.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:226</div></div>
<div class="ttc" id="anamespacemax22200_html"><div class="ttname"><a href="namespacemax22200.html">max22200</a></div><div class="ttdef"><b>Definition</b> max22200.ipp:14</div></div>
<div class="ttc" id="anamespacemax22200_html_a10792d535c2b89f6c57ecc8cc5a97b71"><div class="ttname"><a href="namespacemax22200.html#a10792d535c2b89f6c57ecc8cc5a97b71">max22200::MAX_SPI_FREQ_DAISY_CHAIN_</a></div><div class="ttdeci">constexpr uint32_t MAX_SPI_FREQ_DAISY_CHAIN_</div><div class="ttdoc">Maximum SPI clock frequency with daisy chaining (Hz)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:78</div></div>
<div class="ttc" id="anamespacemax22200_html_a2b4eec1a1d40f726831b9fb75f74b591"><div class="ttname"><a href="namespacemax22200.html#a2b4eec1a1d40f726831b9fb75f74b591">max22200::DriveMode</a></div><div class="ttdeci">DriveMode</div><div class="ttdoc">Drive mode enumeration (VDRnCDR bit in CFG_CHx[7])</div><div class="ttdef"><b>Definition</b> max22200_types.hpp:98</div></div>
<div class="ttc" id="anamespacemax22200_html_a339d71547e4d3f6ad5d66252bb002bea"><div class="ttname"><a href="namespacemax22200.html#a339d71547e4d3f6ad5d66252bb002bea">max22200::ChannelMode</a></div><div class="ttdeci">ChannelMode</div><div class="ttdoc">Channel-pair mode (CMxy bits in STATUS[15:8])</div><div class="ttdef"><b>Definition</b> max22200_types.hpp:159</div></div>
<div class="ttc" id="anamespacemax22200_html_aa433a968c342b863d10b8af9fe7786cc"><div class="ttname"><a href="namespacemax22200.html#aa433a968c342b863d10b8af9fe7786cc">max22200::MAX_SPI_FREQ_STANDALONE_</a></div><div class="ttdeci">constexpr uint32_t MAX_SPI_FREQ_STANDALONE_</div><div class="ttdoc">Maximum SPI clock frequency without daisy chaining (Hz)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:70</div></div>
<div class="ttc" id="anamespacemax22200_html_aab49b674a6a3f59d961019c61d18bf27"><div class="ttname"><a href="namespacemax22200.html#aab49b674a6a3f59d961019c61d18bf27">max22200::getChannelCfgBank</a></div><div class="ttdeci">constexpr uint8_t getChannelCfgBank(uint8_t channel)</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:535</div></div>
<div class="ttc" id="anamespacemax22200_html_ade1e463aec90832776b7b35c6200c3a7"><div class="ttname"><a href="namespacemax22200.html#ade1e463aec90832776b7b35c6200c3a7">max22200::NUM_CHANNELS_</a></div><div class="ttdeci">constexpr uint8_t NUM_CHANNELS_</div><div class="ttdoc">Number of channels on the MAX22200.</div><div class="ttdef"><b>Definition</b> max22200_registers.hpp:60</div></div>
</div><!-- fragment --> </div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
