
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024463    0.000817    0.125634 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001936    0.016996    0.159389    0.285023 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.016996    0.000073    0.285096 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009610    0.056015    0.387840    0.672936 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056015    0.000409    0.673345 v fanout78/A (sg13g2_buf_8)
     7    0.047431    0.033199    0.096011    0.769356 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.033646    0.002787    0.772143 v fanout77/A (sg13g2_buf_8)
     8    0.039375    0.029663    0.082990    0.855133 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029836    0.001562    0.856695 v _146_/A2 (sg13g2_o21ai_1)
     4    0.027610    0.296043    0.249210    1.105905 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.296061    0.001903    1.107808 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009950    0.106578    0.166796    1.274604 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.106579    0.000563    1.275167 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004822    0.088149    0.125277    1.400445 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.088150    0.000313    1.400758 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003717    0.053015    0.078327    1.479084 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053015    0.000148    1.479233 v _273_/A (sg13g2_nor2_1)
     1    0.007842    0.084892    0.093098    1.572330 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.084901    0.000722    1.573052 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006290    0.067575    0.085403    1.658455 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.067575    0.000422    1.658877 v output15/A (sg13g2_buf_2)
     1    0.053863    0.091269    0.152920    1.811797 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091311    0.001817    1.813614 v sine_out[1] (out)
                                              1.813614   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.813614   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036386   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
