#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 17 22:44:04 2025
# Process ID: 47602
# Current directory: /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1
# Command line: vivado -log conv_accelerator_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source conv_accelerator_bd_wrapper.tcl -notrace
# Log file: /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper.vdi
# Journal file: /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source conv_accelerator_bd_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2372.883 ; gain = 32.039 ; free physical = 1714 ; free virtual = 14460
Command: link_design -top conv_accelerator_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2372.918 ; gain = 0.000 ; free physical = 1464 ; free virtual = 14211
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_axi_cdma_0_0/conv_accelerator_bd_axi_cdma_0_0.xdc] for cell 'conv_accelerator_bd_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_axi_cdma_0_0/conv_accelerator_bd_axi_cdma_0_0.xdc] for cell 'conv_accelerator_bd_i/axi_cdma_0/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_processing_system7_0_0/conv_accelerator_bd_processing_system7_0_0.xdc] for cell 'conv_accelerator_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_processing_system7_0_0/conv_accelerator_bd_processing_system7_0_0.xdc] for cell 'conv_accelerator_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0_board.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0_board.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:379]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:379]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:384]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:384]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:387]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:387]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACLK'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:389]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ACLK]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:389]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc]
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.898 ; gain = 0.000 ; free physical = 1249 ; free virtual = 13995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 225 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances

7 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2404.898 ; gain = 32.016 ; free physical = 1249 ; free virtual = 13995
Command: opt_design -aggressive_remap -resynth_remap -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2424.621 ; gain = 19.723 ; free physical = 1254 ; free virtual = 14002

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: ea5f40a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2971.254 ; gain = 442.633 ; free physical = 703 ; free virtual = 13465
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 545 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Remap
Phase 2 Remap | Checksum: 1093f99bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2971.254 ; gain = 442.633 ; free physical = 625 ; free virtual = 13387
INFO: [Opt 31-389] Phase Remap created 449 cells and removed 451 cells
INFO: [Opt 31-1021] In phase Remap, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Remap
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-572] Total number of LUTs replicated during resynth remap are 0
Phase 3 Remap | Checksum: 2316d7c23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3187.055 ; gain = 658.434 ; free physical = 434 ; free virtual = 13196
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 20ddfe301

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3187.055 ; gain = 658.434 ; free physical = 437 ; free virtual = 13199
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |             545  |                                             61  |
|  Remap                       |             449  |             451  |                                             12  |
|  Remap                       |               0  |               0  |                                              0  |
|  Post Processing Netlist     |               0  |             132  |                                             33  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e8057707

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3187.055 ; gain = 658.434 ; free physical = 437 ; free virtual = 13199

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.055 ; gain = 0.000 ; free physical = 438 ; free virtual = 13200
Ending Netlist Obfuscation Task | Checksum: 1e8057707

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.055 ; gain = 0.000 ; free physical = 438 ; free virtual = 13200
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3187.055 ; gain = 782.156 ; free physical = 438 ; free virtual = 13200
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3244.887 ; gain = 17.812 ; free physical = 445 ; free virtual = 13211
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_accelerator_bd_wrapper_drc_opted.rpt -pb conv_accelerator_bd_wrapper_drc_opted.pb -rpx conv_accelerator_bd_wrapper_drc_opted.rpx
Command: report_drc -file conv_accelerator_bd_wrapper_drc_opted.rpt -pb conv_accelerator_bd_wrapper_drc_opted.pb -rpx conv_accelerator_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 464 ; free virtual = 13231
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11ed24ad6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 464 ; free virtual = 13231
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 493 ; free virtual = 13260

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a70abc23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 495 ; free virtual = 13262

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d96a26d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 489 ; free virtual = 13257

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d96a26d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 489 ; free virtual = 13257
Phase 1 Placer Initialization | Checksum: d96a26d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 489 ; free virtual = 13258

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10d083a42

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 489 ; free virtual = 13257

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 754 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 356 nets or cells. Created 0 new cell, deleted 356 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13261

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            356  |                   356  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            356  |                   356  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 151069fda

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 488 ; free virtual = 13258
Phase 2.2 Global Placement Core | Checksum: bc89451c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13261
Phase 2 Global Placement | Checksum: bc89451c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 494 ; free virtual = 13265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 119e834e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 494 ; free virtual = 13265

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d33c83f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 494 ; free virtual = 13265

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 75eb50ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 494 ; free virtual = 13265

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 529de0b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 494 ; free virtual = 13265

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1140c0bde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13261

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15d60be0a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: aa078ca7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 491 ; free virtual = 13262
Phase 3 Detail Placement | Checksum: aa078ca7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 491 ; free virtual = 13262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11dd00034

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.922 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1724e4cff

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 487 ; free virtual = 13259
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 174d5af6e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 487 ; free virtual = 13259
Phase 4.1.1.1 BUFG Insertion | Checksum: 11dd00034

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 487 ; free virtual = 13259
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.922. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e9fd09a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 487 ; free virtual = 13259
Phase 4.1 Post Commit Optimization | Checksum: e9fd09a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 487 ; free virtual = 13259

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e9fd09a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 489 ; free virtual = 13260

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e9fd09a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262
Phase 4.4 Final Placement Cleanup | Checksum: df9623a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262
Phase 4 Post Placement Optimization and Clean-Up | Checksum: df9623a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262
Ending Placer Task | Checksum: 9042c69d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 490 ; free virtual = 13262
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 502 ; free virtual = 13274
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 475 ; free virtual = 13263
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file conv_accelerator_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 470 ; free virtual = 13246
INFO: [runtcl-4] Executing : report_utilization -file conv_accelerator_bd_wrapper_utilization_placed.rpt -pb conv_accelerator_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file conv_accelerator_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 470 ; free virtual = 13246
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3311.754 ; gain = 0.000 ; free physical = 447 ; free virtual = 13239
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 85adb607 ConstDB: 0 ShapeSum: a951096 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11838f5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3338.184 ; gain = 26.430 ; free physical = 341 ; free virtual = 13122
Post Restoration Checksum: NetGraph: 39e8aebf NumContArr: de5046fb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11838f5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3338.184 ; gain = 26.430 ; free physical = 351 ; free virtual = 13132

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11838f5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3346.180 ; gain = 34.426 ; free physical = 335 ; free virtual = 13117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11838f5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3346.180 ; gain = 34.426 ; free physical = 335 ; free virtual = 13117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19a541e5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3381.234 ; gain = 69.480 ; free physical = 297 ; free virtual = 13080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.898  | TNS=0.000  | WHS=-0.188 | THS=-109.976|

Phase 2 Router Initialization | Checksum: 18ad3c8ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3381.234 ; gain = 69.480 ; free physical = 290 ; free virtual = 13072

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000517759 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9267
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9264
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19c000351

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.238 ; gain = 72.484 ; free physical = 278 ; free virtual = 13060

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 964
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.411  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dbdf7703

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 293 ; free virtual = 13075

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.411  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 189d84bd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 295 ; free virtual = 13078
Phase 4 Rip-up And Reroute | Checksum: 189d84bd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 295 ; free virtual = 13078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 189d84bd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 295 ; free virtual = 13078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189d84bd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 295 ; free virtual = 13078
Phase 5 Delay and Skew Optimization | Checksum: 189d84bd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 296 ; free virtual = 13078

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187381c4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 296 ; free virtual = 13078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.414  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18637d03a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 296 ; free virtual = 13078
Phase 6 Post Hold Fix | Checksum: 18637d03a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 296 ; free virtual = 13078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.45428 %
  Global Horizontal Routing Utilization  = 2.99256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1abd358a0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 298 ; free virtual = 13081

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abd358a0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 298 ; free virtual = 13081

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ff9176a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 298 ; free virtual = 13081

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.414  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19ff9176a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 301 ; free virtual = 13083
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 326 ; free virtual = 13108

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3385.238 ; gain = 73.484 ; free physical = 326 ; free virtual = 13108
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3399.180 ; gain = 5.938 ; free physical = 316 ; free virtual = 13119
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_accelerator_bd_wrapper_drc_routed.rpt -pb conv_accelerator_bd_wrapper_drc_routed.pb -rpx conv_accelerator_bd_wrapper_drc_routed.rpx
Command: report_drc -file conv_accelerator_bd_wrapper_drc_routed.rpt -pb conv_accelerator_bd_wrapper_drc_routed.pb -rpx conv_accelerator_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file conv_accelerator_bd_wrapper_methodology_drc_routed.rpt -pb conv_accelerator_bd_wrapper_methodology_drc_routed.pb -rpx conv_accelerator_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file conv_accelerator_bd_wrapper_methodology_drc_routed.rpt -pb conv_accelerator_bd_wrapper_methodology_drc_routed.pb -rpx conv_accelerator_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file conv_accelerator_bd_wrapper_power_routed.rpt -pb conv_accelerator_bd_wrapper_power_summary_routed.pb -rpx conv_accelerator_bd_wrapper_power_routed.rpx
Command: report_power -file conv_accelerator_bd_wrapper_power_routed.rpt -pb conv_accelerator_bd_wrapper_power_summary_routed.pb -rpx conv_accelerator_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file conv_accelerator_bd_wrapper_route_status.rpt -pb conv_accelerator_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file conv_accelerator_bd_wrapper_timing_summary_routed.rpt -pb conv_accelerator_bd_wrapper_timing_summary_routed.pb -rpx conv_accelerator_bd_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file conv_accelerator_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file conv_accelerator_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_accelerator_bd_wrapper_bus_skew_routed.rpt -pb conv_accelerator_bd_wrapper_bus_skew_routed.pb -rpx conv_accelerator_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3452.812 ; gain = 0.000 ; free physical = 265 ; free virtual = 13080
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.rpt -pb conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.pb -rpx conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.rpt -pb conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.pb -rpx conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 22:46:59 2025...
