// Seed: 1542862103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 or {id_6
  })
  begin : LABEL_0
    id_10 = 1 & id_8;
  end
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2
    , id_8,
    output tri1 id_3,
    input supply1 id_4,
    output wire id_5,
    input tri0 id_6
);
  assign id_8 = id_1;
  reg id_9;
  assign id_3 = id_1;
  tri1 id_10;
  always @(id_10 < id_8 or negedge id_9) id_9 <= 1'b0;
  wire id_11;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri id_12;
  assign id_12 = 1 ? 1'b0 : 1 == id_11;
  assign id_8  = id_4;
endmodule
