INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/Day_6/Day_6.srcs/sources_1/new/day_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-311] analyzing module day_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/Day_6/Day_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
