
as5200_cd2430.h,8537
#define CD2430_H46,1788
typedef unsigned char cd2430_res;cd2430_res52,1891
typedef volatile unsigned char cd2430_rw, cd2430_ro, cd2430_wo;cd2430_wo53,1925
typedef volatile unsigned short cd2430_wrw, cd2430_wro;cd2430_wro54,1989
typedef struct cd2430_quadart_ cd2430_quadart_56,2046
#define tsmap2 tsmap259,2172
#define tsmap1 tsmap172,2862
#define txmap4 txmap477,3126
#define txmap3 txmap379,3239
#define txmap2 txmap281,3352
#define txmap1 txmap183,3465
#define rxmap2 rxmap287,3694
#define rxmap1 rxmap189,3805
#define tsmap3 tsmap397,4216
#define tdr tdr168,8048
} cd2430_quadart;cd2430_quadart170,8101
#define CMR_RXDMA 175,8139
#define CMR_TXDMA 176,8205
#define CMR_MODE_ASYNC 177,8249
#define CMR_MODE_PPP 178,8303
#define CMR_MODE_SLIP 179,8354
#define CMR_MODE_MNP4 180,8407
#define CMR_MODE_AUTO 181,8454
#define COR1_PARITY_ODD 186,8526
#define COR1_PARITY_NONE 187,8586
#define COR1_PARITY_FORCE 188,8634
#define COR1_PARITY_NORM 189,8702
#define COR1_PARITY_IGN 190,8755
#define COR1_5BIT 191,8819
#define COR1_6BIT 192,8870
#define COR1_7BIT 193,8907
#define COR1_8BIT 194,8944
#define COR2_IXANY 201,9105
#define COR2_TXINBAND 202,9176
#define COR2_ETC 203,9247
#define COR2_LOOP 204,9314
#define COR2_RTS 205,9368
#define COR2_CTS 206,9407
#define COR2_DSR 207,9446
enum ETC ETC212,9542
    ETC_ESC 213,9553
    ETC_ESC = 0x0,213,9553
    ETC_BREAK 214,9601
    ETC_BREAK = 0x81,214,9601
    ETC_DELAY 215,9641
    ETC_DELAY = 0x82,215,9641
    ETC_ENDBREAK 216,9683
    ETC_ENDBREAK = 0x83	216,9683
#define CD2430BREAKDATA 219,9737
#define COR3_ESCDE 225,9835
#define COR3_RANGEDE 226,9903
#define COR3_FCT 227,9957
#define COR3_SCDE 228,10014
#define COR3_SCSTRIP 229,10072
#define COR3_1STOP 230,10143
#define COR3_15STOP 231,10185
#define COR3_2STOP 232,10225
#define COR3_TXGEN 233,10262
#define COR3_RXCK 234,10324
#define COR3_CRCPASS 235,10378
#define COR4_DSRZD 240,10469
#define COR4_CDZD 241,10528
#define COR4_CTSZD 242,10566
#define COR4_FIFOMASK 243,10606
#define TARGET_INTERRUPT_LATENCY 250,10846
#define COR4_RXTHRESH(COR4_RXTHRESH258,11222
#define COR5_DSROD 263,11275
#define COR5_CDOD 264,11334
#define COR5_CTSOD 265,11372
#define COR5_RXMASK 266,11412
#define COR6_IGNCR 271,11496
#define COR6_ICRNL 272,11547
#define COR6_INLCR 273,11596
#define COR6_IGNBRK 274,11641
#define COR6_NOBRKINT 275,11693
#define COR6_PARMRK 276,11751
#define COR6_INPCK 277,11795
#define COR6_PARINT 278,11839
#define COR7_ISTRIP 283,11916
#define COR7_LNE 284,11964
#define COR7_FCERR 285,12024
#define COR7_ONLCR 286,12084
#define COR7_OCRNL 287,12136
#define RCOR_TLVAL 292,12199
#define RCOR_DPLL 293,12251
#define RCOR_NRZ 294,12294
#define RCOR_NRZI 295,12332
#define RCOR_MANCH 296,12372
#define RCOR_CLK0 297,12419
#define RCOR_CLK1 298,12478
#define RCOR_CLK2 299,12513
#define RCOR_CLK3 300,12548
#define RCOR_CLK4 301,12583
#define RCOR_EXT 302,12618
#define TCOR_CLK0 307,12680
#define TCOR_CLK1 308,12740
#define TCOR_CLK2 309,12777
#define TCOR_CLK3 310,12814
#define TCOR_CLK4 311,12851
#define TCOR_EXT 312,12888
#define TCOR_RX 313,12932
#define TCOR_EXT1X 314,12980
#define TCOR_LLM 315,13029
#define CCR_SET0 320,13099
#define CCR_CLRCH 321,13144
#define CCR_INITCH 322,13189
#define CCR_RESET 323,13234
#define CCR_ENTX 324,13275
#define CCR_DISTX 325,13324
#define CCR_ENRX 326,13367
#define CCR_DISRX 327,13413
#define CCR_SET1 329,13457
#define CCR_CLRT1 330,13505
#define CCR_CLRT2 331,13550
#define CCR_CLRRCV 332,13587
#define CCR_CLRTX 333,13642
#define STCR_ABORTTX 338,13710
#define STCR_APNDCOMPLT 339,13759
#define STCR_SNDSPEC 340,13817
#define STCR_SPC1 341,13869
#define STCR_SPC2 342,13917
#define STCR_SPC3 343,13965
#define STCR_SPC4 344,14013
#define STCR_PPPSNDSPEC 345,14061
#define STCR_PPPXON 346,14133
#define STCR_PPPXOFF 347,14185
#define CSR_RXEN 352,14259
#define CSR_RXFLOFF 353,14307
#define CSR_RXFLON 354,14367
#define CSR_RXIDLE 355,14425
#define CSR_TXEN 356,14471
#define CSR_TXFLOFF 357,14518
#define CSR_TXFLON 358,14573
#define CSR_TXIDLE 359,14626
#define MSVR_DSR 366,14798
#define MSVR_CD 367,14842
#define MSVR_CTS 368,14879
#define MSVR_DTROPT 369,14918
#define MSVR_PORTID 370,14975
#define MSVR_DTR 371,15034
#define MSVR_RTS 372,15077
#define LIVR_MASK 377,15136
#define LIVR_MODEM 378,15194
#define LIVR_TX 379,15248
#define LIVR_RX 380,15290
#define LIVR_RXEX 381,15331
#define IER_MDM 386,15402
#define IER_RET 387,15463
#define IER_RXD 388,15524
#define IER_TIMER 389,15580
#define IER_TXMPTY 390,15622
#define IER_TXD 391,15688
#define LICR_MASK 396,15767
#define LICR_CHAN0 397,15827
#define LICR_CHAN1 398,15872
#define LICR_CHAN2 399,15917
#define LICR_CHAN3 400,15962
#define STK_MASK0 405,16027
#define STK_NONE 406,16081
#define STK_MODEM 407,16139
#define STK_TX 408,16183
#define STK_RX 409,16225
#define STK_CLVL_MASK 414,16342
#define STK_MLVL_MASK 415,16397
#define STK_TLVL_MASK 416,16451
#define STK_TX_CLVL 422,16642
#define STK_TX_MLVL 423,16679
#define STK_TX_TLVL 424,16716
#define STK_RX_CLVL 425,16753
#define STK_RX_MLVL 426,16790
#define STK_RX_TLVL 427,16827
#define STK_MODEM_CLVL 428,16864
#define STK_MODEM_MLVL 429,16901
#define STK_MODEM_TLVL 430,16938
#define RIR_VECT(RIR_VECT435,16996
#define RIR_CHAN(RIR_CHAN437,17080
#define RISR_BRK 442,17203
#define RISR_FE 443,17248
#define RISR_PE 444,17291
#define RISR_OE 445,17333
#define RISR_SCMASK 446,17376
#define RISR_SC1 447,17438
#define RISR_SC2 448,17481
#define RISR_SC3 449,17524
#define RISR_SC4 450,17567
#define RISR_SCRNG 451,17610
#define RISR_TO 452,17663
#define RISR_BUFB 453,17714
#define RISR_EOB 454,17771
#define RISR_BERR 455,17825
#define RISR_CRC 460,17910
#define RISR_RXABT 461,17951
#define RISR_EOF 462,17998
#define REOIR_TERM 467,18073
#define REOIR_DISCEXC 468,18134
#define REOIR_NOTRANSF 469,18197
#define TIR_VECT(TIR_VECT474,18272
#define TIR_CHAN(TIR_CHAN476,18356
#define TISR_BERR 481,18427
#define TISR_EOF 482,18468
#define TISR_EOB 483,18512
#define TISR_UE 484,18557
#define TISR_BUFB 485,18608
#define TISR_MPTY 486,18664
#define TISR_TXD 487,18717
#define TEOIR_TERM 492,18796
#define TEOIR_NOTRANSF 493,18857
#define MIR_VECT(MIR_VECT498,18932
#define MIR_CHAN(MIR_CHAN500,19016
#define MISR_DSR 505,19087
#define MISR_CD 506,19130
#define MISR_CTS 507,19167
#define MISR_TIMER1 508,19206
#define MISR_TIMER2 509,19253
#define DMR_BYTE 514,19316
#define DMR_SSTEP 515,19370
#define DMR_CLKDIS 516,19424
#define DMABSTS_RSTAPD 521,19497
#define DMABSTS_APPEND 522,19558
#define DMABSTS_NTBUF 523,19619
#define DMABSTS_TBUSY 524,19682
#define DMABSTS_NRBUF 525,19747
#define DMABSTS_RBUSY 526,19809
#define RBSTS_BERR 531,19899
#define RBSTS_EOF 532,19941
#define RBSTS_EOB 533,19985
#define RBSTS_24OWN 534,20030
#define TBSTS_BERR 539,20105
#define TBSTS_EOF 540,20147
#define TBSTS_EOB 541,20191
#define TBSTS_APND 542,20236
#define TBSTS_MAP32 543,20274
#define TBSTS_INTR 544,20339
#define TBSTS_24OWN 545,20398
#define CPSR_CRC16 550,20468
#define CPSR_V41 551,20521
#define CD2430_BUFSIZE 556,20598
#define CD2430_CHIPCHAN 557,20668
#define CD2430_DISABLE 558,20722
#define CD2430T_DISABLE 559,20785
#define CD2430R_DISABLE 560,20832
#define CD2430M_DISABLE 561,20878
#define CD2430LO(CD2430LO564,20980
#define CD2430HI(CD2430HI565,21026
typedef struct cd2430_priv_ cd2430_priv_571,21144
} cd2430_priv;cd2430_priv578,21560
#define CD2430Vector 581,21609
#define CD2430VectorCount 582,21670
#define GETCSR(GETCSR594,22164
#define SEEINGBREAK 604,22493
#define SFLOW_IN 606,22607
#define SFLOW_OUT 607,22669
#define HFLOW_IN 608,22732
#define HFLOW_OUT 609,22794
#define CD2430_MAX_SYS_BUFFS 616,22945
#define CD2430_DEF_RXBUFF 617,22976
#define CD2430_DEF_TXBUFF 618,23005
#define CD2430_PAKSIZE 624,23086
#define AS5200_CD2430_H661,24443
#define BRASIL_CD2430_OFFSET 664,24512
#define CD2430CLOCK 667,24584
#define RTS_OVERRUN_BUFSIZE	671,24743
#define SLOT_CD2430ADDRESS(SLOT_CD2430ADDRESS673,24775
#define CD2430ADDRESS(CD2430ADDRESS677,24924
#define CD2430_TO_TTY(CD2430_TO_TTY680,25020
#define CD2430PILR(CD2430PILR683,25134
#define CD2430_NUM_CONTROLLERS	686,25219
#define TX_IRQ_VECTOR_OFFSET	689,25340
#define RX_IRQ_VECTOR_OFFSET	690,25373
#define MODEM_IRQ_VECTOR_OFFSET	691,25406
#define VTOP(VTOP704,25952
