
---------- Begin Simulation Statistics ----------
final_tick                                 1424379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714308                       # Number of bytes of host memory used
host_op_rate                                   131427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.47                       # Real time elapsed on the host
host_tick_rate                              220141106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      849125                       # Number of instructions simulated
sim_ops                                        850363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001424                       # Number of seconds simulated
sim_ticks                                  1424379000                       # Number of ticks simulated
system.cpu.Branches                             61792                       # Number of branches fetched
system.cpu.committedInsts                      849125                       # Number of instructions committed
system.cpu.committedOps                        850363                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2848758                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2848757.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              3475434                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              506107                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        61293                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         328                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                769024                       # Number of integer alu accesses
system.cpu.num_int_insts                       769024                       # number of integer instructions
system.cpu.num_int_register_reads             1234490                       # number of times the integer registers were read
system.cpu.num_int_register_writes             609527                       # number of times the integer registers were written
system.cpu.num_load_insts                      308183                       # Number of load instructions
system.cpu.num_mem_refs                        376426                       # number of memory refs
system.cpu.num_store_insts                      68243                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  20                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  4                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    473992     55.73%     55.73% # Class of executed instruction
system.cpu.op_class::IntMult                       53      0.01%     55.74% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::MemRead                   308183     36.24%     91.98% # Class of executed instruction
system.cpu.op_class::MemWrite                   68243      8.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     850471                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          801                       # Transaction distribution
system.membus.trans_dist::WritebackClean           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              288                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1324                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           789                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       186496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2408                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004983                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.070432                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2396     99.50%     99.50% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.50%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2408                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6835500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1568250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11127000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         135232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             154112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        51264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           51264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          801                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                801                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13254899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          94941023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108195923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13254899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13254899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35990421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35990421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35990421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13254899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         94941023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            144186344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001033010500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        827                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               62                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17453250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                62097000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7330.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26080.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    562.913165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.410079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.159930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           44     12.32%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     18.49%     30.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      7.56%     38.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      3.64%     42.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.64%     45.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.96%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          108     30.25%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.68%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73     20.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             52                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.847897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.648193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             41     91.11%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      2.22%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      2.22%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      2.22%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      2.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.822222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.812530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.575598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4      8.89%      8.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     91.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 152384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  154112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                52928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1424316000                       # Total gap between requests
system.mem_ctrls.avgGap                     440283.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       133696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13120103.567940836772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 93862658.744617834687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36035352.950303256512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7504750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     54592250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28330744250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25439.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25836.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34257248.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1549380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               800745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11345460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2578680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        457253430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        161906400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          747298575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.648689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    417181750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    959877250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               554070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5654880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1607760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        176861310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        398026080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          695661000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.395996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1033151500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    343907500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910209                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910209                       # number of overall hits
system.cpu.icache.overall_hits::total          910209                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          295                       # number of overall misses
system.cpu.icache.overall_misses::total           295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17040500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17040500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17040500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17040500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       910504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       910504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       910504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       910504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000324                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000324                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000324                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000324                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57764.406780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57764.406780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57764.406780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57764.406780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16745500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16745500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16745500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16745500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000324                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000324                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56764.406780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56764.406780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56764.406780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56764.406780                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910209                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910209                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17040500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17040500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       910504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       910504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57764.406780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57764.406780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16745500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16745500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56764.406780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56764.406780                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           180.167470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              910504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               295                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3086.454237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   180.167470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.351890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.351890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1821303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1821303                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374203                       # number of overall hits
system.cpu.dcache.overall_hits::total          374203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2118                       # number of overall misses
system.cpu.dcache.overall_misses::total          2118                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    122169000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    122169000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    122169000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    122169000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       376292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       376292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       376321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       376321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005628                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57982.439487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57982.439487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57681.303116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57681.303116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          801                       # number of writebacks
system.cpu.dcache.writebacks::total               801                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    119913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    119913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    120364000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    120364000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56992.870722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56992.870722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56990.530303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56990.530303                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1089                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       307321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          307321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45872500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45872500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       308104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       308104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58585.568327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58585.568327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44940500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44940500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57616.025641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57616.025641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57625.755287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57625.755287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56625.755287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56625.755287                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.379310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.379310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       451000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       451000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        56375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        56375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1424379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           810.301207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.112163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.301207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.791310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            754827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           754827                       # Number of data accesses

---------- End Simulation Statistics   ----------
