{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499422722777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499422722779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 12:18:42 2017 " "Processing started: Fri Jul 07 12:18:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499422722779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499422722779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_counter_and_encoder -c bcd_counter_and_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_counter_and_encoder -c bcd_counter_and_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499422722779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499422723089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_nbit-behavorial " "Found design unit 1: reg_nbit-behavorial" {  } { { "reg_nbit.vhd" "" { Text "H:/bcd_counter_and_encoder/reg_nbit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731211 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_nbit " "Found entity 1: reg_nbit" {  } { { "reg_nbit.vhd" "" { Text "H:/bcd_counter_and_encoder/reg_nbit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_ffs_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_ffs_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_ffs_unit-behavorial " "Found design unit 1: set_ffs_unit-behavorial" {  } { { "set_ffs_unit.vhd" "" { Text "H:/bcd_counter_and_encoder/set_ffs_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731218 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_ffs_unit " "Found entity 1: set_ffs_unit" {  } { { "set_ffs_unit.vhd" "" { Text "H:/bcd_counter_and_encoder/set_ffs_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_ff-behavorial " "Found design unit 1: jk_ff-behavorial" {  } { { "jk_ff.vhd" "" { Text "H:/bcd_counter_and_encoder/jk_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731224 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.vhd" "" { Text "H:/bcd_counter_and_encoder/jk_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter-Behavioral " "Found design unit 1: bcd_counter-Behavioral" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731236 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_and_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter_and_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter_and_encoder-structural " "Found design unit 1: bcd_counter_and_encoder-structural" {  } { { "bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731246 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_and_encoder " "Found entity 1: bcd_counter_and_encoder" {  } { { "bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behavorial " "Found design unit 1: bcd_to_7seg-behavorial" {  } { { "bcd_to_7seg.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_to_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731252 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_aiken_and_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_aiken_and_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_aiken_and_gray-behavorial " "Found design unit 1: bcd_to_aiken_and_gray-behavorial" {  } { { "bcd_to_aiken_and_gray.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_to_aiken_and_gray.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731258 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_aiken_and_gray " "Found entity 1: bcd_to_aiken_and_gray" {  } { { "bcd_to_aiken_and_gray.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_to_aiken_and_gray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bcd_counter_and_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bcd_counter_and_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_bcd_counter_and_encoder-testbench " "Found design unit 1: tb_bcd_counter_and_encoder-testbench" {  } { { "tb_bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/tb_bcd_counter_and_encoder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731265 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_bcd_counter_and_encoder " "Found entity 1: tb_bcd_counter_and_encoder" {  } { { "tb_bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/tb_bcd_counter_and_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-LCD_DISPLAY_arch " "Found design unit 1: lcd_controller-LCD_DISPLAY_arch" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beispiel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beispiel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DISPLAY_nty-LCD_DISPLAY_arch " "Found design unit 1: LCD_DISPLAY_nty-LCD_DISPLAY_arch" {  } { { "Beispiel.vhd" "" { Text "H:/bcd_counter_and_encoder/Beispiel.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731286 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DISPLAY_nty " "Found entity 1: LCD_DISPLAY_nty" {  } { { "Beispiel.vhd" "" { Text "H:/bcd_counter_and_encoder/Beispiel.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_lcd_controller-testbench " "Found design unit 1: tb_lcd_controller-testbench" {  } { { "tb_lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/tb_lcd_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731294 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_lcd_controller " "Found entity 1: tb_lcd_controller" {  } { { "tb_lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/tb_lcd_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499422731294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499422731294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_counter_and_encoder " "Elaborating entity \"bcd_counter_and_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499422731386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:pipo1 " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:pipo1\"" {  } { { "bcd_counter_and_encoder.vhd" "pipo1" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:bcd_counter_instance " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:bcd_counter_instance\"" {  } { { "bcd_counter_and_encoder.vhd" "bcd_counter_instance" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D bcd_counter.vhd(19) " "VHDL Process Statement warning at bcd_counter.vhd(19): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499422731398 "|bcd_counter_and_encoder|bcd_counter:bcd_counter_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:bcd_to_7seg_instance " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:bcd_to_7seg_instance\"" {  } { { "bcd_counter_and_encoder.vhd" "bcd_to_7seg_instance" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:pipo2 " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:pipo2\"" {  } { { "bcd_counter_and_encoder.vhd" "pipo2" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_aiken_and_gray bcd_to_aiken_and_gray:converter " "Elaborating entity \"bcd_to_aiken_and_gray\" for hierarchy \"bcd_to_aiken_and_gray:converter\"" {  } { { "bcd_counter_and_encoder.vhd" "converter" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:pipo3 " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:pipo3\"" {  } { { "bcd_counter_and_encoder.vhd" "pipo3" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:pipo4 " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:pipo4\"" {  } { { "bcd_counter_and_encoder.vhd" "pipo4" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_ctrl " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_ctrl\"" {  } { { "bcd_counter_and_encoder.vhd" "lcd_ctrl" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499422731493 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[0\] reg_nbit:pipo4\|q_i\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[0\]\" to the node \"reg_nbit:pipo4\|q_i\[5\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[1\] reg_nbit:pipo4\|q_i\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[1\]\" to the node \"reg_nbit:pipo4\|q_i\[6\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[2\] reg_nbit:pipo4\|q_i\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[2\]\" to the node \"reg_nbit:pipo4\|q_i\[7\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[3\] reg_nbit:pipo4\|q_i\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[3\]\" to the node \"reg_nbit:pipo4\|q_i\[8\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[4\] reg_nbit:pipo4\|q_i\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[4\]\" to the node \"reg_nbit:pipo4\|q_i\[9\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[5\] reg_nbit:pipo4\|q_i\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[5\]\" to the node \"reg_nbit:pipo4\|q_i\[10\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[6\] reg_nbit:pipo4\|q_i\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[6\]\" to the node \"reg_nbit:pipo4\|q_i\[11\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controller:lcd_ctrl\|data_bus\[7\] reg_nbit:pipo4\|q_i\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controller:lcd_ctrl\|data_bus\[7\]\" to the node \"reg_nbit:pipo4\|q_i\[12\]\" into a wire" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 90 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1499422732288 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1499422732288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 44 -1 0 } } { "lcd_controller.vhd" "" { Text "H:/bcd_counter_and_encoder/lcd_controller.vhd" 414 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499422732290 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499422732291 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:bcd_counter_instance\|temp\[0\] bcd_counter:bcd_counter_instance\|temp\[0\]~_emulated bcd_counter:bcd_counter_instance\|temp\[0\]~1 " "Register \"bcd_counter:bcd_counter_instance\|temp\[0\]\" is converted into an equivalent circuit using register \"bcd_counter:bcd_counter_instance\|temp\[0\]~_emulated\" and latch \"bcd_counter:bcd_counter_instance\|temp\[0\]~1\"" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499422732293 "|bcd_counter_and_encoder|bcd_counter:bcd_counter_instance|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:bcd_counter_instance\|temp\[1\] bcd_counter:bcd_counter_instance\|temp\[1\]~_emulated bcd_counter:bcd_counter_instance\|temp\[1\]~5 " "Register \"bcd_counter:bcd_counter_instance\|temp\[1\]\" is converted into an equivalent circuit using register \"bcd_counter:bcd_counter_instance\|temp\[1\]~_emulated\" and latch \"bcd_counter:bcd_counter_instance\|temp\[1\]~5\"" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499422732293 "|bcd_counter_and_encoder|bcd_counter:bcd_counter_instance|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:bcd_counter_instance\|temp\[2\] bcd_counter:bcd_counter_instance\|temp\[2\]~_emulated bcd_counter:bcd_counter_instance\|temp\[2\]~9 " "Register \"bcd_counter:bcd_counter_instance\|temp\[2\]\" is converted into an equivalent circuit using register \"bcd_counter:bcd_counter_instance\|temp\[2\]~_emulated\" and latch \"bcd_counter:bcd_counter_instance\|temp\[2\]~9\"" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499422732293 "|bcd_counter_and_encoder|bcd_counter:bcd_counter_instance|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcd_counter:bcd_counter_instance\|temp\[3\] bcd_counter:bcd_counter_instance\|temp\[3\]~_emulated bcd_counter:bcd_counter_instance\|temp\[3\]~13 " "Register \"bcd_counter:bcd_counter_instance\|temp\[3\]\" is converted into an equivalent circuit using register \"bcd_counter:bcd_counter_instance\|temp\[3\]~_emulated\" and latch \"bcd_counter:bcd_counter_instance\|temp\[3\]~13\"" {  } { { "bcd_counter.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499422732293 "|bcd_counter_and_encoder|bcd_counter:bcd_counter_instance|temp[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1499422732293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LCD\[2\] GND " "Pin \"OUT_LCD\[2\]\" is stuck at GND" {  } { { "bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499422732353 "|bcd_counter_and_encoder|OUT_LCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LCD\[3\] VCC " "Pin \"OUT_LCD\[3\]\" is stuck at VCC" {  } { { "bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499422732353 "|bcd_counter_and_encoder|OUT_LCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LCD\[4\] VCC " "Pin \"OUT_LCD\[4\]\" is stuck at VCC" {  } { { "bcd_counter_and_encoder.vhd" "" { Text "H:/bcd_counter_and_encoder/bcd_counter_and_encoder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499422732353 "|bcd_counter_and_encoder|OUT_LCD[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499422732353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1499422732435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499422733584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499422733584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499422733820 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499422733820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499422733820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499422733820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499422733925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 12:18:53 2017 " "Processing ended: Fri Jul 07 12:18:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499422733925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499422733925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499422733925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499422733925 ""}
