// Seed: 2819082794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    input wand id_9,
    input tri id_10,
    output wand id_11,
    input wand id_12,
    input tri0 id_13,
    input wire id_14,
    output wor id_15,
    input wand id_16,
    output tri id_17,
    input supply1 id_18,
    output wor id_19,
    output wire id_20,
    output supply1 id_21,
    input supply1 id_22,
    output wand id_23
    , id_31,
    input wor id_24,
    input tri id_25,
    output tri0 id_26,
    output tri id_27,
    input wand id_28,
    output tri id_29
);
  assign id_26 = 1'b0;
  and (
      id_27,
      id_22,
      id_13,
      id_25,
      id_10,
      id_9,
      id_31,
      id_18,
      id_7,
      id_3,
      id_5,
      id_16,
      id_4,
      id_14,
      id_6,
      id_12,
      id_24,
      id_2,
      id_28
  );
  module_0(
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31
  );
endmodule
