***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = lzw_compression
Directory = X:/final_project/lzw_compression

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<constrs_1>
None

<sim_1>
None

<sources_1>
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_0.coe
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_1.coe
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_0.coe
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_1.coe
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_2.coe
x:/final_project/lzw_compression/lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_3.coe
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block_2.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block_4.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/lzw.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_2.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_4.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/hdl/axi_compression_v1_0_S00_AXI.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/clock_counter.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/hdl/axi_compression_v1_0.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
x:/final_project/lzw_compression/.Xil/Vivado-7452-Shaun/PrjAr/_X_/lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
X:/final_project/lzw_compression/archive_project_summary.txt

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./lzw_compression.srcs/sources_1/bd/design_1/design_1.bd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/design_1_axi_compression_0_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/input_fifo.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/simulation/fifo_generator_vlog_beh.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/hdl/fifo_generator_v13_1_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/hdl/fifo_generator_v13_1_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/sim/input_fifo.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/input_fifo/input_fifo.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/synth/input_fifo.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/input_fifo_1/input_fifo.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/output_fifo.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/simulation/fifo_generator_vlog_beh.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/hdl/fifo_generator_v13_1_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/hdl/fifo_generator_v13_1_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/sim/output_fifo.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/output_fifo/output_fifo.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/synth/output_fifo.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/output_fifo_1/output_fifo.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/sim/bram_4096.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/synth/bram_4096.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/bram_2048_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/bram_2048_0.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/sim/bram_2048_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/bram_2048_0_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/synth/bram_2048_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_0/bram_2048_0.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/bram_2048_1.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/bram_2048_1.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/sim/bram_2048_1.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/bram_2048_1_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/synth/bram_2048_1.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_2048_1/bram_2048_1.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/bram_1024_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/bram_1024_0.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/sim/bram_1024_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/bram_1024_0_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/synth/bram_1024_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_0/bram_1024_0.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/bram_1024_1.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/bram_1024_1.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/sim/bram_1024_1.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/bram_1024_1_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/synth/bram_1024_1.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_1/bram_1024_1.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/bram_1024_2.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/bram_1024_2.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/sim/bram_1024_2.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/bram_1024_2_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/synth/bram_1024_2.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_2/bram_1024_2.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/bram_1024_3.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/bram_1024_3.mif
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/simulation/blk_mem_gen_v8_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/sim/bram_1024_3.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/bram_1024_3_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/synth/bram_1024_3.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_1024_3/bram_1024_3.xml

./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_3.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_2.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_1.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_0.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_1.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_0.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram_4096.coe
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block_2.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_block_4.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/lzw.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_2.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/dictionary_4.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/hdl/axi_compression_v1_0_S00_AXI.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/src/clock_counter.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/00d2/hdl/axi_compression_v1_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/sim/design_1_axi_compression_0_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/synth/design_1_axi_compression_0_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/design_1_axi_compression_0_0.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xml
./lzw_compression.srcs/sources_1/bd/design_1/hdl/design_1.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml
./lzw_compression.srcs/sources_1/bd/design_1/design_1_ooc.xdc
./lzw_compression.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
./lzw_compression.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
./lzw_compression.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
./lzw_compression.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram_4096.coe
./lzw_compression.srcs/sources_1/bd/design_1/bram_4096.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/src/bram_4096_1/bram_4096.coe
./lzw_compression.srcs/sources_1/imports/lzw_compression/archive_project_summary.txt
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_0.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram2_1.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_0.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_1.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_2.coe
./lzw_compression.srcs/sources_1/bd/design_1/ip/design_1_axi_compression_0_0/bram4_3.coe

<constrs_1>
./lzw_compression.srcs/constrs_1/new/design_1_wrapper.xdc

<sim_1>
None

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./lzw_compression.ipdefs/axi_compression_1.0_0_0/

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = X:/final_project/lzw_compression/vivado.jou
Archived Location = ./lzw_compression/vivado.jou

Source File = X:/final_project/lzw_compression/vivado.log
Archived Location = ./lzw_compression/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


