============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     27659
   Run Date =   Mon Mar  3 23:01:24 2025

   Run on =     ZHOU
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/key_filter.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/keyboard_scan.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_led_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_sel_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/AHBlite_keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/onehot2bin1ry.v
RUN-1001 : Project manager successfully analyzed 15 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  2.778872s wall, 2.437500s user + 0.265625s system = 2.703125s CPU (97.3%)

RUN-1004 : used memory is 291 MB, reserved memory is 271 MB, peak memory is 304 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8518 instances
RUN-0007 : 6096 luts, 2209 seqs, 51 mslices, 34 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8911 nets
RUN-1001 : 4746 nets have 2 pins
RUN-1001 : 3162 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 270 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     261     
RUN-1001 :   No   |  No   |  Yes  |    1027     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     133     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :   254   |  39   |    505     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 797
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8516 instances, 6096 luts, 2209 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.12251e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8516.
PHY-3001 : Level 1 #clusters 996.
PHY-3001 : End clustering;  0.152266s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 598041, overlap = 382.969
PHY-3002 : Step(2): len = 504563, overlap = 434.969
PHY-3002 : Step(3): len = 322342, overlap = 527.531
PHY-3002 : Step(4): len = 265587, overlap = 590.344
PHY-3002 : Step(5): len = 199000, overlap = 661.875
PHY-3002 : Step(6): len = 172410, overlap = 709.312
PHY-3002 : Step(7): len = 132297, overlap = 761.688
PHY-3002 : Step(8): len = 111866, overlap = 802.844
PHY-3002 : Step(9): len = 90881.7, overlap = 819.281
PHY-3002 : Step(10): len = 75921.4, overlap = 841.344
PHY-3002 : Step(11): len = 65658.6, overlap = 858.094
PHY-3002 : Step(12): len = 58295.8, overlap = 870.75
PHY-3002 : Step(13): len = 50623, overlap = 879.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.08262e-07
PHY-3002 : Step(14): len = 59438.1, overlap = 867.719
PHY-3002 : Step(15): len = 89692.1, overlap = 822.781
PHY-3002 : Step(16): len = 91723.6, overlap = 775.094
PHY-3002 : Step(17): len = 96387.9, overlap = 751.906
PHY-3002 : Step(18): len = 92698.8, overlap = 736.656
PHY-3002 : Step(19): len = 93634.9, overlap = 731.281
PHY-3002 : Step(20): len = 89992.5, overlap = 736.438
PHY-3002 : Step(21): len = 90435.5, overlap = 740.219
PHY-3002 : Step(22): len = 87255.6, overlap = 734.031
PHY-3002 : Step(23): len = 87556, overlap = 726.844
PHY-3002 : Step(24): len = 86661, overlap = 730.531
PHY-3002 : Step(25): len = 87701, overlap = 732.312
PHY-3002 : Step(26): len = 87208.6, overlap = 735.719
PHY-3002 : Step(27): len = 88517.9, overlap = 735.844
PHY-3002 : Step(28): len = 88492.2, overlap = 728.312
PHY-3002 : Step(29): len = 88822.1, overlap = 725.062
PHY-3002 : Step(30): len = 88498.8, overlap = 719.906
PHY-3002 : Step(31): len = 88111.9, overlap = 723.406
PHY-3002 : Step(32): len = 87743.2, overlap = 748.031
PHY-3002 : Step(33): len = 88117.3, overlap = 757.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.16524e-07
PHY-3002 : Step(34): len = 103350, overlap = 721.281
PHY-3002 : Step(35): len = 111271, overlap = 665.25
PHY-3002 : Step(36): len = 112252, overlap = 675.125
PHY-3002 : Step(37): len = 111868, overlap = 665.656
PHY-3002 : Step(38): len = 110373, overlap = 686.688
PHY-3002 : Step(39): len = 110245, overlap = 672.281
PHY-3002 : Step(40): len = 108610, overlap = 686.688
PHY-3002 : Step(41): len = 108270, overlap = 700.062
PHY-3002 : Step(42): len = 107538, overlap = 716.719
PHY-3002 : Step(43): len = 107614, overlap = 718.812
PHY-3002 : Step(44): len = 106313, overlap = 707.5
PHY-3002 : Step(45): len = 106470, overlap = 707.094
PHY-3002 : Step(46): len = 106257, overlap = 691.594
PHY-3002 : Step(47): len = 106943, overlap = 687.562
PHY-3002 : Step(48): len = 106393, overlap = 683.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.63305e-06
PHY-3002 : Step(49): len = 123152, overlap = 647.562
PHY-3002 : Step(50): len = 130157, overlap = 633.938
PHY-3002 : Step(51): len = 131634, overlap = 608.844
PHY-3002 : Step(52): len = 131275, overlap = 596.156
PHY-3002 : Step(53): len = 129855, overlap = 608.25
PHY-3002 : Step(54): len = 128452, overlap = 598.844
PHY-3002 : Step(55): len = 126970, overlap = 602.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.2661e-06
PHY-3002 : Step(56): len = 143818, overlap = 544.688
PHY-3002 : Step(57): len = 151825, overlap = 521.844
PHY-3002 : Step(58): len = 157016, overlap = 504.094
PHY-3002 : Step(59): len = 158362, overlap = 498.844
PHY-3002 : Step(60): len = 158316, overlap = 504.031
PHY-3002 : Step(61): len = 157489, overlap = 513.812
PHY-3002 : Step(62): len = 155300, overlap = 506.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.53219e-06
PHY-3002 : Step(63): len = 173699, overlap = 481.594
PHY-3002 : Step(64): len = 185573, overlap = 419.656
PHY-3002 : Step(65): len = 192329, overlap = 386.656
PHY-3002 : Step(66): len = 194351, overlap = 380.469
PHY-3002 : Step(67): len = 193732, overlap = 372.375
PHY-3002 : Step(68): len = 192139, overlap = 384.5
PHY-3002 : Step(69): len = 190085, overlap = 391.312
PHY-3002 : Step(70): len = 188970, overlap = 389.625
PHY-3002 : Step(71): len = 188606, overlap = 399.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.30644e-05
PHY-3002 : Step(72): len = 206706, overlap = 347.031
PHY-3002 : Step(73): len = 225142, overlap = 285.5
PHY-3002 : Step(74): len = 234492, overlap = 264.031
PHY-3002 : Step(75): len = 236217, overlap = 260.594
PHY-3002 : Step(76): len = 234807, overlap = 268.406
PHY-3002 : Step(77): len = 232748, overlap = 276.688
PHY-3002 : Step(78): len = 231434, overlap = 276.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.58681e-05
PHY-3002 : Step(79): len = 246080, overlap = 270.844
PHY-3002 : Step(80): len = 266924, overlap = 218.688
PHY-3002 : Step(81): len = 276366, overlap = 216.438
PHY-3002 : Step(82): len = 277048, overlap = 227.844
PHY-3002 : Step(83): len = 275967, overlap = 227.719
PHY-3002 : Step(84): len = 275069, overlap = 233.469
PHY-3002 : Step(85): len = 274142, overlap = 235.719
PHY-3002 : Step(86): len = 272942, overlap = 230.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.02619e-05
PHY-3002 : Step(87): len = 284471, overlap = 218.25
PHY-3002 : Step(88): len = 301548, overlap = 201.25
PHY-3002 : Step(89): len = 309137, overlap = 181.875
PHY-3002 : Step(90): len = 310831, overlap = 180.469
PHY-3002 : Step(91): len = 312294, overlap = 181.531
PHY-3002 : Step(92): len = 313076, overlap = 177.344
PHY-3002 : Step(93): len = 312797, overlap = 173.906
PHY-3002 : Step(94): len = 311915, overlap = 170.094
PHY-3002 : Step(95): len = 312014, overlap = 171.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.9964e-05
PHY-3002 : Step(96): len = 318710, overlap = 168.469
PHY-3002 : Step(97): len = 334275, overlap = 172.844
PHY-3002 : Step(98): len = 339354, overlap = 173.844
PHY-3002 : Step(99): len = 340177, overlap = 174.281
PHY-3002 : Step(100): len = 341397, overlap = 176.844
PHY-3002 : Step(101): len = 343237, overlap = 173.312
PHY-3002 : Step(102): len = 344363, overlap = 181.562
PHY-3002 : Step(103): len = 344197, overlap = 182.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000166238
PHY-3002 : Step(104): len = 348699, overlap = 176.312
PHY-3002 : Step(105): len = 361461, overlap = 173.438
PHY-3002 : Step(106): len = 367042, overlap = 168.938
PHY-3002 : Step(107): len = 369207, overlap = 174.938
PHY-3002 : Step(108): len = 370562, overlap = 174.938
PHY-3002 : Step(109): len = 371981, overlap = 172.719
PHY-3002 : Step(110): len = 372531, overlap = 172.719
PHY-3002 : Step(111): len = 372203, overlap = 172.719
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000278981
PHY-3002 : Step(112): len = 375104, overlap = 172.719
PHY-3002 : Step(113): len = 379877, overlap = 171.219
PHY-3002 : Step(114): len = 382413, overlap = 168.969
PHY-3002 : Step(115): len = 385233, overlap = 174
PHY-3002 : Step(116): len = 387194, overlap = 174
PHY-3002 : Step(117): len = 388684, overlap = 174.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058616s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (26.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8911.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 546744, over cnt = 1130(3%), over = 6804, worst = 27
PHY-1001 : End global iterations;  1.001850s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (71.7%)

PHY-1001 : Congestion index: top1 = 81.98, top5 = 61.37, top10 = 51.75, top15 = 45.60.
PHY-3001 : End congestion estimation;  1.190610s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (74.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.51239e-05
PHY-3002 : Step(118): len = 443320, overlap = 5.15625
PHY-3002 : Step(119): len = 446016, overlap = 2.3125
PHY-3002 : Step(120): len = 427290, overlap = 4.125
PHY-3002 : Step(121): len = 407801, overlap = 2.5625
PHY-3002 : Step(122): len = 403413, overlap = 3.71875
PHY-3002 : Step(123): len = 395508, overlap = 5.8125
PHY-3002 : Step(124): len = 394570, overlap = 5.25
PHY-3002 : Step(125): len = 393460, overlap = 5.1875
PHY-3002 : Step(126): len = 387516, overlap = 6.25
PHY-3002 : Step(127): len = 385622, overlap = 6.1875
PHY-3002 : Step(128): len = 385560, overlap = 6.15625
PHY-3002 : Step(129): len = 385216, overlap = 5.375
PHY-3002 : Step(130): len = 386485, overlap = 4.78125
PHY-3002 : Step(131): len = 386132, overlap = 5.28125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150248
PHY-3002 : Step(132): len = 397463, overlap = 2.125
PHY-3002 : Step(133): len = 404317, overlap = 1.1875
PHY-3002 : Step(134): len = 411879, overlap = 1.3125
PHY-3002 : Step(135): len = 410048, overlap = 1.5625
PHY-3002 : Step(136): len = 409671, overlap = 1.4375
PHY-3002 : Step(137): len = 409287, overlap = 0.8125
PHY-3002 : Step(138): len = 410762, overlap = 0.8125
PHY-3002 : Step(139): len = 411852, overlap = 0.4375
PHY-3002 : Step(140): len = 414052, overlap = 0.375
PHY-3002 : Step(141): len = 415143, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/8911.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 534280, over cnt = 1416(4%), over = 6191, worst = 76
PHY-1001 : End global iterations;  1.031339s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 55.18, top10 = 46.83, top15 = 42.14.
PHY-3001 : End congestion estimation;  1.248251s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (102.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.887e-05
PHY-3002 : Step(142): len = 415069, overlap = 29.125
PHY-3002 : Step(143): len = 415045, overlap = 26.4375
PHY-3002 : Step(144): len = 402371, overlap = 18.2188
PHY-3002 : Step(145): len = 389528, overlap = 15.875
PHY-3002 : Step(146): len = 382840, overlap = 22.1875
PHY-3002 : Step(147): len = 376473, overlap = 24.625
PHY-3002 : Step(148): len = 372096, overlap = 26.1562
PHY-3002 : Step(149): len = 370772, overlap = 25.5
PHY-3002 : Step(150): len = 365096, overlap = 24.4688
PHY-3002 : Step(151): len = 361908, overlap = 27.2188
PHY-3002 : Step(152): len = 360135, overlap = 28.625
PHY-3002 : Step(153): len = 357058, overlap = 23.8125
PHY-3002 : Step(154): len = 355894, overlap = 22.0938
PHY-3002 : Step(155): len = 354404, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00019774
PHY-3002 : Step(156): len = 362444, overlap = 18.125
PHY-3002 : Step(157): len = 365286, overlap = 18.4062
PHY-3002 : Step(158): len = 368757, overlap = 18.5
PHY-3002 : Step(159): len = 370864, overlap = 20.3438
PHY-3002 : Step(160): len = 373524, overlap = 16.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000360258
PHY-3002 : Step(161): len = 376464, overlap = 13.1875
PHY-3002 : Step(162): len = 379348, overlap = 12.0625
PHY-3002 : Step(163): len = 382332, overlap = 12.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 144.09 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 111/8911.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 508360, over cnt = 1588(4%), over = 5936, worst = 36
PHY-1001 : End global iterations;  1.361047s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (85.0%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.93, top10 = 45.61, top15 = 41.68.
PHY-1001 : End incremental global routing;  1.547393s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (84.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 40345, tnet num: 8909, tinst num: 8516, tnode num: 47070, tedge num: 64828.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.858742s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.660295s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (90.5%)

OPT-1001 : Current memory(MB): used = 438, reserve = 422, peak = 438.
OPT-1001 : End physical optimization;  2.762136s wall, 2.437500s user + 0.062500s system = 2.500000s CPU (90.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6096 LUT to BLE ...
SYN-4008 : Packed 6096 LUT and 874 SEQ to BLE.
SYN-4003 : Packing 1335 remaining SEQ's ...
SYN-4005 : Packed 1314 SEQ with LUT/SLICE
SYN-4006 : 3910 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6117/6330 primitive instances ...
PHY-3001 : End packing;  0.776483s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (96.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3742 instances
RUN-1001 : 1807 mslices, 1807 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8443 nets
RUN-1001 : 4058 nets have 2 pins
RUN-1001 : 3278 nets have [3 - 5] pins
RUN-1001 : 590 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3740 instances, 3614 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 393391, Over = 75.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3796/8443.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 525568, over cnt = 1525(4%), over = 3813, worst = 23
PHY-1002 : len = 546704, over cnt = 899(2%), over = 1729, worst = 12
PHY-1002 : len = 558032, over cnt = 463(1%), over = 823, worst = 12
PHY-1002 : len = 561496, over cnt = 301(0%), over = 514, worst = 12
PHY-1002 : len = 568200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.068974s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 46.24, top10 = 41.90, top15 = 39.03.
PHY-3001 : End congestion estimation;  2.336605s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (92.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63555e-05
PHY-3002 : Step(164): len = 380080, overlap = 81
PHY-3002 : Step(165): len = 368052, overlap = 95
PHY-3002 : Step(166): len = 358343, overlap = 95
PHY-3002 : Step(167): len = 353744, overlap = 101.25
PHY-3002 : Step(168): len = 351767, overlap = 106.25
PHY-3002 : Step(169): len = 349212, overlap = 107.75
PHY-3002 : Step(170): len = 347322, overlap = 111.25
PHY-3002 : Step(171): len = 344517, overlap = 114.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27109e-05
PHY-3002 : Step(172): len = 358787, overlap = 89.5
PHY-3002 : Step(173): len = 369465, overlap = 74.75
PHY-3002 : Step(174): len = 370880, overlap = 70.75
PHY-3002 : Step(175): len = 369639, overlap = 71.75
PHY-3002 : Step(176): len = 369722, overlap = 74.75
PHY-3002 : Step(177): len = 371055, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101345
PHY-3002 : Step(178): len = 384843, overlap = 58
PHY-3002 : Step(179): len = 394242, overlap = 52.5
PHY-3002 : Step(180): len = 398450, overlap = 47.25
PHY-3002 : Step(181): len = 399960, overlap = 43
PHY-3002 : Step(182): len = 402297, overlap = 41.75
PHY-3002 : Step(183): len = 403521, overlap = 41.75
PHY-3002 : Step(184): len = 402948, overlap = 42
PHY-3002 : Step(185): len = 403324, overlap = 43.5
PHY-3002 : Step(186): len = 405069, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00019845
PHY-3002 : Step(187): len = 412329, overlap = 36.75
PHY-3002 : Step(188): len = 420431, overlap = 35.25
PHY-3002 : Step(189): len = 425589, overlap = 27.25
PHY-3002 : Step(190): len = 427994, overlap = 27.25
PHY-3002 : Step(191): len = 432402, overlap = 19
PHY-3002 : Step(192): len = 434734, overlap = 21.5
PHY-3002 : Step(193): len = 435609, overlap = 21.25
PHY-3002 : Step(194): len = 435129, overlap = 22.5
PHY-3002 : Step(195): len = 434701, overlap = 22
PHY-3002 : Step(196): len = 435010, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000364259
PHY-3002 : Step(197): len = 440598, overlap = 21.75
PHY-3002 : Step(198): len = 445211, overlap = 19.75
PHY-3002 : Step(199): len = 446608, overlap = 19.25
PHY-3002 : Step(200): len = 447356, overlap = 18.5
PHY-3002 : Step(201): len = 448214, overlap = 17.75
PHY-3002 : Step(202): len = 449198, overlap = 18.25
PHY-3002 : Step(203): len = 449401, overlap = 16.5
PHY-3002 : Step(204): len = 450322, overlap = 14
PHY-3002 : Step(205): len = 452140, overlap = 14.25
PHY-3002 : Step(206): len = 452713, overlap = 14.75
PHY-3002 : Step(207): len = 452161, overlap = 13.5
PHY-3002 : Step(208): len = 451308, overlap = 11
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000700676
PHY-3002 : Step(209): len = 454156, overlap = 12.75
PHY-3002 : Step(210): len = 457216, overlap = 12
PHY-3002 : Step(211): len = 458336, overlap = 10.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00132667
PHY-3002 : Step(212): len = 459617, overlap = 11.25
PHY-3002 : Step(213): len = 462630, overlap = 12
PHY-3002 : Step(214): len = 464577, overlap = 10.25
PHY-3002 : Step(215): len = 465420, overlap = 11
PHY-3002 : Step(216): len = 465941, overlap = 10.25
PHY-3002 : Step(217): len = 465663, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.213239s wall, 0.140625s user + 0.437500s system = 0.578125s CPU (18.0%)

PHY-3001 : Trial Legalized: Len = 485873
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/8443.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620888, over cnt = 1252(3%), over = 2507, worst = 12
PHY-1002 : len = 631464, over cnt = 713(2%), over = 1240, worst = 12
PHY-1002 : len = 641888, over cnt = 226(0%), over = 384, worst = 11
PHY-1002 : len = 644968, over cnt = 105(0%), over = 155, worst = 8
PHY-1002 : len = 647248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.505018s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (90.4%)

PHY-1001 : Congestion index: top1 = 50.34, top5 = 43.89, top10 = 40.18, top15 = 37.61.
PHY-3001 : End congestion estimation;  2.796918s wall, 2.484375s user + 0.031250s system = 2.515625s CPU (89.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105147
PHY-3002 : Step(218): len = 452725, overlap = 6.75
PHY-3002 : Step(219): len = 440506, overlap = 13.5
PHY-3002 : Step(220): len = 434885, overlap = 17.5
PHY-3002 : Step(221): len = 430209, overlap = 26.25
PHY-3002 : Step(222): len = 426834, overlap = 25.25
PHY-3002 : Step(223): len = 424001, overlap = 24.25
PHY-3002 : Step(224): len = 422283, overlap = 24.5
PHY-3002 : Step(225): len = 419861, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000205326
PHY-3002 : Step(226): len = 427788, overlap = 25.25
PHY-3002 : Step(227): len = 434818, overlap = 19.5
PHY-3002 : Step(228): len = 435222, overlap = 16.25
PHY-3002 : Step(229): len = 434722, overlap = 15
PHY-3002 : Step(230): len = 434948, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000385149
PHY-3002 : Step(231): len = 439654, overlap = 13.25
PHY-3002 : Step(232): len = 443977, overlap = 12
PHY-3002 : Step(233): len = 446042, overlap = 13
PHY-3002 : Step(234): len = 447256, overlap = 12.75
PHY-3002 : Step(235): len = 448229, overlap = 12.75
PHY-3002 : Step(236): len = 448536, overlap = 12.25
PHY-3002 : Step(237): len = 448084, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 461427, Over = 0
PHY-3001 : Spreading special nets. 132 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.043000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 136 instances has been re-located, deltaX = 25, deltaY = 96, maxDist = 2.
PHY-3001 : Final: Len = 464874, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1031/8443.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 607176, over cnt = 1232(3%), over = 2289, worst = 9
PHY-1002 : len = 616632, over cnt = 723(2%), over = 1215, worst = 9
PHY-1002 : len = 627888, over cnt = 200(0%), over = 319, worst = 8
PHY-1002 : len = 630480, over cnt = 54(0%), over = 82, worst = 6
PHY-1002 : len = 631304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.356200s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (88.2%)

PHY-1001 : Congestion index: top1 = 47.35, top5 = 41.17, top10 = 37.89, top15 = 35.65.
PHY-1001 : End incremental global routing;  2.607167s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (89.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 39741, tnet num: 8441, tinst num: 3740, tnode num: 45848, tedge num: 66218.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.255199s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (90.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 456 MB, peak memory is 471 MB
OPT-1001 : End timing update;  1.274024s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (92.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.185878s wall, 3.812500s user + 0.000000s system = 3.812500s CPU (91.1%)

OPT-1001 : Current memory(MB): used = 471, reserve = 456, peak = 471.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7727/8443.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 631304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093818s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 47.35, top5 = 41.17, top10 = 37.89, top15 = 35.65.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.019598s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.676036s wall, 4.296875s user + 0.000000s system = 4.296875s CPU (91.9%)

RUN-1003 : finish command "place" in  31.149613s wall, 18.375000s user + 3.187500s system = 21.562500s CPU (69.2%)

RUN-1004 : used memory is 418 MB, reserved memory is 402 MB, peak memory is 477 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  2.127163s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (142.5%)

RUN-1004 : used memory is 424 MB, reserved memory is 409 MB, peak memory is 543 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3742 instances
RUN-1001 : 1807 mslices, 1807 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8443 nets
RUN-1001 : 4058 nets have 2 pins
RUN-1001 : 3278 nets have [3 - 5] pins
RUN-1001 : 590 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 39741, tnet num: 8441, tinst num: 3740, tnode num: 45848, tedge num: 66218.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252602s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (96.1%)

RUN-1004 : used memory is 457 MB, reserved memory is 448 MB, peak memory is 543 MB
PHY-1001 : 1807 mslices, 1807 lslices, 40 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8441 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 4130 clock pins, and constraint 6105 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 599376, over cnt = 1255(3%), over = 2507, worst = 11
PHY-1002 : len = 610320, over cnt = 699(1%), over = 1291, worst = 10
PHY-1002 : len = 619048, over cnt = 252(0%), over = 532, worst = 10
PHY-1002 : len = 626520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 626456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.712971s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (84.7%)

PHY-1001 : Congestion index: top1 = 46.47, top5 = 40.99, top10 = 37.60, top15 = 35.43.
PHY-1001 : End global routing;  3.003227s wall, 2.578125s user + 0.015625s system = 2.593750s CPU (86.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 535, reserve = 522, peak = 543.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 790, reserve = 781, peak = 790.
PHY-1001 : End build detailed router design. 5.789188s wall, 5.609375s user + 0.031250s system = 5.640625s CPU (97.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 106872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.961791s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (92.6%)

PHY-1001 : Current memory(MB): used = 821, reserve = 812, peak = 821.
PHY-1001 : End phase 1; 0.969607s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (93.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.11571e+06, over cnt = 833(0%), over = 859, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 826, reserve = 817, peak = 826.
PHY-1001 : End initial routed; 70.019054s wall, 69.656250s user + 0.281250s system = 69.937500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 826, reserve = 817, peak = 826.
PHY-1001 : End phase 2; 70.019152s wall, 69.656250s user + 0.281250s system = 69.937500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.08662e+06, over cnt = 259(0%), over = 263, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.079983s wall, 5.859375s user + 0.015625s system = 5.875000s CPU (144.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07788e+06, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.435869s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (89.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.07646e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.824084s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (64.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.07655e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.346316s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (63.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.0766e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.301729s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (77.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.0766e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.339372s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (78.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.0766e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.503721s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (86.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.07662e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.154259s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.0766e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.152322s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (71.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.212216s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (95.7%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.265199s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (76.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.348878s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.149011s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (94.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.171426s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (82.0%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.219385s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.1%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.272748s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.0%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.310765s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (75.4%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.444819s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (91.3%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 2.07661e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.156319s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (90.0%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.07662e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 20; 0.133432s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 243 feed throughs used by 95 nets
PHY-1001 : End commit to database; 2.287640s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (90.2%)

PHY-1001 : Current memory(MB): used = 894, reserve = 888, peak = 894.
PHY-1001 : End phase 3; 14.417762s wall, 14.218750s user + 0.109375s system = 14.328125s CPU (99.4%)

PHY-1003 : Routed, final wirelength = 2.07662e+06
PHY-1001 : Current memory(MB): used = 896, reserve = 890, peak = 896.
PHY-1001 : End export database. 0.047965s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.7%)

PHY-1001 : End detail routing;  91.704857s wall, 90.875000s user + 0.421875s system = 91.296875s CPU (99.6%)

RUN-1003 : finish command "route" in  96.641188s wall, 95.296875s user + 0.484375s system = 95.781250s CPU (99.1%)

RUN-1004 : used memory is 804 MB, reserved memory is 798 MB, peak memory is 896 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        40
  #input                   15
  #output                  24
  #inout                    1

Utilization Statistics
#lut                     6605   out of  19600   33.70%
#reg                     2221   out of  19600   11.33%
#le                      6626
  #lut only              4405   out of   6626   66.48%
  #reg only                21   out of   6626    0.32%
  #lut&reg               2200   out of   6626   33.20%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       40   out of    188   21.28%
  #ireg                     5
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1718
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              79
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               lslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    17


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6626   |6520    |85      |2230    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5432   |5363    |65      |1373    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |599    |599     |0       |503     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |8      |8       |0       |3       |0       |0       |
|    Decoder           |AHBlite_Decoder      |2      |2       |0       |1       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |29     |29      |0       |15      |16      |0       |
|    RAM               |Block_RAM            |6      |6       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |56     |56      |0       |31      |64      |0       |
|    RAM               |Block_RAM            |8      |8       |0       |4       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |272    |272     |0       |156     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |12     |12      |0       |6       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |210    |173     |20      |133     |0       |0       |
|    u_key_filter      |key_filter           |87     |72      |11      |59      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |66     |44      |9       |48      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |22     |22      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4017  
    #2          2       2015  
    #3          3       595   
    #4          4       418   
    #5        5-10      655   
    #6        11-50     395   
    #7       51-100      50   
    #8       101-500     1    
    #9        >500       1    
  Average     3.55            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  2.519901s wall, 3.453125s user + 0.031250s system = 3.484375s CPU (138.3%)

RUN-1004 : used memory is 825 MB, reserved memory is 823 MB, peak memory is 896 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
PRG-1000 : <!-- HMAC is: 85eda56fa590289d246697eb0c8a22081703bc9c62f67bc7d1fc11c4d0fe131c -->
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3740
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8443, pip num: 115695
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 243
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3125 valid insts, and 301426 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  12.208262s wall, 50.421875s user + 0.468750s system = 50.890625s CPU (416.9%)

RUN-1004 : used memory is 823 MB, reserved memory is 824 MB, peak memory is 1010 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250303_230124.log"
