
*** Running vivado
    with args -log pfm_dynamic_transpose0_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_transpose0_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_transpose0_1_0.tcl -notrace
INFO: Dispatch client connection id - 33183
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_transpose0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top pfm_dynamic_transpose0_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76429
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.703 ; gain = 175.719 ; free physical = 155265 ; free virtual = 368768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_transpose0_1_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_1_0/synth/pfm_dynamic_transpose0_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'transpose0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 128'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 128'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 128'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 128'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 128'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 128'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 128'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 128'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 128'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 128'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 128'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 128'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 128'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 128'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 128'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 128'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 128'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 128'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 128'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 128'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 128'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 128'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 128'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 128'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 128'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 128'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 128'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 128'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 128'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 128'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 128'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 128'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 128'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 128'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state271 bound to: 128'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 128'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 128'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 128'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 128'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 128'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 128'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 128'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 128'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 128'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 128'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 128'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 128'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 128'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 128'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 128'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 128'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state362 bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_control_s_axi' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_A_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_A_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_A_CTRL bound to: 7'b0011000 
	Parameter ADDR_B_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_B_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_A_OUT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_A_OUT_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_A_OUT_CTRL bound to: 7'b0110000 
	Parameter ADDR_OFFSET_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_OFFSET_CTRL bound to: 7'b0111000 
	Parameter ADDR_NUMBER_OF_BLOCKS_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_NUMBER_OF_BLOCKS_CTRL bound to: 7'b1000000 
	Parameter ADDR_WIDTH_IN_BLOCKS_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_WIDTH_IN_BLOCKS_CTRL bound to: 7'b1001000 
	Parameter ADDR_HEIGHT_IN_BLOCKS_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_HEIGHT_IN_BLOCKS_CTRL bound to: 7'b1010000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_control_s_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_control_s_axi' (1#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_write' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo' (2#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice' (3#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized0' (3#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_buffer' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_buffer' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized1' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized2' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_write' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_read' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_buffer__parameterized0' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized0' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_read' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_throttle' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized1' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized3' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized4' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_throttle' (7#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi' (8#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_a_block_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_a_block_0.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_a_block_0_ram' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_a_block_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_a_block_0_ram' (9#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_a_block_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_a_block_0' (10#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_a_block_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_ap_fadd_5_full_dsp_32' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/ip/transpose0_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (11#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_ap_fadd_5_full_dsp_32' (30#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/ip/transpose0_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1' (31#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:82]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div_u' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div_u' (32#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div' (33#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1' (34#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:82]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_u' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_u' (35#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div' (36#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1' (37#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_32ns_32ns_46_2_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_32ns_32ns_46_2_1_Multiplier_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_32ns_32ns_46_2_1_Multiplier_0' (38#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_32ns_32ns_46_2_1' (39#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0' (40#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1' (41#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'transpose0' (42#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_transpose0_1_0' (43#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_1_0/synth/pfm_dynamic_transpose0_1_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3661.648 ; gain = 508.664 ; free physical = 155149 ; free virtual = 368798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.555 ; gain = 517.570 ; free physical = 153902 ; free virtual = 367544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.555 ; gain = 517.570 ; free physical = 153902 ; free virtual = 367544
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.523 ; gain = 0.000 ; free physical = 149736 ; free virtual = 363393
INFO: [Netlist 29-17] Analyzing 1328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_1_0/constraints/transpose0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_1_0/constraints/transpose0_ooc.xdc] for cell 'inst'
Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4070.789 ; gain = 0.000 ; free physical = 142767 ; free virtual = 356483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  FDE => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4108.633 ; gain = 37.844 ; free physical = 140884 ; free virtual = 354601
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4108.633 ; gain = 955.648 ; free physical = 150176 ; free virtual = 363853
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transpose0_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transpose0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'transpose0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'transpose0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0_a_block_0_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0_a_block_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0_a_block_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0_a_block_0_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 4120.555 ; gain = 967.570 ; free physical = 189872 ; free virtual = 403502
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_11_reg_26781_reg[412] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB3/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB3/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB3/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB3/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'add_ln127_39_reg_27186_reg[7:0]' into 'add_ln127_23_reg_27026_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8758]
INFO: [Synth 8-4471] merging register 'add_ln127_40_reg_27196_reg[7:0]' into 'add_ln127_24_reg_27036_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8759]
INFO: [Synth 8-4471] merging register 'add_ln127_19_reg_26986_reg[7:0]' into 'add_ln127_35_reg_27146_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8738]
INFO: [Synth 8-4471] merging register 'add_ln127_43_reg_27226_reg[7:0]' into 'add_ln127_27_reg_27066_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8762]
INFO: [Synth 8-4471] merging register 'add_ln127_18_reg_26976_reg[7:0]' into 'add_ln127_34_reg_27136_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8737]
INFO: [Synth 8-4471] merging register 'add_ln127_46_reg_27256_reg[7:0]' into 'add_ln127_30_reg_27096_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8765]
INFO: [Synth 8-4471] merging register 'add_ln127_22_reg_27016_reg[7:0]' into 'add_ln127_38_reg_27176_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8741]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U2/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U2/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U1/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U1/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U4/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U4/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U11/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U11/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln127_6_reg_26382_reg[0]' (FDE) to 'add_ln127_14_reg_26470_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_6_reg_26382_reg[1]' (FDE) to 'add_ln127_14_reg_26470_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_6_reg_26382_reg[2]' (FDE) to 'add_ln127_14_reg_26470_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_6_reg_26382_reg[3]' (FDE) to 'add_ln127_14_reg_26470_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln127_38_reg_27176_reg[0]' (FDE) to 'add_ln127_30_reg_27096_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_26196_reg[0]' (FDE) to 'tmp_7_reg_26148_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_38_reg_27176_reg[1]' (FDE) to 'add_ln127_30_reg_27096_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_26196_reg[1]' (FDE) to 'tmp_7_reg_26148_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_38_reg_27176_reg[2]' (FDE) to 'add_ln127_30_reg_27096_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_26196_reg[2]' (FDE) to 'tmp_7_reg_26148_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_38_reg_27176_reg[3]' (FDE) to 'add_ln127_30_reg_27096_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_26196_reg[3]' (FDE) to 'tmp_7_reg_26148_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_42_reg_25929_reg[0]' (FDE) to 'tmp_5_reg_26196_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_26196_reg[4]' (FDE) to 'empty_50_reg_26017_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_42_reg_25929_reg[1]' (FDE) to 'tmp_5_reg_26196_reg[5]'
INFO: [Synth 8-3886] merging instance 'empty_42_reg_25929_reg[2]' (FDE) to 'tmp_5_reg_26196_reg[6]'
INFO: [Synth 8-3886] merging instance 'empty_42_reg_25929_reg[3]' (FDE) to 'tmp_5_reg_26196_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[0]' (FDE) to 'tmp_7_reg_26148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[1]' (FDE) to 'tmp_7_reg_26148_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[2]' (FDE) to 'tmp_7_reg_26148_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[3]' (FDE) to 'tmp_7_reg_26148_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[4]' (FDE) to 'empty_50_reg_26017_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[5]' (FDE) to 'empty_50_reg_26017_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[6]' (FDE) to 'empty_50_reg_26017_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_26292_reg[7]' (FDE) to 'empty_50_reg_26017_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln127_30_reg_27096_reg[0]' (FDE) to 'add_ln127_34_reg_27136_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_14_reg_26470_reg[0]' (FDE) to 'add_ln127_11_reg_26437_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_30_reg_27096_reg[1]' (FDE) to 'add_ln127_34_reg_27136_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_14_reg_26470_reg[1]' (FDE) to 'add_ln127_11_reg_26437_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_30_reg_27096_reg[2]' (FDE) to 'add_ln127_34_reg_27136_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_14_reg_26470_reg[2]' (FDE) to 'add_ln127_11_reg_26437_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_30_reg_27096_reg[3]' (FDE) to 'add_ln127_34_reg_27136_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln127_14_reg_26470_reg[3]' (FDE) to 'add_ln127_11_reg_26437_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_50_reg_26017_reg[0]' (FDE) to 'tmp_7_reg_26148_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln127_30_reg_27096_reg[4]' (FDE) to 'add_ln127_38_reg_27176_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln127_14_reg_26470_reg[4]' (FDE) to 'add_ln127_6_reg_26382_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln127_2_reg_26338_reg[0]' (FDE) to 'add_ln127_11_reg_26437_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_2_reg_26338_reg[1]' (FDE) to 'add_ln127_11_reg_26437_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_2_reg_26338_reg[2]' (FDE) to 'add_ln127_11_reg_26437_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_2_reg_26338_reg[3]' (FDE) to 'add_ln127_11_reg_26437_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[0]' (FDE) to 'tmp_7_reg_26148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[1]' (FDE) to 'tmp_7_reg_26148_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[2]' (FDE) to 'tmp_7_reg_26148_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[3]' (FDE) to 'tmp_7_reg_26148_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[4]' (FDE) to 'empty_47_reg_25984_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[5]' (FDE) to 'empty_47_reg_25984_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[6]' (FDE) to 'empty_47_reg_25984_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_14_reg_26256_reg[7]' (FDE) to 'empty_47_reg_25984_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[0]' (FDE) to 'add_ln127_34_reg_27136_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[0]' (FDE) to 'add_ln127_8_reg_26404_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[1]' (FDE) to 'add_ln127_34_reg_27136_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[1]' (FDE) to 'add_ln127_8_reg_26404_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[2]' (FDE) to 'add_ln127_34_reg_27136_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[2]' (FDE) to 'add_ln127_8_reg_26404_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[3]' (FDE) to 'add_ln127_34_reg_27136_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[3]' (FDE) to 'add_ln127_8_reg_26404_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_47_reg_25984_reg[0]' (FDE) to 'empty_39_reg_25896_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[4]' (FDE) to 'add_ln127_35_reg_27146_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[4]' (FDE) to 'add_ln127_3_reg_26349_reg[4]'
INFO: [Synth 8-3886] merging instance 'empty_47_reg_25984_reg[1]' (FDE) to 'empty_39_reg_25896_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[5]' (FDE) to 'add_ln127_35_reg_27146_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[5]' (FDE) to 'add_ln127_3_reg_26349_reg[5]'
INFO: [Synth 8-3886] merging instance 'empty_47_reg_25984_reg[2]' (FDE) to 'empty_39_reg_25896_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_27_reg_27066_reg[6]' (FDE) to 'add_ln127_35_reg_27146_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln127_11_reg_26437_reg[6]' (FDE) to 'add_ln127_3_reg_26349_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln127_34_reg_27136_reg[0]' (FDE) to 'add_ln127_24_reg_27036_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_26148_reg[0]' (FDE) to 'tmp_10_reg_26208_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_34_reg_27136_reg[1]' (FDE) to 'add_ln127_24_reg_27036_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_26148_reg[1]' (FDE) to 'tmp_10_reg_26208_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_34_reg_27136_reg[2]' (FDE) to 'add_ln127_24_reg_27036_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_26148_reg[2]' (FDE) to 'tmp_10_reg_26208_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_34_reg_27136_reg[3]' (FDE) to 'add_ln127_24_reg_27036_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_26148_reg[3]' (FDE) to 'tmp_10_reg_26208_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_38_reg_25885_reg[0]' (FDE) to 'tmp_7_reg_26148_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln127_34_reg_27136_reg[4]' (FDE) to 'add_ln127_38_reg_27176_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_26148_reg[4]' (FDE) to 'empty_44_reg_25951_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_38_reg_25885_reg[1]' (FDE) to 'tmp_7_reg_26148_reg[5]'
INFO: [Synth 8-3886] merging instance 'empty_38_reg_25885_reg[2]' (FDE) to 'tmp_7_reg_26148_reg[6]'
INFO: [Synth 8-3886] merging instance 'empty_38_reg_25885_reg[3]' (FDE) to 'tmp_7_reg_26148_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln127_3_reg_26349_reg[0]' (FDE) to 'add_ln127_8_reg_26404_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln127_3_reg_26349_reg[1]' (FDE) to 'add_ln127_8_reg_26404_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln127_3_reg_26349_reg[2]' (FDE) to 'add_ln127_8_reg_26404_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln127_3_reg_26349_reg[3]' (FDE) to 'add_ln127_8_reg_26404_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[0]' (FDE) to 'tmp_10_reg_26208_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[1]' (FDE) to 'tmp_10_reg_26208_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[2]' (FDE) to 'tmp_10_reg_26208_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[3]' (FDE) to 'tmp_10_reg_26208_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[4]' (FDE) to 'empty_44_reg_25951_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[5]' (FDE) to 'empty_44_reg_25951_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_26220_reg[6]' (FDE) to 'empty_44_reg_25951_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_U/transpose0_udiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_U/transpose0_udiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:17]
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_24_reg_24121_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U24/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_reg_24116_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U23/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_24_reg_24121_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U25/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module transpose0_fadd_32ns_32ns_32_7_full_dsp_1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__10 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U15/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U15/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U3/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U3/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln176_3_reg_34828_reg[0]' (FDE) to 'trunc_ln176_2_reg_34823_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln176_3_reg_34828_reg[1]' (FDE) to 'trunc_ln176_2_reg_34823_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln75_2_reg_24234_reg[0]' (FDE) to 'trunc_ln75_3_reg_24239_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln75_2_reg_24234_reg[1]' (FDE) to 'trunc_ln75_3_reg_24239_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module transpose0_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module transpose0_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'add_ln127_17_reg_26966_reg[7:0]' into 'add_ln127_33_reg_27126_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8736]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-4471] merging register 'add_ln127_44_reg_27236_reg[7:0]' into 'add_ln127_28_reg_27076_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8763]
INFO: [Synth 8-4471] merging register 'add_ln127_45_reg_27246_reg[7:0]' into 'add_ln127_29_reg_27086_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8764]
INFO: [Synth 8-4471] merging register 'add_ln127_47_reg_27266_reg[7:0]' into 'add_ln127_31_reg_27106_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8766]
INFO: [Synth 8-4471] merging register 'add_ln127_26_reg_27056_reg[7:0]' into 'add_ln127_42_reg_27216_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8745]
INFO: [Synth 8-4471] merging register 'add_ln127_16_reg_26956_reg[7:0]' into 'add_ln127_32_reg_27116_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8735]
INFO: [Synth 8-4471] merging register 'add_ln127_25_reg_27046_reg[7:0]' into 'add_ln127_41_reg_27206_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8744]
INFO: [Synth 8-4471] merging register 'add_ln127_36_reg_27156_reg[7:0]' into 'add_ln127_20_reg_26996_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8755]
INFO: [Synth 8-4471] merging register 'add_ln127_37_reg_27166_reg[7:0]' into 'add_ln127_21_reg_27006_reg[7:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e26a/hdl/verilog/transpose0.v:8756]
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"transpose0__GB14/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "transpose0__GB14/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "transpose0__GB14/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "transpose0__GB14/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:04:42 . Memory (MB): peak = 4136.566 ; gain = 983.582 ; free physical = 218205 ; free virtual = 429363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:40 ; elapsed = 00:05:14 . Memory (MB): peak = 4215.488 ; gain = 1062.504 ; free physical = 220382 ; free virtual = 431677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/a_block_14_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_11_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_8_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_7_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_6_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_3_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_2_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_1_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_15_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_13_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_12_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_10_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_9_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_5_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_4_U/transpose0_a_block_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/a_block_0_U/transpose0_a_block_0_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:04 ; elapsed = 00:07:40 . Memory (MB): peak = 4586.262 ; gain = 1433.277 ; free physical = 226878 ; free virtual = 438456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_15_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_14_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_13_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_12_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_11_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_10_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_9_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_8_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_7_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_6_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_5_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_4_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_3_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_2_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_1_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_22/a_plus_b_block_0_U/transpose0_a_block_0_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:35 ; elapsed = 00:09:34 . Memory (MB): peak = 4622.211 ; gain = 1469.227 ; free physical = 234520 ; free virtual = 445877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_CS_fsm_reg[105] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_CS_fsm_reg[105]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_CS_fsm_reg[103] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_CS_fsm_reg[103]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_CS_fsm_reg[102] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_CS_fsm_reg[102]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_CS_fsm_reg[100] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_CS_fsm_reg[100]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_CS_fsm_reg[99] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_CS_fsm_reg[99]_fret

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:08 ; elapsed = 00:10:08 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234198 ; free virtual = 445687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:09 ; elapsed = 00:10:09 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234889 ; free virtual = 446378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:22 ; elapsed = 00:10:22 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234969 ; free virtual = 446467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:22 ; elapsed = 00:10:22 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234918 ; free virtual = 446417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:28 ; elapsed = 00:10:28 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234744 ; free virtual = 446242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:28 ; elapsed = 00:10:28 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234723 ; free virtual = 446221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   198|
|2     |DSP48E1         |    32|
|3     |DSP_ALU         |    11|
|5     |DSP_A_B_DATA    |    11|
|7     |DSP_C_DATA      |    11|
|8     |DSP_MULTIPLIER  |    11|
|9     |DSP_M_DATA      |    11|
|11    |DSP_OUTPUT      |    11|
|13    |DSP_PREADD      |    11|
|14    |DSP_PREADD_DATA |    11|
|15    |LUT1            |   116|
|16    |LUT2            |  1647|
|17    |LUT3            |  5228|
|18    |LUT4            |  2245|
|19    |LUT5            |  5711|
|20    |LUT6            | 39520|
|21    |MUXCY           |   928|
|22    |MUXF7           | 14267|
|23    |MUXF8           |  7068|
|24    |RAMB18E2        |     1|
|25    |RAMB36E2        |   143|
|29    |SRL16E          |  8852|
|30    |SRLC32E         |   375|
|31    |XORCY           |   272|
|32    |FDE             |    48|
|33    |FDRE            | 54766|
|34    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:28 ; elapsed = 00:10:28 . Memory (MB): peak = 4702.492 ; gain = 1549.508 ; free physical = 234726 ; free virtual = 446224
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:08 ; elapsed = 00:10:06 . Memory (MB): peak = 4706.402 ; gain = 1115.340 ; free physical = 237662 ; free virtual = 449160
Synthesis Optimization Complete : Time (s): cpu = 00:09:34 ; elapsed = 00:10:34 . Memory (MB): peak = 4706.402 ; gain = 1553.418 ; free physical = 237684 ; free virtual = 449160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 237425 ; free virtual = 448900
INFO: [Netlist 29-17] Analyzing 22824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 237292 ; free virtual = 448780
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  (CARRY4) => CARRY8: 160 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  FDE => FDRE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
710 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:05 ; elapsed = 00:11:11 . Memory (MB): peak = 4706.402 ; gain = 2271.777 ; free physical = 237598 ; free virtual = 449069
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 243058 ; free virtual = 454523
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 243217 ; free virtual = 454787
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_transpose0_1_0, cache-ID = de3c63e680362d01
INFO: [Coretcl 2-1174] Renamed 1482 cell refs.
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280_b256.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 243178 ; free virtual = 454815
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_transpose0_1_0_utilization_synth.rpt -pb pfm_dynamic_transpose0_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.402 ; gain = 0.000 ; free physical = 242961 ; free virtual = 454801
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 10:38:22 2021...
