Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"CP2108_RESETn","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D22","1460","410","3D","Property Not Present"
"VSC_TXD1_P","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25B.R13","1610","1250","2A","2"
"VSC_TXD1_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C153.2","100","2150","5A","6"
"CP2108_SUSPEND","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D17","930","140","4D","Property Not Present"
"PG_1P8V","OffPage","1-POWER-SUPPLY","1","SCHEMATIC1","C113.1,R41.1,R75.1,R84.2,U11.4,U7.3","1810","2080","3A","1"
"PG_1P8V","OffPage","1-POWER-SUPPLY","1","SCHEMATIC1","C113.1,R41.1,R75.1,R84.2,U11.4,U7.3","1980","1230","2B","1"
"VSC_TXD1_N","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25B.T13","1610","1270","2A","2"
"VSC_TXD1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C150.2","100","2140","5A","6"
"VSC_RXD1_P","OffPage","6-MAC+PHY","6","SCHEMATIC1","C474.1","1610","1370","2A","2"
"VSC_RXD1_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13F.K6","200","2180","5A","6"
"VSC_RXD1_N","OffPage","6-MAC+PHY","6","SCHEMATIC1","C475.1","1610","1390","2A","2"
"VSC_RXD1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13F.K7","200","2170","5A","6"
"SD_CMD/EM_CMD","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_CMD1.1,U22.7","370","250","5D","2"
"SD_CMD/EM_CMD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.K5","1860","300","3D","5"
"SD_DATA0/EM_DATA0","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_D4.1,U22.1","370","210","5D","2"
"SD_DATA0/EM_DATA0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.H1","1860","310","3D","5"
"SD_DATA1/EM_DATA1","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_D3.1,U22.3","370","220","5D","2"
"SD_DATA1/EM_DATA1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J4","1860","320","3D","5"
"SD_DATA2/EM_DATA2","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_D1.1,U22.4","370","230","5D","2"
"SD_DATA2/EM_DATA2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.K4","1860","330","3D","5"
"SD_DATA3/EM_DATA3","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_D2.1,U22.6","370","240","5D","2"
"SD_DATA3/EM_DATA3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J7","1860","340","3D","5"
"SD_CD/EM_STRB","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_CD#_EM_STB1.1,U23.9","390","650","5C","2"
"SD_CD/EM_STRB","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.K3","1860","350","3D","5"
"SD_WP/EM_RSTN","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_WP#_EM_RSTN1.1,U23.7","390","640","5C","2"
"SD_WP/EM_RSTN","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.H4","2150","290","2D","5"
"SD_POW/EM_DATA4","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_CLK_FB_EM_D1.1,U23.1","390","600","5C","2"
"SD_POW/EM_DATA4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J6","2150","300","2D","5"
"SD_SEL/EM_DATA5","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_VSEL_EM_D1.1,U23.3","390","610","5C","2"
"SD_SEL/EM_DATA5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.H6","2150","310","2D","5"
"SD_VLT_EN/EM_DATA6","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_VEN_EM_D1.1,U23.4","390","620","5C","2"
"SD_VLT_EN/EM_DATA6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J3","2150","320","2D","5"
"SD_VLT_CMD_DIR/EM_DATA7","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_CMD_DIR_EM_D1.1,U23.6","390","630","5C","2"
"SD_VLT_CMD_DIR/EM_DATA7","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.H2","2150","330","2D","5"
"RPI_GPIO19","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B5","930","350","4D","Property Not Present"
"SD_DAT0_DIR","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","U24.A3","750","1240","4A","2"
"SD_DAT0_DIR","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.H5","2150","340","2D","5"
"RPI_GPIO22_GEN3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F11","1460","80","3D","Property Not Present"
"SD_DAT1-3_DIR","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","U24.E3","750","1290","4A","2"
"SD_DAT1-3_DIR","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J2","2150","350","2D","5"
"RPI_GPIO7_SPI_CE1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.H13","1460","200","3D","Property Not Present"
"USB_CLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.G2","1810","60","3D","Property Not Present"
"RPI_GPIO18_GEN1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.G15","1460","600","3C","Property Not Present"
"RPi_GPIO11_SPI_SCLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C10","930","540","4D","Property Not Present"
"PCIE_PERST#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D19","930","200","4D","Property Not Present"
"RPI_GPIO6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D8","930","470","4D","Property Not Present"
"PCIE_WAKE#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C20","1460","230","3D","Property Not Present"
"SWITCH1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R112.1,U13A.V19","3200","1230","1B","2"
"SWITCH1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R112.1,U13A.V19","680","200","4D","2"
"RPI_GPIO10_SPI_MOSI","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D13","1460","450","3D","Property Not Present"
"PCIE_SMCLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E19","930","210","4D","Property Not Present"
"USB_DATA2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.G3","1810","120","3D","Property Not Present"
"RPi_GPIO24_GEN5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D14","1460","440","3D","Property Not Present"
"PCIE_SMDAT","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C19","1460","240","3D","Property Not Present"
"PCIE_PRSNT#2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D20","1460","350","3D","Property Not Present"
"USB_DATA1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.E1","1810","110","3D","Property Not Present"
"RPI_GPIO20","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C5","930","360","4D","Property Not Present"
"I_MEAS_SCL","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R122.1,U13C.C1,U17.4","170","1740","5A","2"
"I_MEAS_SCL","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R122.1,U13C.C1,U17.4","2150","60","2D","2"
"RPi_GPIO25_GEN6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E14","1460","650","3C","Property Not Present"
"USB_DIR","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.F1","1810","70","3D","Property Not Present"
"RPI_GPIO27_GEN2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.G17","1460","630","3C","Property Not Present"
"USB_ULPI_RESET","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A5","930","410","4D","Property Not Present"
"RPI_GPIO21","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C4","930","300","4D","Property Not Present"
"RPi_GPIO12","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D9","930","480","4D","Property Not Present"
"VSC_MDINT1","OffPage","6-MAC+PHY","6","SCHEMATIC1","R160.2,R177.1,U25A.N3","1130","200","3D","2"
"VSC_MDINT1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B10","930","630","4C","6"
"RPI_GPIO5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C9","930","530","4D","Property Not Present"
"USB_DATA0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.F2","1810","100","3D","Property Not Present"
"RPi_GPIO4_GCLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A6","930","420","4D","Property Not Present"
"USB_DATA5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.D2","1810","150","3D","Property Not Present"
"USB_DATA6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.F6","1810","160","3D","Property Not Present"
"RPI_GPIO23_GEN4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F16","930","110","4D","Property Not Present"
"USB_DATA4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.D1","1810","140","3D","Property Not Present"
"RPI_GPIO8_SPI_CE0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.H12","1460","120","3D","Property Not Present"
"RPI_GPIO13","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D6","930","260","4D","Property Not Present"
"USB_DATA7","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.F3","1810","170","3D","Property Not Present"
"SD_CLK/EM_CLK","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","SD_CLK1.1,U22.9","370","260","5D","2"
"SD_CLK/EM_CLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13E.J1","1860","290","3D","5"
"USB_DATA3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.F5","1810","130","3D","Property Not Present"
"RPI_GPIO26","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B4","930","290","4D","Property Not Present"
"VSC_RESET#","OffPage","6-MAC+PHY","6","SCHEMATIC1","R184.1,U26.1","1210","320","3D","2"
"VSC_RESET#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C12","930","50","4D","6"
"RPI_GPIO17_GEN0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.H17","1460","620","3C","Property Not Present"
"USB_STP","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.G4","1810","90","3D","Property Not Present"
"RPI_GPIO16","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C6","930","390","4D","Property Not Present"
"USB_NXT","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.G5","1810","80","3D","Property Not Present"
"PHY_MDC1","OffPage","6-MAC+PHY","6","SCHEMATIC1","R169.1,R174.2,U25A.P2","1130","140","3D","2"
"PHY_MDC1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.D3","2150","80","2D","6"
"PHY_MDIO1","OffPage","6-MAC+PHY","6","SCHEMATIC1","R161.2,R178.1,U25A.N2","1130","160","3D","2"
"PHY_MDIO1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.C2","2150","90","2D","6"
"SWITCH2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R115.1,U13A.U18","680","260","4D","2"
"SWITCH2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R115.1,U13A.U18","3140","1360","1B","2"
"CAN1_TXBUS","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.B3","2150","140","2D","Property Not Present"
"LPDDR4_DQ10","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E11","490","150","3D","2"
"LPDDR4_DQ10","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB5","1860","1350","3B","4"
"LPDDR4_DQ27","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.U11","490","330","3C","2"
"LPDDR4_DQ27","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.U10","1860","1660","3B","4"
"VSC_RCVRD_CLK1","OffPage","6-MAC+PHY","6","SCHEMATIC1","RCLK1_VSC1.1,U25A.F16","320","530","5C","2"
"VSC_RCVRD_CLK1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F17","930","120","4D","6"
"LPDDR4_DQ31","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.AA9","490","370","3C","2"
"LPDDR4_DQ31","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.P8","1860","1700","3B","4"
"I_MEAS_SDA","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R121.1,U13C.B1,U17.5","2150","70","2D","2"
"I_MEAS_SDA","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R121.1,U13C.B1,U17.5","170","1760","5A","2"
"LPDDR4_CKE0_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.J4,U20A.P4","210","250","5C","2"
"LPDDR4_CKE0_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.K1","2260","1430","2B","4"
"RPI_GPIO14_TXD0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A7","930","450","4D","Property Not Present"
"VSC_RCVRD_CLK2","OffPage","6-MAC+PHY","6","SCHEMATIC1","RCLK2_VSC1.1,U25A.G16","320","560","5C","2"
"VSC_RCVRD_CLK2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E15","1460","660","3C","6"
"RPI_GPIO15_RXD0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.H15","1460","590","3C","Property Not Present"
"LPDDR4_DMI0","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C3","230","370","4C","2"
"LPDDR4_DMI0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB4","1860","1310","3B","4"
"LPDDR4_DQ16","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.AA2","490","220","3C","2"
"LPDDR4_DQ16","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y9","1860","1480","3B","4"
"LPDDR4_DQ22","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y4","490","280","3C","2"
"LPDDR4_DQ22","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y11","1860","1540","3B","4"
"LPDDR4_DQ11","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.F11","490","160","3D","2"
"LPDDR4_DQ11","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA6","1860","1360","3B","4"
"CAN1_RXBUS","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.A3","2150","150","2D","Property Not Present"
"LPDDR4_DQ15","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.B9","490","200","3C","2"
"LPDDR4_DQ15","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA8","1860","1400","3B","4"
"LPDDR4_ODT_CA_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.G2,U20A.T2","520","520","3B","2"
"LPDDR4_ODT_CA_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.L1","2240","1660","2B","4"
"LPDDR4_CA5_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.J11,U20A.P11","160","100","5D","2"
"LPDDR4_CA5_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.R5","2240","1240","2B","4"
"LPDDR4_DMI2","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y3","230","400","4C","2"
"LPDDR4_DMI2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y10","1860","1600","3B","4"
"RPI_GPIO9_SPI_MISO","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.G12","1460","110","3D","Property Not Present"
"LPDDR4_DQ8","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.B11","490","130","3D","2"
"LPDDR4_DQ8","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.W8","1860","1330","3B","4"
"LPDDR4_DQ3","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.F2","490","80","3D","2"
"LPDDR4_DQ3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA1","1860","1220","3B","4"
"LPDDR4_DQS3_N","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V10","490","490","3B","2"
"LPDDR4_DQS3_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.V9","1860","1730","3A","4"
"LPDDR4_DQS0_P","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.D3","490","390","3C","2"
"LPDDR4_DQS0_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA2","1860","1290","3B","4"
"LPDDR4_DQS0_N","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E3","490","400","3C","2"
"LPDDR4_DQS0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA3","1860","1280","3B","4"
"LPDDR4_DQS2_N","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V3","490","460","3B","2"
"LPDDR4_DQS2_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA10","1860","1570","3B","4"
"CAN2_TXBUS","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B13","1460","480","3D","Property Not Present"
"LPDDR4_DQ21","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V4","490","270","3C","2"
"LPDDR4_DQ21","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.V10","1860","1530","3B","4"
"LPDDR4_DQ7","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.B4","490","120","3D","2"
"LPDDR4_DQ7","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB3","1860","1260","3B","4"
"CAN2_RXBUS","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A16","930","180","4D","Property Not Present"
"LPDDR4_DQ6","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C4","490","110","3D","2"
"LPDDR4_DQ6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB2","1860","1250","3B","4"
"LPDDR4_DQ14","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C9","490","190","3D","2"
"LPDDR4_DQ14","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y8","1860","1390","3B","4"
"LPDDR4_DQ19","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.U2","490","250","3C","2"
"LPDDR4_DQ19","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB10","1860","1510","3B","4"
"LPDDR4_DQ30","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y9","490","360","3C","2"
"LPDDR4_DQ30","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.R8","1860","1690","3B","4"
"LPDDR4_DQ4","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.F4","490","90","3D","2"
"LPDDR4_DQ4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y5","1860","1230","3B","4"
"LPDDR4_DQS3_P","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.W10","490","480","3B","2"
"LPDDR4_DQS3_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.U9","1860","1740","3A","4"
"LPDDR4_DQ25","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y11","490","310","3C","2"
"LPDDR4_DQ25","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.T8","1860","1640","3B","4"
"LPDDR4_RESET_n","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.T11","490","610","3A","2"
"LPDDR4_RESET_n","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R116.2,U13G.L2","2390","1380","2B","4"
"LPDDR4_DQ24","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.AA11","490","300","3C","2"
"LPDDR4_DQ24","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.U8","1860","1630","3B","4"
"LPDDR4_DQ23","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.AA4","490","290","3C","2"
"LPDDR4_DQ23","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.W11","1860","1550","3B","4"
"RPI_GPIO2_SDA","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A8","930","510","4D","Property Not Present"
"LPDDR4_CA4_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.H11,U20A.R11","160","90","5D","2"
"LPDDR4_CA4_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.R6","2240","1230","2B","4"
"SF2_JTDB_TCK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U14.5","1260","1020","4C","Property Not Present"
"LPDDR4_DQ17","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y2","490","230","3C","2"
"LPDDR4_DQ17","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.W9","1860","1490","3B","4"
"LPDDR4_DMI1","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C10","230","380","4C","2"
"LPDDR4_DMI1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA7","1860","1450","3B","4"
"SF2_JTDB_TMS","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U14.2","1260","970","4C","Property Not Present"
"LPDDR4_DQ28","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.U9","490","340","3C","2"
"LPDDR4_DQ28","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.R11","1860","1670","3B","4"
"LPDDR4_DQ9","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C11","490","140","3D","2"
"LPDDR4_DQ9","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.W7","1860","1340","3B","4"
"SF2_JTDB_TRST","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U16.3","920","1280","4B","Property Not Present"
"LPDDR4_DQ26","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V11","490","320","3C","2"
"LPDDR4_DQ26","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.T11","1860","1650","3B","4"
"SF2_JTDB_TDI","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U14.14","1260","1120","4C","Property Not Present"
"LPDDR4_DQ1","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.C2","490","60","3D","2"
"LPDDR4_DQ1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y4","1860","1200","3B","4"
"LPDDR4_CS0_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.H4,U20A.R4","210","310","5C","2"
"LPDDR4_CS0_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.L3","2260","1400","2B","4"
"SF2_JTDB_TDO","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U14.11","1260","1070","4C","Property Not Present"
"LPDDR4_DQ2","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E2","490","70","3D","2"
"LPDDR4_DQ2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y1","1860","1210","3B","4"
"LPDDR4_DQ18","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V2","490","240","3C","2"
"LPDDR4_DQ18","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB9","1860","1500","3B","4"
"LPDDR4_DQ0","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.B2","490","50","3D","2"
"LPDDR4_DQ0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y3","1860","1190","3B","4"
"LPDDR4_CA2_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.H9,U20A.R9","160","70","5D","2"
"LPDDR4_CA2_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.V7","2240","1210","2B","4"
"LPDDR4_CA0_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.H2,U20A.R2","160","50","5D","2"
"LPDDR4_CA0_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.T5","2240","1190","2B","4"
"CP2108_1_RXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F15","1460","570","3C","Property Not Present"
"LPDDR4_CA3_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.H10,U20A.R10","160","80","5D","2"
"LPDDR4_CA3_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.V6","2240","1220","2B","4"
"LPDDR4_DQ20","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.U4","490","260","3C","2"
"LPDDR4_DQ20","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.V11","1860","1520","3B","4"
"CP2108_1_TXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B14","1460","470","3D","Property Not Present"
"LPDDR4_DQ12","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.F9","490","170","3D","2"
"LPDDR4_DQ12","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB7","1860","1370","3B","4"
"LPDDR4_DQ5","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E4","490","100","3D","2"
"LPDDR4_DQ5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA5","1860","1240","3B","4"
"LPDDR4_DQS1_P","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.D10","490","420","3B","2"
"LPDDR4_DQS1_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.Y6","1860","1430","3B","4"
"LPDDR4_DQS1_N","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E10","490","430","3B","2"
"LPDDR4_DQS1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.W6","1860","1420","3B","4"
"CP2108_2_RXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.G13","1460","210","3D","Property Not Present"
"CP2108_2_TXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E13","1460","180","3D","Property Not Present"
"LPDDR4_DQ29","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.V9","490","350","3C","2"
"LPDDR4_DQ29","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.R10","1860","1680","3B","4"
"LPDDR4_DMI3","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.Y10","230","410","4B","2"
"LPDDR4_DMI3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.T10","1860","1760","3A","4"
"CP2108_3_RXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C22","1460","420","3D","Property Not Present"
"LPDDR4_DQ13","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.E9","490","180","3D","2"
"LPDDR4_DQ13","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AB8","1860","1380","3B","4"
"CP2108_3_TXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B22","1460","380","3D","Property Not Present"
"LPDDR4_CA1_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.J2,U20A.P2","160","60","5D","2"
"LPDDR4_CA1_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.T6","2240","1200","2B","4"
"CAN1_STBY","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.E3","2150","160","2D","Property Not Present"
"CAN2_STBY","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A17","930","170","4D","Property Not Present"
"CP2108_4_RXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B21","1460","390","3D","Property Not Present"
"CP2108_4_TXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D21","1460","360","3D","Property Not Present"
"LPDDR4_DQS2_P","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.W3","490","450","3B","2"
"LPDDR4_DQS2_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.AA11","1860","1580","3B","4"
"RPI_ID_SC","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F10","1460","50","3D","Property Not Present"
"RPI_ID_SD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B9","930","620","4C","Property Not Present"
"VSC_PLLMODE","OffPage","6-MAC+PHY","6","SCHEMATIC1","R191.1","970","430","3C","2"
"VSC_PLLMODE","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D12","1460","150","3D","6"
"VSC_MDINT0","OffPage","6-MAC+PHY","6","SCHEMATIC1","R168.1,R173.2,U25A.M2","1130","180","3D","2"
"VSC_MDINT0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E16","930","90","4D","6"
"VSC_CMODE0","OffPage","6-MAC+PHY","6","SCHEMATIC1","R187.2,R194.1,U25A.G13","750","610","4C","2"
"VSC_CMODE0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C16","930","150","4D","6"
"VSC_CLKOUT","OffPage","6-MAC+PHY","6","SCHEMATIC1","R166.1","820","130","4D","2"
"VSC_CLKOUT","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A13","1460","300","3D","6"
"RPI_GPIO3_SCL","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B8","930","500","4D","Property Not Present"
"VSC_CMODE1","OffPage","6-MAC+PHY","6","SCHEMATIC1","R188.2,R195.1,U25A.G14","750","620","4C","2"
"VSC_CMODE1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C17","930","230","4D","6"
"VSC_CMODE2","OffPage","6-MAC+PHY","6","SCHEMATIC1","R189.2,R196.1,U25A.F14","750","630","4C","2"
"VSC_CMODE2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B19","1460","260","3D","6"
"VSC_CMODE3","OffPage","6-MAC+PHY","6","SCHEMATIC1","R190.2,R197.1,U25A.F15","750","640","4C","2"
"VSC_CMODE3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D18","930","330","4D","6"
"VSC_OSCEN","OffPage","6-MAC+PHY","6","SCHEMATIC1","R186.1","970","400","3C","2"
"VSC_OSCEN","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E18","930","320","4D","6"
"VSC_CMODE4","OffPage","6-MAC+PHY","6","SCHEMATIC1","R162.2,R179.1,U25A.E14","750","650","4C","2"
"VSC_CMODE4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A18","930","660","4C","6"
"SDIO_SW_EN#","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","R153.2,U22.17,U23.17","790","460","4C","2"
"SDIO_SW_EN#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B7","930","440","4D","5"
"VSC_CMODE5","OffPage","6-MAC+PHY","6","SCHEMATIC1","R163.2,R170.1,U25A.D14","750","660","4C","2"
"VSC_CMODE5","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B18","930","650","4C","6"
"SDIO_SW_SEL0","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","R155.2,U22.21,U23.21","790","440","4C","2"
"SDIO_SW_SEL0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D7","930","270","4D","5"
"SDIO_SW_SEL1","OffPage","5-EMMC_SDIO","5","SCHEMATIC1","R154.2,U22.11,U23.11","790","450","4C","2"
"SDIO_SW_SEL1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C7","930","380","4D","5"
"VSC_CMODE6","OffPage","6-MAC+PHY","6","SCHEMATIC1","R164.2,R180.1,U25A.E15","750","670","4C","2"
"VSC_CMODE6","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A12","1460","290","3D","6"
"VSC_CMODE7","OffPage","6-MAC+PHY","6","SCHEMATIC1","R171.1,R175.2,U25A.E16","750","680","4C","2"
"VSC_CMODE7","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B12","930","60","4D","6"
"PCIE_TX0_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C124.2","140","590","5C","Property Not Present"
"PCIE_TX0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C123.2","140","580","5C","Property Not Present"
"PCIE_RX0_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.G20","610","590","5C","Property Not Present"
"PCIE_RX0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.G19","610","580","5C","Property Not Present"
"PCIE_RX1_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.K22","610","620","5C","Property Not Present"
"PCIE_RX1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.K21","610","610","5C","Property Not Present"
"PCIE_RX2_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.M22","610","650","5C","Property Not Present"
"PCIE_RX2_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.M21","610","640","5C","Property Not Present"
"PCIE_RX3_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.R20","610","680","5C","Property Not Present"
"PCIE_RX3_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13I.R19","610","670","5C","Property Not Present"
"PCIE_TX1_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C126.2","140","620","5C","Property Not Present"
"PCIE_TX1_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C125.2","140","610","5C","Property Not Present"
"PCIE_TX2_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C128.2","140","650","5C","Property Not Present"
"PCIE_TX2_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C127.2","140","640","5C","Property Not Present"
"PCIE_TX3_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C129.2","140","670","5C","Property Not Present"
"PCIE_TX3_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C130.2","140","680","5C","Property Not Present"
"LED3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.T12,U19.11","2820","2110","1A","2"
"LED3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.T12,U19.11","70","410","5D","2"
"LED2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.U13,U19.13","70","380","5D","2"
"LED2","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.U13,U19.13","2820","2090","1A","2"
"SWITCH3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R118.1,U13A.W19","680","420","4D","2"
"SWITCH3","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R118.1,U13A.W19","3200","1480","1B","2"
"LED4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.AB19,U19.9","680","150","4D","2"
"LED4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.AB19,U19.9","2820","2130","1A","2"
"MBUS_SPI_MOSI","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.B2","2150","120","2D","Property Not Present"
"SWITCH4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R120.1,U13A.W18","3140","1600","1B","2"
"SWITCH4","OffPage","2-SOC-BANKS","2","SCHEMATIC1","R120.1,U13A.W18","680","410","4D","2"
"LED1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.V14,U19.15","70","300","5D","2"
"LED1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13A.V14,U19.15","2820","2070","1A","2"
"MBUS_AN","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D11","930","590","4C","Property Not Present"
"VSC_GPIO0_SIGDET0","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25A.N14","370","260","5D","2"
"VSC_GPIO0_SIGDET0","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A10","930","570","4C","6"
"MBUS_SPI_MISO","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.A2","2150","130","2D","Property Not Present"
"VSC_RXD0_N","OffPage","6-MAC+PHY","6","SCHEMATIC1","C467.1","1600","950","2B","2"
"VSC_RXD0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13F.L6","630","2170","4A","6"
"MBUS_RST","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E10","1460","60","3D","Property Not Present"
"MBUS_UART_RXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A21","1460","320","3D","Property Not Present"
"VSC_GPIO1_SIGDET1","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25A.M14","370","280","5D","2"
"VSC_GPIO1_SIGDET1","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A11","930","560","4C","6"
"MBUS_SPI_CS#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.E4","2150","110","2D","Property Not Present"
"MBUS_INT","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.A20","1460","330","3D","Property Not Present"
"MBUS_PWM","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.E11","1460","140","3D","Property Not Present"
"VSC_RXD0_P","OffPage","6-MAC+PHY","6","SCHEMATIC1","C466.1","1600","930","2B","2"
"VSC_RXD0_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13F.L5","630","2180","4A","6"
"MBUS_I2CSCL","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F12","1460","90","3D","Property Not Present"
"MBUS_I2CSDA","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.F13","1460","170","3D","Property Not Present"
"LPDDR4_CK_C_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.J9,U20A.P9","180","200","5C","2"
"LPDDR4_CK_C_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.U4","2260","1580","2B","4"
"VSC_TXD0_N","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25C.N16","1600","830","2B","2"
"VSC_TXD0_N","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C151.1","750","2140","4A","6"
"MBUS_UART_TXD","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.B20","1460","270","3D","Property Not Present"
"LPDDR4_CK_T_A","OffPage","4-LPDDR4","4","SCHEMATIC1","U20A.J8,U20A.P8","180","190","5D","2"
"LPDDR4_CK_T_A","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13G.U5","2260","1570","2B","4"
"MBUS_SPI_CLK","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13C.E5","2150","100","2D","Property Not Present"
"VSC_TXD0_P","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25C.N15","1600","810","2B","2"
"VSC_TXD0_P","OffPage","2-SOC-BANKS","2","SCHEMATIC1","C154.1","750","2150","4A","6"
"VSC_SRESET#","OffPage","6-MAC+PHY","6","SCHEMATIC1","R185.1","970","360","3D","2"
"VSC_SRESET#","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.D16","930","80","4D","6"
"VSC_GPIO9_FASTLINKFAIL","OffPage","6-MAC+PHY","6","SCHEMATIC1","U25A.K14","330","440","5C","2"
"VSC_GPIO9_FASTLINKFAIL","OffPage","2-SOC-BANKS","2","SCHEMATIC1","U13B.C11","930","600","4C","6"
