Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/lab10_kjb5568_rjl5336_isim_beh.exe -prj C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/lab10_kjb5568_rjl5336_beh.prj work.lab10_kjb5568_rjl5336 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/FullAdder.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/rippe_carry_adder.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/CompareGRT.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/BCD_Adder_slice.vhd" into library work
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/BCD_Adder.vhd" into library work
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/BCD_32bit.vhd" into library work
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/Reg_nbit.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/LST.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/Multiplier.vhd" into library work
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/../kjb5568_rjl5336_library/numeric_display.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/lab10_kjb5568_rjl5336.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package kjb5568_rjl5336_components
Compiling architecture behavioral of entity pulse_gen [\pulse_gen(16,50000)\]
Compiling architecture behavioral of entity Reg_nbit [\Reg_nbit(16)\]
Compiling architecture dataflow of entity FullAdder [fulladder_default]
Compiling architecture structural of entity Ripple_Carry_Adder [\Ripple_Carry_Adder(4)\]
Compiling architecture structural of entity CompareGRT [\CompareGRT(5)\]
Compiling architecture behavioral of entity BCD_Adder_slice [bcd_adder_slice_default]
Compiling architecture behavioral of entity BCD_Adder [bcd_adder_default]
Compiling architecture behavioral of entity BCD_32bit [bcd_32bit_default]
Compiling architecture behavioral of entity Reg_nbit [\Reg_nbit(32)\]
Compiling architecture structural of entity LST [\LST(4)\]
Compiling architecture behavioral of entity Counter_nbit [\Counter_nbit(4)\]
Compiling architecture behavioral of entity Multiplier [multiplier_default]
Compiling architecture behavioral of entity Counter_nbit [\Counter_nbit(3)\]
Compiling architecture structural of entity hextosevenseg [hextosevenseg_default]
Compiling architecture behavioral of entity WordTo8dig7seg [wordto8dig7seg_default]
Compiling architecture behavioral of entity lab10_kjb5568_rjl5336
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 35 VHDL Units
Built simulation executable C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/lab10_kjb5568_rjl5336_isim_beh.exe
Fuse Memory Usage: 35456 KB
Fuse CPU Usage: 593 ms
