<img width="1136" alt="Screenshot 2024-02-13 at 10 32 35 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/b6fb1bef-c2cb-4ef1-943a-56884fbf16dd">
Comparison Check running on Hardware Simulator
<br/><br/>
<img width="259" alt="Screenshot 2024-02-13 at 10 33 10 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/6c405e10-ca8f-40a5-965d-5dbcd0f2fab2">
Implementation of Not Elementary Gate
<br/><br/>
<img width="388" alt="Screenshot 2024-02-13 at 10 33 50 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/704370df-d1e4-451e-9116-1c95bbea012a">
Implementation of Or Elementary Gate <br/><br/><br>
<img width="1136" alt="Screenshot 2024-02-13 at 10 43 17 AM" src="Running And Elementary Gate in Hardware Simulator">
Running And Gate
<br/><br/>

<img width="380" alt="Screenshot 2024-02-13 at 10 44 53 AM" src="And Gate Visualzation">
<br/><br><br>
<img width="543" alt="Screenshot 2024-02-13 at 10 45 29 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/ae03a66f-28c5-4fed-af83-d738b78b037a">


<img width="455" alt="Screenshot 2024-02-13 at 11 00 41 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/8e723b41-505e-491e-93a3-bec2d86338e6">


<img width="1136" alt="Screenshot 2024-02-13 at 11 00 15 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/97eedc89-89c9-4f25-b208-232dad973768">

<img width="554" alt="Screenshot 2024-02-13 at 11 00 26 AM" src="https://github.com/pjisiddhantsingh/HDL/assets/159141612/c0662da6-99f3-4d94-b1cd-7782f59a3117">
