//
// Written by Synplify Premier 
// Product Version "P-2019.03-SP1"
// Program "Synplify Premier", Mapper "map2019q2p1, Build 017R"
// Sat Jan 11 11:18:14 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/xilinx/unisim_retarget.v "
// file 1 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/xilinx/unisim_vivado.v "
// file 2 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/xilinx/xpm_modules.v "
// file 3 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/vlog/hypermods.v "
// file 4 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/vlog/umr_capim.v "
// file 5 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/synip/hcei/zceistubs.v "
// file 6 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/vlog/scemi_objects.v "
// file 7 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/vlog/scemi_pipes.svh "
// file 8 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_cc_constants.v "
// file 9 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_constants.v "
// file 10 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm06.v "
// file 11 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm57.v "
// file 12 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm65.v "
// file 13 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_busmux_ohsel.v "
// file 14 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_et.v "
// file 15 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_w.v "
// file 16 "\/work/tools/synopsys/syn/P-2019.03//dw/fpga_ip/dw_foundation/dw_verilog.v "
// file 17 "\/work/tools/synopsys/syn/P-2019.03//minpower/fpga_ip/dw_minpower/dw_verilog.v "
// file 18 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_r_rsfifos.v "
// file 19 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_r_dopack.v "
// file 20 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_r_packer.v "
// file 21 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_r_pusher.v "
// file 22 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_r.v "
// file 23 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm51.v "
// file 24 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_fifo_s1_sf.v "
// file 25 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_b_rsfifos.v "
// file 26 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_addr_alen.v "
// file 27 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_xact_ctrl.v "
// file 28 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_rs.v "
// file 29 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_a.v "
// file 30 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_ue.v "
// file 31 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_b.v "
// file 32 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_w_top.v "
// file 33 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp.v "
// file 34 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_mp_a.v "
// file 35 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_mp_rb.v "
// file 36 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_mp_w.v "
// file 37 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_mp.v "
// file 38 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm_params.v "
// file 39 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm05.v "
// file 40 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm07.v "
// file 41 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm21.v "
// file 42 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_bcm66.v "
// file 43 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sd_fifo.v "
// file 44 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_w_ch_fifos.v "
// file 45 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_mp_wfc.v "
// file 46 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x_sp_wfc.v "
// file 47 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x.v "
// file 48 "\/home/ours/transfer/pygmy-e/pygmy-es1x/rtl/oursring_cdc/oursring_asyc_DW_axi_x2x-undef.v "
// file 49 "\/work/tools/synopsys/fpga/P-2019.03-SP1/lib/nlconst.dat "
// file 50 "\/work/asic_backend/projects/pygmy-e_fpga/run_oursring_asyc_DW_axi_x2x/FDC_constraints/rev_1/oursring_asyc_DW_axi_x2x_translated.fdc "
// file 51 "\/remote/sbg_mfg/unix/golden/syn201703sp1/lib/vlog/hypermods.v "
// file 52 "\/remote/sbg_mfg/unix/golden/syn201703sp1/lib/vlog/umr_capim.v "
// file 53 "\/remote/sbg_mfg/unix/golden/syn201703sp1/lib/vlog/scemi_objects.v "
// file 54 "\/remote/sbg_mfg/unix/golden/syn201703sp1/lib/vlog/scemi_pipes.svh "
// file 55 "\/remote/sbg_support1/al2/work_2016/models/run_virtexuplus_2/verilog/xcvu9p-flga2104.v "

`timescale 100 ps/100 ps
module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s (
  pop_addr_g,
  raw_sync,
  aresetn_m_i,
  aclk_m
)
;
input [2:0] pop_addr_g ;
output [2:0] raw_sync ;
input aresetn_m_i ;
input aclk_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(pop_addr_g[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(pop_addr_g[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(pop_addr_g[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s */

module oursring_asyc_DW_axi_x2x_bcm05_Z1_2 (
  pop_addr_g,
  push_addr_g,
  wr_addr_int,
  arready_m,
  aresetn_m_i,
  aclk_m,
  arvalid_m,
  ar_push_full
)
;
input [2:0] pop_addr_g ;
output [2:0] push_addr_g ;
output [1:0] wr_addr_int ;
output arready_m ;
input aresetn_m_i ;
input aclk_m ;
input arvalid_m ;
output ar_push_full ;
wire arready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire arvalid_m ;
wire ar_push_full ;
wire [2:1] advanced_count_2;
wire [2:0] raw_sync;
wire [1:0] func_bin2gray;
wire VCC ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire ANC0 ;
wire next_full ;
wire GND ;
// @39:305
  LUT6 next_full_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_2[1]),
	.I4(advanced_count_2[2]),
	.I5(ANC0),
	.O(next_full)
);
defparam next_full_cZ.INIT=64'h0402108008012040;
// @40:159
  LUT3 \count_int_RNIPP6I[0]  (
	.I0(wr_addr_int[0]),
	.I1(ar_push_full),
	.I2(arvalid_m),
	.O(ANC0)
);
defparam \count_int_RNIPP6I[0] .INIT=8'h9A;
// @39:324
  LUT4 \func_bin2gray_i[0]  (
	.I0(wr_addr_int[0]),
	.I1(ar_push_full),
	.I2(wr_addr_int[1]),
	.I3(arvalid_m),
	.O(func_bin2gray[0])
);
defparam \func_bin2gray_i[0] .INIT=16'h4B5A;
// @39:324
  LUT5 \func_bin2gray_0_a2[1]  (
	.I0(push_addr_g[2]),
	.I1(ar_push_full),
	.I2(wr_addr_int[1]),
	.I3(wr_addr_int[0]),
	.I4(arvalid_m),
	.O(func_bin2gray[1])
);
defparam \func_bin2gray_0_a2[1] .INIT=32'h595A5A5A;
// @39:237
  FDC full_int_Z (
	.Q(ar_push_full),
	.D(next_full),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(push_addr_g[0]),
	.D(func_bin2gray[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(push_addr_g[2]),
	.D(advanced_count_2[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(wr_addr_int[1]),
	.D(advanced_count_2[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(wr_addr_int[0]),
	.D(ANC0),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(push_addr_g[1]),
	.D(func_bin2gray[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @40:159
  INV full_int_RNI6604 (
	.I(ar_push_full),
	.O(arready_m)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s U_sync (
	.pop_addr_g(pop_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000268" *)  LUT5 \count_int_RNI47281_lut6_2_o6[2]  (
	.I0(push_addr_g[2]),
	.I1(ar_push_full),
	.I2(wr_addr_int[1]),
	.I3(wr_addr_int[0]),
	.I4(arvalid_m),
	.O(advanced_count_2[2])
);
defparam \count_int_RNI47281_lut6_2_o6[2] .INIT=32'h9AAAAAAA;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000268" *)  LUT4 \count_int_RNI47281_lut6_2_o5[2]  (
	.I0(ar_push_full),
	.I1(wr_addr_int[1]),
	.I2(wr_addr_int[0]),
	.I3(arvalid_m),
	.O(advanced_count_2[1])
);
defparam \count_int_RNI47281_lut6_2_o5[2] .INIT=16'h9CCC;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z1_2 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0 (
  push_addr_g,
  raw_sync,
  aresetn_s_i,
  aclk_s
)
;
input [2:0] push_addr_g ;
output [2:0] raw_sync ;
input aresetn_s_i ;
input aclk_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(push_addr_g[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(push_addr_g[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(push_addr_g[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0 */

module oursring_asyc_DW_axi_x2x_bcm05_Z2_2 (
  push_addr_g,
  pop_addr_g,
  rd_addr_int,
  aresetn_s_i,
  aclk_s,
  arready_s,
  arvalid_s
)
;
input [2:0] push_addr_g ;
output [2:0] pop_addr_g ;
output [1:0] rd_addr_int ;
input aresetn_s_i ;
input aclk_s ;
input arready_s ;
output arvalid_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire arready_s ;
wire arvalid_s ;
wire [2:0] advanced_count_4;
wire [2:0] raw_sync;
wire [1:0] this_addr_g_int_7;
wire VCC ;
wire N_1652 ;
wire N_1651 ;
wire N_1650 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire un6_next_empty_i ;
wire N_1649 ;
wire GND ;
// @39:237
  LUT6 empty_int_RNO (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_4[0]),
	.I4(advanced_count_4[1]),
	.I5(advanced_count_4[2]),
	.O(un6_next_empty_i)
);
defparam empty_int_RNO.INIT=64'hEFDF7FBFFBF7FDFE;
// @40:186
  LUT4 \count_int_fast_RNIC4PK1[0]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(arvalid_s),
	.I3(arready_s),
	.O(advanced_count_4[1])
);
defparam \count_int_fast_RNIC4PK1[0] .INIT=16'h6CCC;
// @39:324
  LUT4 \un3_func_bin2gray_6_i[0]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(arvalid_s),
	.I3(arready_s),
	.O(this_addr_g_int_7[0])
);
defparam \un3_func_bin2gray_6_i[0] .INIT=16'h3666;
// @39:324
  LUT5 \un3_func_bin2gray_6_0_a2[1]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(pop_addr_g[2]),
	.I3(arvalid_s),
	.I4(arready_s),
	.O(this_addr_g_int_7[1])
);
defparam \un3_func_bin2gray_6_0_a2[1] .INIT=32'h1E3C3C3C;
// @39:237
  FDC \count_int_fast_Z[1]  (
	.Q(rd_addr_int[1]),
	.D(advanced_count_4[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC empty_int_Z (
	.Q(arvalid_s),
	.D(un6_next_empty_i),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(rd_addr_int[0]),
	.D(advanced_count_4[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(pop_addr_g[1]),
	.D(this_addr_g_int_7[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(pop_addr_g[0]),
	.D(this_addr_g_int_7[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(pop_addr_g[2]),
	.D(advanced_count_4[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0 U_sync (
	.push_addr_g(push_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000269" *)  LUT3 \count_int_fast_RNIB2J51_lut6_2_o6[0]  (
	.I0(rd_addr_int[0]),
	.I1(arvalid_s),
	.I2(arready_s),
	.O(advanced_count_4[0])
);
defparam \count_int_fast_RNIB2J51_lut6_2_o6[0] .INIT=8'h6A;
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000269" *)  LUT5 \count_int_fast_RNIB2J51_lut6_2_o5[0]  (
	.I0(rd_addr_int[0]),
	.I1(arvalid_s),
	.I2(rd_addr_int[1]),
	.I3(pop_addr_g[2]),
	.I4(arready_s),
	.O(advanced_count_4[2])
);
defparam \count_int_fast_RNIB2J51_lut6_2_o5[0] .INIT=32'h7F80FF00;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z2_2 */

module oursring_asyc_DW_axi_x2x_bcm07_Z3 (
  rd_addr_int,
  wr_addr_int,
  arvalid_s,
  arready_s,
  aclk_s,
  aresetn_s_i,
  ar_push_full,
  arvalid_m,
  aclk_m,
  aresetn_m_i,
  arready_m
)
;
output [1:0] rd_addr_int ;
output [1:0] wr_addr_int ;
output arvalid_s ;
input arready_s ;
input aclk_s ;
input aresetn_s_i ;
output ar_push_full ;
input arvalid_m ;
input aclk_m ;
input aresetn_m_i ;
output arready_m ;
wire arvalid_s ;
wire arready_s ;
wire aclk_s ;
wire aresetn_s_i ;
wire ar_push_full ;
wire arvalid_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire arready_m ;
wire [2:0] pop_addr_g;
wire [2:0] push_addr_g;
wire GND ;
wire VCC ;
// @40:159
  oursring_asyc_DW_axi_x2x_bcm05_Z1_2 U_PUSH_FIFOFCTL (
	.pop_addr_g(pop_addr_g[2:0]),
	.push_addr_g(push_addr_g[2:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.arready_m(arready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.arvalid_m(arvalid_m),
	.ar_push_full(ar_push_full)
);
// @40:186
  oursring_asyc_DW_axi_x2x_bcm05_Z2_2 U_POP_FIFOFCTL (
	.push_addr_g(push_addr_g[2:0]),
	.pop_addr_g(pop_addr_g[2:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.arready_s(arready_s),
	.arvalid_s(arvalid_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm07_Z3 */

module oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3 (
  \mem[3] ,
  \mem[1] ,
  arprot_m,
  arcache_m,
  arlock_m,
  arburst_m,
  arsize_m,
  arlen_m,
  araddr_m,
  arid_m,
  wr_addr_int,
  \mem[0]_RNI4JPQ_0 ,
  \mem[0]_RNIAPPQ_0 ,
  \mem[0]_RNI6LPQ_0 ,
  \mem[0]_RNICRPQ_0 ,
  \mem[0]_RNI8NPQ_0 ,
  \mem[0]_RNIGVPQ_0 ,
  \mem[0]_RNIETPQ_0 ,
  \mem[0]_RNII1QQ_0 ,
  \mem[0]_RNI2HPQ_0 ,
  \mem[0]_RNI4CBI_0 ,
  \mem[0]_RNI2ABI_0 ,
  \mem[0]_RNI6EBI_0 ,
  \mem[0]_RNICKBI_0 ,
  \mem[0]_RNIGOBI_0 ,
  \mem[0]_RNIAIBI_0 ,
  \mem[0]_RNIIQBI_0 ,
  \mem[0]_RNIEMBI_0 ,
  \mem[0]_RNIKSBI_0 ,
  \mem[0]_RNI4EDI_0 ,
  \mem[0]_RNI8IDI_0 ,
  \mem[0]_RNI6GDI_0 ,
  \mem[0]_RNIAKDI_0 ,
  \mem[0]_RNICMDI_0 ,
  \mem[0]_RNIGQDI_0 ,
  \mem[0]_RNIEODI_0 ,
  \mem[0]_RNIISDI_0 ,
  \mem[0]_RNI8GBI_0 ,
  \mem[0]_RNIKUDI_0 ,
  \mem[0]_RNIM0EI_0 ,
  \mem[0]_RNIAMFI_0 ,
  \mem[0]_RNI8KFI_0 ,
  \mem[0]_RNIEQFI_0 ,
  \mem[0]_RNICOFI_0 ,
  \mem[0]_RNIGSFI_0 ,
  \mem[0]_RNI6IFI_0 ,
  \mem[0]_RNIM2GI_0 ,
  \mem[0]_RNIO4GI_0 ,
  \mem[0]_RNIAOHI_0 ,
  \mem[0]_RNI8MHI_0 ,
  \mem[0]_RNICQHI_0 ,
  \mem[0]_RNIIUFI_0 ,
  \mem[0]_RNIGUHI_0 ,
  \mem[0]_RNIK0GI_0 ,
  \mem[0]_RNII0II_0 ,
  \mem[0]_RNIK2II_0 ,
  \mem[0]_RNIO6II_0 ,
  \mem[0]_RNIM4II_0 ,
  \mem[0]_RNIQ8II_0 ,
  \mem[0]_RNIESHI_0 ,
  \mem[0]_RNIAQJI_0 ,
  \mem[0]_RNICSJI_0 ,
  \mem[0]_RNII2KI_0 ,
  \mem[0]_RNIEUJI_0 ,
  \mem[0]_RNIM6KI_0 ,
  \mem[0]_RNIG0KI_0 ,
  \mem[0]_RNIO8KI_0 ,
  \mem[0]_RNIK4KI_0 ,
  \mem[0]_RNIQAKI_0 ,
  \mem[0]_RNISCKI_0 ,
  \mem[0]_RNIE0MI_0 ,
  \mem[0]_RNICULI_0 ,
  \mem[0]_RNIG2MI_0 ,
  \mem[0]_RNII4MI_0 ,
  \mem[0]_RNIM8MI_0 ,
  \mem[0]_RNIK6MI_0 ,
  \mem[0]_RNIOAMI_0 ,
  \mem[0]_RNI0FPQ_0 ,
  \mem[0]_RNISEMI_0 ,
  \mem[0]_RNIQCMI_0 ,
  \mem[0]_RNIUGMI_0 ,
  rd_addr_int_0,
  aresetn_m_i,
  aclk_m,
  arvalid_m,
  ar_push_full
)
;
output [69:0] \mem[3]  ;
output [69:0] \mem[1]  ;
input [2:0] arprot_m ;
input [3:0] arcache_m ;
input [1:0] arlock_m ;
input [1:0] arburst_m ;
input [2:0] arsize_m ;
input [3:0] arlen_m ;
input [39:0] araddr_m ;
input [11:0] arid_m ;
input [1:0] wr_addr_int ;
output \mem[0]_RNI4JPQ_0  ;
output \mem[0]_RNIAPPQ_0  ;
output \mem[0]_RNI6LPQ_0  ;
output \mem[0]_RNICRPQ_0  ;
output \mem[0]_RNI8NPQ_0  ;
output \mem[0]_RNIGVPQ_0  ;
output \mem[0]_RNIETPQ_0  ;
output \mem[0]_RNII1QQ_0  ;
output \mem[0]_RNI2HPQ_0  ;
output \mem[0]_RNI4CBI_0  ;
output \mem[0]_RNI2ABI_0  ;
output \mem[0]_RNI6EBI_0  ;
output \mem[0]_RNICKBI_0  ;
output \mem[0]_RNIGOBI_0  ;
output \mem[0]_RNIAIBI_0  ;
output \mem[0]_RNIIQBI_0  ;
output \mem[0]_RNIEMBI_0  ;
output \mem[0]_RNIKSBI_0  ;
output \mem[0]_RNI4EDI_0  ;
output \mem[0]_RNI8IDI_0  ;
output \mem[0]_RNI6GDI_0  ;
output \mem[0]_RNIAKDI_0  ;
output \mem[0]_RNICMDI_0  ;
output \mem[0]_RNIGQDI_0  ;
output \mem[0]_RNIEODI_0  ;
output \mem[0]_RNIISDI_0  ;
output \mem[0]_RNI8GBI_0  ;
output \mem[0]_RNIKUDI_0  ;
output \mem[0]_RNIM0EI_0  ;
output \mem[0]_RNIAMFI_0  ;
output \mem[0]_RNI8KFI_0  ;
output \mem[0]_RNIEQFI_0  ;
output \mem[0]_RNICOFI_0  ;
output \mem[0]_RNIGSFI_0  ;
output \mem[0]_RNI6IFI_0  ;
output \mem[0]_RNIM2GI_0  ;
output \mem[0]_RNIO4GI_0  ;
output \mem[0]_RNIAOHI_0  ;
output \mem[0]_RNI8MHI_0  ;
output \mem[0]_RNICQHI_0  ;
output \mem[0]_RNIIUFI_0  ;
output \mem[0]_RNIGUHI_0  ;
output \mem[0]_RNIK0GI_0  ;
output \mem[0]_RNII0II_0  ;
output \mem[0]_RNIK2II_0  ;
output \mem[0]_RNIO6II_0  ;
output \mem[0]_RNIM4II_0  ;
output \mem[0]_RNIQ8II_0  ;
output \mem[0]_RNIESHI_0  ;
output \mem[0]_RNIAQJI_0  ;
output \mem[0]_RNICSJI_0  ;
output \mem[0]_RNII2KI_0  ;
output \mem[0]_RNIEUJI_0  ;
output \mem[0]_RNIM6KI_0  ;
output \mem[0]_RNIG0KI_0  ;
output \mem[0]_RNIO8KI_0  ;
output \mem[0]_RNIK4KI_0  ;
output \mem[0]_RNIQAKI_0  ;
output \mem[0]_RNISCKI_0  ;
output \mem[0]_RNIE0MI_0  ;
output \mem[0]_RNICULI_0  ;
output \mem[0]_RNIG2MI_0  ;
output \mem[0]_RNII4MI_0  ;
output \mem[0]_RNIM8MI_0  ;
output \mem[0]_RNIK6MI_0  ;
output \mem[0]_RNIOAMI_0  ;
output \mem[0]_RNI0FPQ_0  ;
output \mem[0]_RNISEMI_0  ;
output \mem[0]_RNIQCMI_0  ;
output \mem[0]_RNIUGMI_0  ;
input rd_addr_int_0 ;
input aresetn_m_i ;
input aclk_m ;
input arvalid_m ;
input ar_push_full ;
wire \mem[0]_RNI4JPQ_0  ;
wire \mem[0]_RNIAPPQ_0  ;
wire \mem[0]_RNI6LPQ_0  ;
wire \mem[0]_RNICRPQ_0  ;
wire \mem[0]_RNI8NPQ_0  ;
wire \mem[0]_RNIGVPQ_0  ;
wire \mem[0]_RNIETPQ_0  ;
wire \mem[0]_RNII1QQ_0  ;
wire \mem[0]_RNI2HPQ_0  ;
wire \mem[0]_RNI4CBI_0  ;
wire \mem[0]_RNI2ABI_0  ;
wire \mem[0]_RNI6EBI_0  ;
wire \mem[0]_RNICKBI_0  ;
wire \mem[0]_RNIGOBI_0  ;
wire \mem[0]_RNIAIBI_0  ;
wire \mem[0]_RNIIQBI_0  ;
wire \mem[0]_RNIEMBI_0  ;
wire \mem[0]_RNIKSBI_0  ;
wire \mem[0]_RNI4EDI_0  ;
wire \mem[0]_RNI8IDI_0  ;
wire \mem[0]_RNI6GDI_0  ;
wire \mem[0]_RNIAKDI_0  ;
wire \mem[0]_RNICMDI_0  ;
wire \mem[0]_RNIGQDI_0  ;
wire \mem[0]_RNIEODI_0  ;
wire \mem[0]_RNIISDI_0  ;
wire \mem[0]_RNI8GBI_0  ;
wire \mem[0]_RNIKUDI_0  ;
wire \mem[0]_RNIM0EI_0  ;
wire \mem[0]_RNIAMFI_0  ;
wire \mem[0]_RNI8KFI_0  ;
wire \mem[0]_RNIEQFI_0  ;
wire \mem[0]_RNICOFI_0  ;
wire \mem[0]_RNIGSFI_0  ;
wire \mem[0]_RNI6IFI_0  ;
wire \mem[0]_RNIM2GI_0  ;
wire \mem[0]_RNIO4GI_0  ;
wire \mem[0]_RNIAOHI_0  ;
wire \mem[0]_RNI8MHI_0  ;
wire \mem[0]_RNICQHI_0  ;
wire \mem[0]_RNIIUFI_0  ;
wire \mem[0]_RNIGUHI_0  ;
wire \mem[0]_RNIK0GI_0  ;
wire \mem[0]_RNII0II_0  ;
wire \mem[0]_RNIK2II_0  ;
wire \mem[0]_RNIO6II_0  ;
wire \mem[0]_RNIM4II_0  ;
wire \mem[0]_RNIQ8II_0  ;
wire \mem[0]_RNIESHI_0  ;
wire \mem[0]_RNIAQJI_0  ;
wire \mem[0]_RNICSJI_0  ;
wire \mem[0]_RNII2KI_0  ;
wire \mem[0]_RNIEUJI_0  ;
wire \mem[0]_RNIM6KI_0  ;
wire \mem[0]_RNIG0KI_0  ;
wire \mem[0]_RNIO8KI_0  ;
wire \mem[0]_RNIK4KI_0  ;
wire \mem[0]_RNIQAKI_0  ;
wire \mem[0]_RNISCKI_0  ;
wire \mem[0]_RNIE0MI_0  ;
wire \mem[0]_RNICULI_0  ;
wire \mem[0]_RNIG2MI_0  ;
wire \mem[0]_RNII4MI_0  ;
wire \mem[0]_RNIM8MI_0  ;
wire \mem[0]_RNIK6MI_0  ;
wire \mem[0]_RNIOAMI_0  ;
wire \mem[0]_RNI0FPQ_0  ;
wire \mem[0]_RNISEMI_0  ;
wire \mem[0]_RNIQCMI_0  ;
wire \mem[0]_RNIUGMI_0  ;
wire rd_addr_int_0 ;
wire aresetn_m_i ;
wire aclk_m ;
wire arvalid_m ;
wire ar_push_full ;
wire [69:0] \mem[0] ;
wire [69:0] \mem[2] ;
wire VCC ;
wire \mem[3]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire GND ;
// @11:191
  LUT4 \mem[3]_0_sqmuxa_cZ  (
	.I0(ar_push_full),
	.I1(wr_addr_int[1]),
	.I2(wr_addr_int[0]),
	.I3(arvalid_m),
	.O(\mem[3]_0_sqmuxa )
);
defparam \mem[3]_0_sqmuxa_cZ .INIT=16'h4000;
// @11:191
  LUT4 \mem[2]_0_sqmuxa_cZ  (
	.I0(ar_push_full),
	.I1(wr_addr_int[1]),
	.I2(wr_addr_int[0]),
	.I3(arvalid_m),
	.O(\mem[2]_0_sqmuxa )
);
defparam \mem[2]_0_sqmuxa_cZ .INIT=16'h0400;
// @11:191
  LUT4 \mem[0]_0_sqmuxa_cZ  (
	.I0(ar_push_full),
	.I1(wr_addr_int[1]),
	.I2(wr_addr_int[0]),
	.I3(arvalid_m),
	.O(\mem[0]_0_sqmuxa )
);
defparam \mem[0]_0_sqmuxa_cZ .INIT=16'h0100;
// @11:191
  LUT4 \mem[1]_0_sqmuxa_cZ  (
	.I0(wr_addr_int[0]),
	.I1(ar_push_full),
	.I2(wr_addr_int[1]),
	.I3(arvalid_m),
	.O(\mem[1]_0_sqmuxa )
);
defparam \mem[1]_0_sqmuxa_cZ .INIT=16'h0200;
// @11:161
  FDCE \mem_Z[0][69]  (
	.Q(\mem[0] [69]),
	.D(arid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][68]  (
	.Q(\mem[0] [68]),
	.D(arid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][67]  (
	.Q(\mem[0] [67]),
	.D(arid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][66]  (
	.Q(\mem[0] [66]),
	.D(arid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][65]  (
	.Q(\mem[0] [65]),
	.D(arid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][64]  (
	.Q(\mem[0] [64]),
	.D(arid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][63]  (
	.Q(\mem[0] [63]),
	.D(arid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][62]  (
	.Q(\mem[0] [62]),
	.D(arid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][61]  (
	.Q(\mem[0] [61]),
	.D(arid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][60]  (
	.Q(\mem[0] [60]),
	.D(arid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][59]  (
	.Q(\mem[0] [59]),
	.D(arid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][58]  (
	.Q(\mem[0] [58]),
	.D(arid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][57]  (
	.Q(\mem[0] [57]),
	.D(araddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][56]  (
	.Q(\mem[0] [56]),
	.D(araddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][55]  (
	.Q(\mem[0] [55]),
	.D(araddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][54]  (
	.Q(\mem[0] [54]),
	.D(araddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][53]  (
	.Q(\mem[0] [53]),
	.D(araddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][52]  (
	.Q(\mem[0] [52]),
	.D(araddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][51]  (
	.Q(\mem[0] [51]),
	.D(araddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][50]  (
	.Q(\mem[0] [50]),
	.D(araddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][49]  (
	.Q(\mem[0] [49]),
	.D(araddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][48]  (
	.Q(\mem[0] [48]),
	.D(araddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][47]  (
	.Q(\mem[0] [47]),
	.D(araddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][46]  (
	.Q(\mem[0] [46]),
	.D(araddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][45]  (
	.Q(\mem[0] [45]),
	.D(araddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][44]  (
	.Q(\mem[0] [44]),
	.D(araddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][43]  (
	.Q(\mem[0] [43]),
	.D(araddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][42]  (
	.Q(\mem[0] [42]),
	.D(araddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][41]  (
	.Q(\mem[0] [41]),
	.D(araddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][40]  (
	.Q(\mem[0] [40]),
	.D(araddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][39]  (
	.Q(\mem[0] [39]),
	.D(araddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][38]  (
	.Q(\mem[0] [38]),
	.D(araddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][37]  (
	.Q(\mem[0] [37]),
	.D(araddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][36]  (
	.Q(\mem[0] [36]),
	.D(araddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][35]  (
	.Q(\mem[0] [35]),
	.D(araddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][34]  (
	.Q(\mem[0] [34]),
	.D(araddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][33]  (
	.Q(\mem[0] [33]),
	.D(araddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][32]  (
	.Q(\mem[0] [32]),
	.D(araddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][31]  (
	.Q(\mem[0] [31]),
	.D(araddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][30]  (
	.Q(\mem[0] [30]),
	.D(araddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][29]  (
	.Q(\mem[0] [29]),
	.D(araddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][28]  (
	.Q(\mem[0] [28]),
	.D(araddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][27]  (
	.Q(\mem[0] [27]),
	.D(araddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][26]  (
	.Q(\mem[0] [26]),
	.D(araddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][25]  (
	.Q(\mem[0] [25]),
	.D(araddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][24]  (
	.Q(\mem[0] [24]),
	.D(araddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][23]  (
	.Q(\mem[0] [23]),
	.D(araddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][22]  (
	.Q(\mem[0] [22]),
	.D(araddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][21]  (
	.Q(\mem[0] [21]),
	.D(araddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][20]  (
	.Q(\mem[0] [20]),
	.D(araddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][19]  (
	.Q(\mem[0] [19]),
	.D(araddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][18]  (
	.Q(\mem[0] [18]),
	.D(araddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][17]  (
	.Q(\mem[0] [17]),
	.D(arlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][16]  (
	.Q(\mem[0] [16]),
	.D(arlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][15]  (
	.Q(\mem[0] [15]),
	.D(arlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][14]  (
	.Q(\mem[0] [14]),
	.D(arlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][13]  (
	.Q(\mem[0] [13]),
	.D(arsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][12]  (
	.Q(\mem[0] [12]),
	.D(arsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][11]  (
	.Q(\mem[0] [11]),
	.D(arsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][10]  (
	.Q(\mem[0] [10]),
	.D(arburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][9]  (
	.Q(\mem[0] [9]),
	.D(arburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][8]  (
	.Q(\mem[0] [8]),
	.D(arlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][7]  (
	.Q(\mem[0] [7]),
	.D(arlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][6]  (
	.Q(\mem[0] [6]),
	.D(arcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][5]  (
	.Q(\mem[0] [5]),
	.D(arcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][4]  (
	.Q(\mem[0] [4]),
	.D(arcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][3]  (
	.Q(\mem[0] [3]),
	.D(arcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][2]  (
	.Q(\mem[0] [2]),
	.D(arprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][1]  (
	.Q(\mem[0] [1]),
	.D(arprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][0]  (
	.Q(\mem[0] [0]),
	.D(arprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][69]  (
	.Q(\mem[1] [69]),
	.D(arid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][68]  (
	.Q(\mem[1] [68]),
	.D(arid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][67]  (
	.Q(\mem[1] [67]),
	.D(arid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][66]  (
	.Q(\mem[1] [66]),
	.D(arid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][65]  (
	.Q(\mem[1] [65]),
	.D(arid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][64]  (
	.Q(\mem[1] [64]),
	.D(arid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][63]  (
	.Q(\mem[1] [63]),
	.D(arid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][62]  (
	.Q(\mem[1] [62]),
	.D(arid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][61]  (
	.Q(\mem[1] [61]),
	.D(arid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][60]  (
	.Q(\mem[1] [60]),
	.D(arid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][59]  (
	.Q(\mem[1] [59]),
	.D(arid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][58]  (
	.Q(\mem[1] [58]),
	.D(arid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][57]  (
	.Q(\mem[1] [57]),
	.D(araddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][56]  (
	.Q(\mem[1] [56]),
	.D(araddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][55]  (
	.Q(\mem[1] [55]),
	.D(araddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][54]  (
	.Q(\mem[1] [54]),
	.D(araddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][53]  (
	.Q(\mem[1] [53]),
	.D(araddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][52]  (
	.Q(\mem[1] [52]),
	.D(araddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][51]  (
	.Q(\mem[1] [51]),
	.D(araddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][50]  (
	.Q(\mem[1] [50]),
	.D(araddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][49]  (
	.Q(\mem[1] [49]),
	.D(araddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][48]  (
	.Q(\mem[1] [48]),
	.D(araddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][47]  (
	.Q(\mem[1] [47]),
	.D(araddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][46]  (
	.Q(\mem[1] [46]),
	.D(araddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][45]  (
	.Q(\mem[1] [45]),
	.D(araddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][44]  (
	.Q(\mem[1] [44]),
	.D(araddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][43]  (
	.Q(\mem[1] [43]),
	.D(araddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][42]  (
	.Q(\mem[1] [42]),
	.D(araddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][41]  (
	.Q(\mem[1] [41]),
	.D(araddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][40]  (
	.Q(\mem[1] [40]),
	.D(araddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][39]  (
	.Q(\mem[1] [39]),
	.D(araddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][38]  (
	.Q(\mem[1] [38]),
	.D(araddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][37]  (
	.Q(\mem[1] [37]),
	.D(araddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][36]  (
	.Q(\mem[1] [36]),
	.D(araddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][35]  (
	.Q(\mem[1] [35]),
	.D(araddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][34]  (
	.Q(\mem[1] [34]),
	.D(araddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][33]  (
	.Q(\mem[1] [33]),
	.D(araddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][32]  (
	.Q(\mem[1] [32]),
	.D(araddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][31]  (
	.Q(\mem[1] [31]),
	.D(araddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][30]  (
	.Q(\mem[1] [30]),
	.D(araddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][29]  (
	.Q(\mem[1] [29]),
	.D(araddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][28]  (
	.Q(\mem[1] [28]),
	.D(araddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][27]  (
	.Q(\mem[1] [27]),
	.D(araddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][26]  (
	.Q(\mem[1] [26]),
	.D(araddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][25]  (
	.Q(\mem[1] [25]),
	.D(araddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][24]  (
	.Q(\mem[1] [24]),
	.D(araddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][23]  (
	.Q(\mem[1] [23]),
	.D(araddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][22]  (
	.Q(\mem[1] [22]),
	.D(araddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][21]  (
	.Q(\mem[1] [21]),
	.D(araddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][20]  (
	.Q(\mem[1] [20]),
	.D(araddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][19]  (
	.Q(\mem[1] [19]),
	.D(araddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][18]  (
	.Q(\mem[1] [18]),
	.D(araddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][17]  (
	.Q(\mem[1] [17]),
	.D(arlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][16]  (
	.Q(\mem[1] [16]),
	.D(arlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][15]  (
	.Q(\mem[1] [15]),
	.D(arlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][14]  (
	.Q(\mem[1] [14]),
	.D(arlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][13]  (
	.Q(\mem[1] [13]),
	.D(arsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][12]  (
	.Q(\mem[1] [12]),
	.D(arsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][11]  (
	.Q(\mem[1] [11]),
	.D(arsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][10]  (
	.Q(\mem[1] [10]),
	.D(arburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][9]  (
	.Q(\mem[1] [9]),
	.D(arburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][8]  (
	.Q(\mem[1] [8]),
	.D(arlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][7]  (
	.Q(\mem[1] [7]),
	.D(arlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][6]  (
	.Q(\mem[1] [6]),
	.D(arcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][5]  (
	.Q(\mem[1] [5]),
	.D(arcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][4]  (
	.Q(\mem[1] [4]),
	.D(arcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][3]  (
	.Q(\mem[1] [3]),
	.D(arcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][2]  (
	.Q(\mem[1] [2]),
	.D(arprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][1]  (
	.Q(\mem[1] [1]),
	.D(arprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][0]  (
	.Q(\mem[1] [0]),
	.D(arprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][69]  (
	.Q(\mem[2] [69]),
	.D(arid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][68]  (
	.Q(\mem[2] [68]),
	.D(arid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][67]  (
	.Q(\mem[2] [67]),
	.D(arid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][66]  (
	.Q(\mem[2] [66]),
	.D(arid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][65]  (
	.Q(\mem[2] [65]),
	.D(arid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][64]  (
	.Q(\mem[2] [64]),
	.D(arid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][63]  (
	.Q(\mem[2] [63]),
	.D(arid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][62]  (
	.Q(\mem[2] [62]),
	.D(arid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][61]  (
	.Q(\mem[2] [61]),
	.D(arid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][60]  (
	.Q(\mem[2] [60]),
	.D(arid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][59]  (
	.Q(\mem[2] [59]),
	.D(arid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][58]  (
	.Q(\mem[2] [58]),
	.D(arid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][57]  (
	.Q(\mem[2] [57]),
	.D(araddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][56]  (
	.Q(\mem[2] [56]),
	.D(araddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][55]  (
	.Q(\mem[2] [55]),
	.D(araddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][54]  (
	.Q(\mem[2] [54]),
	.D(araddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][53]  (
	.Q(\mem[2] [53]),
	.D(araddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][52]  (
	.Q(\mem[2] [52]),
	.D(araddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][51]  (
	.Q(\mem[2] [51]),
	.D(araddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][50]  (
	.Q(\mem[2] [50]),
	.D(araddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][49]  (
	.Q(\mem[2] [49]),
	.D(araddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][48]  (
	.Q(\mem[2] [48]),
	.D(araddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][47]  (
	.Q(\mem[2] [47]),
	.D(araddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][46]  (
	.Q(\mem[2] [46]),
	.D(araddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][45]  (
	.Q(\mem[2] [45]),
	.D(araddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][44]  (
	.Q(\mem[2] [44]),
	.D(araddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][43]  (
	.Q(\mem[2] [43]),
	.D(araddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][42]  (
	.Q(\mem[2] [42]),
	.D(araddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][41]  (
	.Q(\mem[2] [41]),
	.D(araddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][40]  (
	.Q(\mem[2] [40]),
	.D(araddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][39]  (
	.Q(\mem[2] [39]),
	.D(araddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][38]  (
	.Q(\mem[2] [38]),
	.D(araddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][37]  (
	.Q(\mem[2] [37]),
	.D(araddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][36]  (
	.Q(\mem[2] [36]),
	.D(araddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][35]  (
	.Q(\mem[2] [35]),
	.D(araddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][34]  (
	.Q(\mem[2] [34]),
	.D(araddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][33]  (
	.Q(\mem[2] [33]),
	.D(araddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][32]  (
	.Q(\mem[2] [32]),
	.D(araddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][31]  (
	.Q(\mem[2] [31]),
	.D(araddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][30]  (
	.Q(\mem[2] [30]),
	.D(araddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][29]  (
	.Q(\mem[2] [29]),
	.D(araddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][28]  (
	.Q(\mem[2] [28]),
	.D(araddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][27]  (
	.Q(\mem[2] [27]),
	.D(araddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][26]  (
	.Q(\mem[2] [26]),
	.D(araddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][25]  (
	.Q(\mem[2] [25]),
	.D(araddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][24]  (
	.Q(\mem[2] [24]),
	.D(araddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][23]  (
	.Q(\mem[2] [23]),
	.D(araddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][22]  (
	.Q(\mem[2] [22]),
	.D(araddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][21]  (
	.Q(\mem[2] [21]),
	.D(araddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][20]  (
	.Q(\mem[2] [20]),
	.D(araddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][19]  (
	.Q(\mem[2] [19]),
	.D(araddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][18]  (
	.Q(\mem[2] [18]),
	.D(araddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][17]  (
	.Q(\mem[2] [17]),
	.D(arlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][16]  (
	.Q(\mem[2] [16]),
	.D(arlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][15]  (
	.Q(\mem[2] [15]),
	.D(arlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][14]  (
	.Q(\mem[2] [14]),
	.D(arlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][13]  (
	.Q(\mem[2] [13]),
	.D(arsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][12]  (
	.Q(\mem[2] [12]),
	.D(arsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][11]  (
	.Q(\mem[2] [11]),
	.D(arsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][10]  (
	.Q(\mem[2] [10]),
	.D(arburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][9]  (
	.Q(\mem[2] [9]),
	.D(arburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][8]  (
	.Q(\mem[2] [8]),
	.D(arlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][7]  (
	.Q(\mem[2] [7]),
	.D(arlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][6]  (
	.Q(\mem[2] [6]),
	.D(arcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][5]  (
	.Q(\mem[2] [5]),
	.D(arcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][4]  (
	.Q(\mem[2] [4]),
	.D(arcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][3]  (
	.Q(\mem[2] [3]),
	.D(arcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][2]  (
	.Q(\mem[2] [2]),
	.D(arprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][1]  (
	.Q(\mem[2] [1]),
	.D(arprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][0]  (
	.Q(\mem[2] [0]),
	.D(arprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][69]  (
	.Q(\mem[3] [69]),
	.D(arid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][68]  (
	.Q(\mem[3] [68]),
	.D(arid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][67]  (
	.Q(\mem[3] [67]),
	.D(arid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][66]  (
	.Q(\mem[3] [66]),
	.D(arid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][65]  (
	.Q(\mem[3] [65]),
	.D(arid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][64]  (
	.Q(\mem[3] [64]),
	.D(arid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][63]  (
	.Q(\mem[3] [63]),
	.D(arid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][62]  (
	.Q(\mem[3] [62]),
	.D(arid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][61]  (
	.Q(\mem[3] [61]),
	.D(arid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][60]  (
	.Q(\mem[3] [60]),
	.D(arid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][59]  (
	.Q(\mem[3] [59]),
	.D(arid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][58]  (
	.Q(\mem[3] [58]),
	.D(arid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][57]  (
	.Q(\mem[3] [57]),
	.D(araddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][56]  (
	.Q(\mem[3] [56]),
	.D(araddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][55]  (
	.Q(\mem[3] [55]),
	.D(araddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][54]  (
	.Q(\mem[3] [54]),
	.D(araddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][53]  (
	.Q(\mem[3] [53]),
	.D(araddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][52]  (
	.Q(\mem[3] [52]),
	.D(araddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][51]  (
	.Q(\mem[3] [51]),
	.D(araddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][50]  (
	.Q(\mem[3] [50]),
	.D(araddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][49]  (
	.Q(\mem[3] [49]),
	.D(araddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][48]  (
	.Q(\mem[3] [48]),
	.D(araddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][47]  (
	.Q(\mem[3] [47]),
	.D(araddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][46]  (
	.Q(\mem[3] [46]),
	.D(araddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][45]  (
	.Q(\mem[3] [45]),
	.D(araddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][44]  (
	.Q(\mem[3] [44]),
	.D(araddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][43]  (
	.Q(\mem[3] [43]),
	.D(araddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][42]  (
	.Q(\mem[3] [42]),
	.D(araddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][41]  (
	.Q(\mem[3] [41]),
	.D(araddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][40]  (
	.Q(\mem[3] [40]),
	.D(araddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][39]  (
	.Q(\mem[3] [39]),
	.D(araddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][38]  (
	.Q(\mem[3] [38]),
	.D(araddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][37]  (
	.Q(\mem[3] [37]),
	.D(araddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][36]  (
	.Q(\mem[3] [36]),
	.D(araddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][35]  (
	.Q(\mem[3] [35]),
	.D(araddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][34]  (
	.Q(\mem[3] [34]),
	.D(araddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][33]  (
	.Q(\mem[3] [33]),
	.D(araddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][32]  (
	.Q(\mem[3] [32]),
	.D(araddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][31]  (
	.Q(\mem[3] [31]),
	.D(araddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][30]  (
	.Q(\mem[3] [30]),
	.D(araddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][29]  (
	.Q(\mem[3] [29]),
	.D(araddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][28]  (
	.Q(\mem[3] [28]),
	.D(araddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][27]  (
	.Q(\mem[3] [27]),
	.D(araddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][26]  (
	.Q(\mem[3] [26]),
	.D(araddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][25]  (
	.Q(\mem[3] [25]),
	.D(araddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][24]  (
	.Q(\mem[3] [24]),
	.D(araddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][23]  (
	.Q(\mem[3] [23]),
	.D(araddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][22]  (
	.Q(\mem[3] [22]),
	.D(araddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][21]  (
	.Q(\mem[3] [21]),
	.D(araddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][20]  (
	.Q(\mem[3] [20]),
	.D(araddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][19]  (
	.Q(\mem[3] [19]),
	.D(araddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][18]  (
	.Q(\mem[3] [18]),
	.D(araddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][17]  (
	.Q(\mem[3] [17]),
	.D(arlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][16]  (
	.Q(\mem[3] [16]),
	.D(arlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][15]  (
	.Q(\mem[3] [15]),
	.D(arlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][14]  (
	.Q(\mem[3] [14]),
	.D(arlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][13]  (
	.Q(\mem[3] [13]),
	.D(arsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][12]  (
	.Q(\mem[3] [12]),
	.D(arsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][11]  (
	.Q(\mem[3] [11]),
	.D(arsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][10]  (
	.Q(\mem[3] [10]),
	.D(arburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][9]  (
	.Q(\mem[3] [9]),
	.D(arburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][8]  (
	.Q(\mem[3] [8]),
	.D(arlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][7]  (
	.Q(\mem[3] [7]),
	.D(arlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][6]  (
	.Q(\mem[3] [6]),
	.D(arcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][5]  (
	.Q(\mem[3] [5]),
	.D(arcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][4]  (
	.Q(\mem[3] [4]),
	.D(arcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][3]  (
	.Q(\mem[3] [3]),
	.D(arcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][2]  (
	.Q(\mem[3] [2]),
	.D(arprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][1]  (
	.Q(\mem[3] [1]),
	.D(arprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][0]  (
	.Q(\mem[3] [0]),
	.D(arprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000270" *)  LUT3 \mem[0]_RNIAPPQ_lut6_2_o6[5]  (
	.I0(\mem[0] [5]),
	.I1(\mem[2] [5]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIAPPQ_0 )
);
defparam \mem[0]_RNIAPPQ_lut6_2_o6[5] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000270" *)  LUT3 \mem[0]_RNIAPPQ_lut6_2_o5[5]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [2]),
	.I2(\mem[2] [2]),
	.O(\mem[0]_RNI4JPQ_0 )
);
defparam \mem[0]_RNIAPPQ_lut6_2_o5[5] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000271" *)  LUT3 \mem[0]_RNICRPQ_lut6_2_o6[6]  (
	.I0(\mem[0] [6]),
	.I1(\mem[2] [6]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNICRPQ_0 )
);
defparam \mem[0]_RNICRPQ_lut6_2_o6[6] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000271" *)  LUT3 \mem[0]_RNICRPQ_lut6_2_o5[6]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [3]),
	.I2(\mem[2] [3]),
	.O(\mem[0]_RNI6LPQ_0 )
);
defparam \mem[0]_RNICRPQ_lut6_2_o5[6] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000272" *)  LUT3 \mem[0]_RNIGVPQ_lut6_2_o6[8]  (
	.I0(\mem[0] [8]),
	.I1(\mem[2] [8]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIGVPQ_0 )
);
defparam \mem[0]_RNIGVPQ_lut6_2_o6[8] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000272" *)  LUT3 \mem[0]_RNIGVPQ_lut6_2_o5[8]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [4]),
	.I2(\mem[2] [4]),
	.O(\mem[0]_RNI8NPQ_0 )
);
defparam \mem[0]_RNIGVPQ_lut6_2_o5[8] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000273" *)  LUT3 \mem[0]_RNII1QQ_lut6_2_o6[9]  (
	.I0(\mem[0] [9]),
	.I1(\mem[2] [9]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNII1QQ_0 )
);
defparam \mem[0]_RNII1QQ_lut6_2_o6[9] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000273" *)  LUT3 \mem[0]_RNII1QQ_lut6_2_o5[9]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [7]),
	.I2(\mem[2] [7]),
	.O(\mem[0]_RNIETPQ_0 )
);
defparam \mem[0]_RNII1QQ_lut6_2_o5[9] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000274" *)  LUT3 \mem[0]_RNI4CBI_lut6_2_o6[11]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [11]),
	.I2(\mem[2] [11]),
	.O(\mem[0]_RNI4CBI_0 )
);
defparam \mem[0]_RNI4CBI_lut6_2_o6[11] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000274" *)  LUT3 \mem[0]_RNI4CBI_lut6_2_o5[11]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [1]),
	.I2(\mem[2] [1]),
	.O(\mem[0]_RNI2HPQ_0 )
);
defparam \mem[0]_RNI4CBI_lut6_2_o5[11] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000275" *)  LUT3 \mem[0]_RNI6EBI_lut6_2_o6[12]  (
	.I0(\mem[0] [12]),
	.I1(\mem[2] [12]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNI6EBI_0 )
);
defparam \mem[0]_RNI6EBI_lut6_2_o6[12] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000275" *)  LUT3 \mem[0]_RNI6EBI_lut6_2_o5[12]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [10]),
	.I2(\mem[2] [10]),
	.O(\mem[0]_RNI2ABI_0 )
);
defparam \mem[0]_RNI6EBI_lut6_2_o5[12] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000276" *)  LUT3 \mem[0]_RNIGOBI_lut6_2_o6[17]  (
	.I0(\mem[0] [17]),
	.I1(\mem[2] [17]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIGOBI_0 )
);
defparam \mem[0]_RNIGOBI_lut6_2_o6[17] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000276" *)  LUT3 \mem[0]_RNIGOBI_lut6_2_o5[17]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [15]),
	.I2(\mem[2] [15]),
	.O(\mem[0]_RNICKBI_0 )
);
defparam \mem[0]_RNIGOBI_lut6_2_o5[17] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000277" *)  LUT3 \mem[0]_RNIIQBI_lut6_2_o6[18]  (
	.I0(\mem[0] [18]),
	.I1(\mem[2] [18]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIIQBI_0 )
);
defparam \mem[0]_RNIIQBI_lut6_2_o6[18] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000277" *)  LUT3 \mem[0]_RNIIQBI_lut6_2_o5[18]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [14]),
	.I2(\mem[2] [14]),
	.O(\mem[0]_RNIAIBI_0 )
);
defparam \mem[0]_RNIIQBI_lut6_2_o5[18] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000278" *)  LUT3 \mem[0]_RNIKSBI_lut6_2_o6[19]  (
	.I0(\mem[0] [19]),
	.I1(\mem[2] [19]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIKSBI_0 )
);
defparam \mem[0]_RNIKSBI_lut6_2_o6[19] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000278" *)  LUT3 \mem[0]_RNIKSBI_lut6_2_o5[19]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [16]),
	.I2(\mem[2] [16]),
	.O(\mem[0]_RNIEMBI_0 )
);
defparam \mem[0]_RNIKSBI_lut6_2_o5[19] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000279" *)  LUT3 \mem[0]_RNI8IDI_lut6_2_o6[22]  (
	.I0(\mem[0] [22]),
	.I1(\mem[2] [22]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNI8IDI_0 )
);
defparam \mem[0]_RNI8IDI_lut6_2_o6[22] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000279" *)  LUT3 \mem[0]_RNI8IDI_lut6_2_o5[22]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [20]),
	.I2(\mem[2] [20]),
	.O(\mem[0]_RNI4EDI_0 )
);
defparam \mem[0]_RNI8IDI_lut6_2_o5[22] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000280" *)  LUT3 \mem[0]_RNIAKDI_lut6_2_o6[23]  (
	.I0(\mem[0] [23]),
	.I1(\mem[2] [23]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIAKDI_0 )
);
defparam \mem[0]_RNIAKDI_lut6_2_o6[23] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000280" *)  LUT3 \mem[0]_RNIAKDI_lut6_2_o5[23]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [21]),
	.I2(\mem[2] [21]),
	.O(\mem[0]_RNI6GDI_0 )
);
defparam \mem[0]_RNIAKDI_lut6_2_o5[23] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000281" *)  LUT3 \mem[0]_RNIGQDI_lut6_2_o6[26]  (
	.I0(\mem[0] [26]),
	.I1(\mem[2] [26]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIGQDI_0 )
);
defparam \mem[0]_RNIGQDI_lut6_2_o6[26] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000281" *)  LUT3 \mem[0]_RNIGQDI_lut6_2_o5[26]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [24]),
	.I2(\mem[2] [24]),
	.O(\mem[0]_RNICMDI_0 )
);
defparam \mem[0]_RNIGQDI_lut6_2_o5[26] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000282" *)  LUT3 \mem[0]_RNIISDI_lut6_2_o6[27]  (
	.I0(\mem[0] [27]),
	.I1(\mem[2] [27]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIISDI_0 )
);
defparam \mem[0]_RNIISDI_lut6_2_o6[27] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000282" *)  LUT3 \mem[0]_RNIISDI_lut6_2_o5[27]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [25]),
	.I2(\mem[2] [25]),
	.O(\mem[0]_RNIEODI_0 )
);
defparam \mem[0]_RNIISDI_lut6_2_o5[27] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000283" *)  LUT3 \mem[0]_RNIKUDI_lut6_2_o6[28]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [28]),
	.I2(\mem[2] [28]),
	.O(\mem[0]_RNIKUDI_0 )
);
defparam \mem[0]_RNIKUDI_lut6_2_o6[28] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000283" *)  LUT3 \mem[0]_RNIKUDI_lut6_2_o5[28]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [13]),
	.I2(\mem[2] [13]),
	.O(\mem[0]_RNI8GBI_0 )
);
defparam \mem[0]_RNIKUDI_lut6_2_o5[28] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000284" *)  LUT3 \mem[0]_RNIAMFI_lut6_2_o6[32]  (
	.I0(\mem[0] [32]),
	.I1(\mem[2] [32]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIAMFI_0 )
);
defparam \mem[0]_RNIAMFI_lut6_2_o6[32] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000284" *)  LUT3 \mem[0]_RNIAMFI_lut6_2_o5[32]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [29]),
	.I2(\mem[2] [29]),
	.O(\mem[0]_RNIM0EI_0 )
);
defparam \mem[0]_RNIAMFI_lut6_2_o5[32] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000285" *)  LUT3 \mem[0]_RNIEQFI_lut6_2_o6[34]  (
	.I0(\mem[0] [34]),
	.I1(\mem[2] [34]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIEQFI_0 )
);
defparam \mem[0]_RNIEQFI_lut6_2_o6[34] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000285" *)  LUT3 \mem[0]_RNIEQFI_lut6_2_o5[34]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [31]),
	.I2(\mem[2] [31]),
	.O(\mem[0]_RNI8KFI_0 )
);
defparam \mem[0]_RNIEQFI_lut6_2_o5[34] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000286" *)  LUT3 \mem[0]_RNIGSFI_lut6_2_o6[35]  (
	.I0(\mem[0] [35]),
	.I1(\mem[2] [35]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIGSFI_0 )
);
defparam \mem[0]_RNIGSFI_lut6_2_o6[35] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000286" *)  LUT3 \mem[0]_RNIGSFI_lut6_2_o5[35]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [33]),
	.I2(\mem[2] [33]),
	.O(\mem[0]_RNICOFI_0 )
);
defparam \mem[0]_RNIGSFI_lut6_2_o5[35] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000287" *)  LUT3 \mem[0]_RNIM2GI_lut6_2_o6[38]  (
	.I0(\mem[0] [38]),
	.I1(\mem[2] [38]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIM2GI_0 )
);
defparam \mem[0]_RNIM2GI_lut6_2_o6[38] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000287" *)  LUT3 \mem[0]_RNIM2GI_lut6_2_o5[38]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [30]),
	.I2(\mem[2] [30]),
	.O(\mem[0]_RNI6IFI_0 )
);
defparam \mem[0]_RNIM2GI_lut6_2_o5[38] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000288" *)  LUT3 \mem[0]_RNIAOHI_lut6_2_o6[41]  (
	.I0(\mem[0] [41]),
	.I1(\mem[2] [41]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIAOHI_0 )
);
defparam \mem[0]_RNIAOHI_lut6_2_o6[41] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000288" *)  LUT3 \mem[0]_RNIAOHI_lut6_2_o5[41]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [39]),
	.I2(\mem[2] [39]),
	.O(\mem[0]_RNIO4GI_0 )
);
defparam \mem[0]_RNIAOHI_lut6_2_o5[41] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000289" *)  LUT3 \mem[0]_RNICQHI_lut6_2_o6[42]  (
	.I0(\mem[0] [42]),
	.I1(\mem[2] [42]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNICQHI_0 )
);
defparam \mem[0]_RNICQHI_lut6_2_o6[42] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000289" *)  LUT3 \mem[0]_RNICQHI_lut6_2_o5[42]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [40]),
	.I2(\mem[2] [40]),
	.O(\mem[0]_RNI8MHI_0 )
);
defparam \mem[0]_RNICQHI_lut6_2_o5[42] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000290" *)  LUT3 \mem[0]_RNIGUHI_lut6_2_o6[44]  (
	.I0(\mem[0] [44]),
	.I1(\mem[2] [44]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIGUHI_0 )
);
defparam \mem[0]_RNIGUHI_lut6_2_o6[44] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000290" *)  LUT3 \mem[0]_RNIGUHI_lut6_2_o5[44]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [36]),
	.I2(\mem[2] [36]),
	.O(\mem[0]_RNIIUFI_0 )
);
defparam \mem[0]_RNIGUHI_lut6_2_o5[44] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000291" *)  LUT3 \mem[0]_RNII0II_lut6_2_o6[45]  (
	.I0(\mem[0] [45]),
	.I1(\mem[2] [45]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNII0II_0 )
);
defparam \mem[0]_RNII0II_lut6_2_o6[45] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000291" *)  LUT3 \mem[0]_RNII0II_lut6_2_o5[45]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [37]),
	.I2(\mem[2] [37]),
	.O(\mem[0]_RNIK0GI_0 )
);
defparam \mem[0]_RNII0II_lut6_2_o5[45] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000292" *)  LUT3 \mem[0]_RNIO6II_lut6_2_o6[48]  (
	.I0(\mem[0] [48]),
	.I1(\mem[2] [48]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIO6II_0 )
);
defparam \mem[0]_RNIO6II_lut6_2_o6[48] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000292" *)  LUT3 \mem[0]_RNIO6II_lut6_2_o5[48]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [46]),
	.I2(\mem[2] [46]),
	.O(\mem[0]_RNIK2II_0 )
);
defparam \mem[0]_RNIO6II_lut6_2_o5[48] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000293" *)  LUT3 \mem[0]_RNIQ8II_lut6_2_o6[49]  (
	.I0(\mem[0] [49]),
	.I1(\mem[2] [49]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIQ8II_0 )
);
defparam \mem[0]_RNIQ8II_lut6_2_o6[49] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000293" *)  LUT3 \mem[0]_RNIQ8II_lut6_2_o5[49]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [47]),
	.I2(\mem[2] [47]),
	.O(\mem[0]_RNIM4II_0 )
);
defparam \mem[0]_RNIQ8II_lut6_2_o5[49] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000294" *)  LUT3 \mem[0]_RNIAQJI_lut6_2_o6[50]  (
	.I0(\mem[0] [50]),
	.I1(\mem[2] [50]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIAQJI_0 )
);
defparam \mem[0]_RNIAQJI_lut6_2_o6[50] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000294" *)  LUT3 \mem[0]_RNIAQJI_lut6_2_o5[50]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [43]),
	.I2(\mem[2] [43]),
	.O(\mem[0]_RNIESHI_0 )
);
defparam \mem[0]_RNIAQJI_lut6_2_o5[50] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000295" *)  LUT3 \mem[0]_RNII2KI_lut6_2_o6[54]  (
	.I0(\mem[0] [54]),
	.I1(\mem[2] [54]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNII2KI_0 )
);
defparam \mem[0]_RNII2KI_lut6_2_o6[54] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000295" *)  LUT3 \mem[0]_RNII2KI_lut6_2_o5[54]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [51]),
	.I2(\mem[2] [51]),
	.O(\mem[0]_RNICSJI_0 )
);
defparam \mem[0]_RNII2KI_lut6_2_o5[54] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000296" *)  LUT3 \mem[0]_RNIM6KI_lut6_2_o6[56]  (
	.I0(\mem[0] [56]),
	.I1(\mem[2] [56]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIM6KI_0 )
);
defparam \mem[0]_RNIM6KI_lut6_2_o6[56] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000296" *)  LUT3 \mem[0]_RNIM6KI_lut6_2_o5[56]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [52]),
	.I2(\mem[2] [52]),
	.O(\mem[0]_RNIEUJI_0 )
);
defparam \mem[0]_RNIM6KI_lut6_2_o5[56] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000297" *)  LUT3 \mem[0]_RNIO8KI_lut6_2_o6[57]  (
	.I0(\mem[0] [57]),
	.I1(\mem[2] [57]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIO8KI_0 )
);
defparam \mem[0]_RNIO8KI_lut6_2_o6[57] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000297" *)  LUT3 \mem[0]_RNIO8KI_lut6_2_o5[57]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [53]),
	.I2(\mem[2] [53]),
	.O(\mem[0]_RNIG0KI_0 )
);
defparam \mem[0]_RNIO8KI_lut6_2_o5[57] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000298" *)  LUT3 \mem[0]_RNIQAKI_lut6_2_o6[58]  (
	.I0(\mem[0] [58]),
	.I1(\mem[2] [58]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIQAKI_0 )
);
defparam \mem[0]_RNIQAKI_lut6_2_o6[58] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000298" *)  LUT3 \mem[0]_RNIQAKI_lut6_2_o5[58]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [55]),
	.I2(\mem[2] [55]),
	.O(\mem[0]_RNIK4KI_0 )
);
defparam \mem[0]_RNIQAKI_lut6_2_o5[58] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000299" *)  LUT3 \mem[0]_RNIE0MI_lut6_2_o6[61]  (
	.I0(\mem[0] [61]),
	.I1(\mem[2] [61]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIE0MI_0 )
);
defparam \mem[0]_RNIE0MI_lut6_2_o6[61] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000299" *)  LUT3 \mem[0]_RNIE0MI_lut6_2_o5[61]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [59]),
	.I2(\mem[2] [59]),
	.O(\mem[0]_RNISCKI_0 )
);
defparam \mem[0]_RNIE0MI_lut6_2_o5[61] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000300" *)  LUT3 \mem[0]_RNIG2MI_lut6_2_o6[62]  (
	.I0(\mem[0] [62]),
	.I1(\mem[2] [62]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIG2MI_0 )
);
defparam \mem[0]_RNIG2MI_lut6_2_o6[62] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000300" *)  LUT3 \mem[0]_RNIG2MI_lut6_2_o5[62]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [60]),
	.I2(\mem[2] [60]),
	.O(\mem[0]_RNICULI_0 )
);
defparam \mem[0]_RNIG2MI_lut6_2_o5[62] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000301" *)  LUT3 \mem[0]_RNIM8MI_lut6_2_o6[65]  (
	.I0(\mem[0] [65]),
	.I1(\mem[2] [65]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIM8MI_0 )
);
defparam \mem[0]_RNIM8MI_lut6_2_o6[65] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000301" *)  LUT3 \mem[0]_RNIM8MI_lut6_2_o5[65]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [63]),
	.I2(\mem[2] [63]),
	.O(\mem[0]_RNII4MI_0 )
);
defparam \mem[0]_RNIM8MI_lut6_2_o5[65] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000302" *)  LUT3 \mem[0]_RNIOAMI_lut6_2_o6[66]  (
	.I0(\mem[0] [66]),
	.I1(\mem[2] [66]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIOAMI_0 )
);
defparam \mem[0]_RNIOAMI_lut6_2_o6[66] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000302" *)  LUT3 \mem[0]_RNIOAMI_lut6_2_o5[66]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [64]),
	.I2(\mem[2] [64]),
	.O(\mem[0]_RNIK6MI_0 )
);
defparam \mem[0]_RNIOAMI_lut6_2_o5[66] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000303" *)  LUT3 \mem[0]_RNISEMI_lut6_2_o6[68]  (
	.I0(\mem[0] [68]),
	.I1(\mem[2] [68]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNISEMI_0 )
);
defparam \mem[0]_RNISEMI_lut6_2_o6[68] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000303" *)  LUT3 \mem[0]_RNISEMI_lut6_2_o5[68]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [0]),
	.I2(\mem[2] [0]),
	.O(\mem[0]_RNI0FPQ_0 )
);
defparam \mem[0]_RNISEMI_lut6_2_o5[68] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000304" *)  LUT3 \mem[0]_RNIUGMI_lut6_2_o6[69]  (
	.I0(\mem[0] [69]),
	.I1(\mem[2] [69]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIUGMI_0 )
);
defparam \mem[0]_RNIUGMI_lut6_2_o6[69] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000304" *)  LUT3 \mem[0]_RNIUGMI_lut6_2_o5[69]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [67]),
	.I2(\mem[2] [67]),
	.O(\mem[0]_RNIQCMI_0 )
);
defparam \mem[0]_RNIUGMI_lut6_2_o5[69] .INIT=8'hE4;
endmodule /* oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3 */

module oursring_asyc_DW_axi_x2x_bcm66_Z4 (
  arid_m,
  araddr_m,
  arlen_m,
  arsize_m,
  arburst_m,
  arlock_m,
  arcache_m,
  arprot_m,
  arid_s,
  araddr_s,
  arlen_s,
  arsize_s,
  arburst_s,
  arlock_s,
  arcache_s,
  arprot_s,
  arready_m,
  aresetn_m_i,
  aclk_m,
  arvalid_m,
  aresetn_s_i,
  aclk_s,
  arready_s,
  arvalid_s
)
;
input [11:0] arid_m ;
input [39:0] araddr_m ;
input [3:0] arlen_m ;
input [2:0] arsize_m ;
input [1:0] arburst_m ;
input [1:0] arlock_m ;
input [3:0] arcache_m ;
input [2:0] arprot_m ;
output [11:0] arid_s ;
output [39:0] araddr_s ;
output [3:0] arlen_s ;
output [2:0] arsize_s ;
output [1:0] arburst_s ;
output [1:0] arlock_s ;
output [3:0] arcache_s ;
output [2:0] arprot_s ;
output arready_m ;
input aresetn_m_i ;
input aclk_m ;
input arvalid_m ;
input aresetn_s_i ;
input aclk_s ;
input arready_s ;
output arvalid_s ;
wire arready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire arvalid_m ;
wire aresetn_s_i ;
wire aclk_s ;
wire arready_s ;
wire arvalid_s ;
wire [0:0] \mem[0]_RNI0FPQ ;
wire [69:0] \mem[1] ;
wire [69:0] \mem[3] ;
wire [1:0] rd_addr_int;
wire [1:1] \mem[0]_RNI2HPQ ;
wire [2:2] \mem[0]_RNI4JPQ ;
wire [3:3] \mem[0]_RNI6LPQ ;
wire [4:4] \mem[0]_RNI8NPQ ;
wire [5:5] \mem[0]_RNIAPPQ ;
wire [6:6] \mem[0]_RNICRPQ ;
wire [7:7] \mem[0]_RNIETPQ ;
wire [8:8] \mem[0]_RNIGVPQ ;
wire [9:9] \mem[0]_RNII1QQ ;
wire [10:10] \mem[0]_RNI2ABI ;
wire [11:11] \mem[0]_RNI4CBI ;
wire [12:12] \mem[0]_RNI6EBI ;
wire [13:13] \mem[0]_RNI8GBI ;
wire [14:14] \mem[0]_RNIAIBI ;
wire [15:15] \mem[0]_RNICKBI ;
wire [16:16] \mem[0]_RNIEMBI ;
wire [17:17] \mem[0]_RNIGOBI ;
wire [18:18] \mem[0]_RNIIQBI ;
wire [19:19] \mem[0]_RNIKSBI ;
wire [20:20] \mem[0]_RNI4EDI ;
wire [21:21] \mem[0]_RNI6GDI ;
wire [22:22] \mem[0]_RNI8IDI ;
wire [23:23] \mem[0]_RNIAKDI ;
wire [24:24] \mem[0]_RNICMDI ;
wire [25:25] \mem[0]_RNIEODI ;
wire [26:26] \mem[0]_RNIGQDI ;
wire [27:27] \mem[0]_RNIISDI ;
wire [28:28] \mem[0]_RNIKUDI ;
wire [29:29] \mem[0]_RNIM0EI ;
wire [30:30] \mem[0]_RNI6IFI ;
wire [31:31] \mem[0]_RNI8KFI ;
wire [32:32] \mem[0]_RNIAMFI ;
wire [33:33] \mem[0]_RNICOFI ;
wire [34:34] \mem[0]_RNIEQFI ;
wire [35:35] \mem[0]_RNIGSFI ;
wire [36:36] \mem[0]_RNIIUFI ;
wire [37:37] \mem[0]_RNIK0GI ;
wire [38:38] \mem[0]_RNIM2GI ;
wire [39:39] \mem[0]_RNIO4GI ;
wire [40:40] \mem[0]_RNI8MHI ;
wire [41:41] \mem[0]_RNIAOHI ;
wire [42:42] \mem[0]_RNICQHI ;
wire [43:43] \mem[0]_RNIESHI ;
wire [44:44] \mem[0]_RNIGUHI ;
wire [45:45] \mem[0]_RNII0II ;
wire [46:46] \mem[0]_RNIK2II ;
wire [47:47] \mem[0]_RNIM4II ;
wire [48:48] \mem[0]_RNIO6II ;
wire [49:49] \mem[0]_RNIQ8II ;
wire [50:50] \mem[0]_RNIAQJI ;
wire [51:51] \mem[0]_RNICSJI ;
wire [52:52] \mem[0]_RNIEUJI ;
wire [53:53] \mem[0]_RNIG0KI ;
wire [54:54] \mem[0]_RNII2KI ;
wire [55:55] \mem[0]_RNIK4KI ;
wire [56:56] \mem[0]_RNIM6KI ;
wire [57:57] \mem[0]_RNIO8KI ;
wire [58:58] \mem[0]_RNIQAKI ;
wire [59:59] \mem[0]_RNISCKI ;
wire [60:60] \mem[0]_RNICULI ;
wire [61:61] \mem[0]_RNIE0MI ;
wire [62:62] \mem[0]_RNIG2MI ;
wire [63:63] \mem[0]_RNII4MI ;
wire [64:64] \mem[0]_RNIK6MI ;
wire [65:65] \mem[0]_RNIM8MI ;
wire [66:66] \mem[0]_RNIOAMI ;
wire [67:67] \mem[0]_RNIQCMI ;
wire [68:68] \mem[0]_RNISEMI ;
wire [69:69] \mem[0]_RNIUGMI ;
wire [1:0] wr_addr_int;
wire ar_push_full ;
wire GND ;
wire VCC ;
// @42:198
  LUT6 \data_out[0]  (
	.I0(\mem[0]_RNI0FPQ [0]),
	.I1(\mem[1] [0]),
	.I2(\mem[3] [0]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arprot_s[0])
);
defparam \data_out[0] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[1]  (
	.I0(\mem[0]_RNI2HPQ [1]),
	.I1(\mem[1] [1]),
	.I2(\mem[3] [1]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arprot_s[1])
);
defparam \data_out[1] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[2]  (
	.I0(\mem[0]_RNI4JPQ [2]),
	.I1(\mem[1] [2]),
	.I2(\mem[3] [2]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arprot_s[2])
);
defparam \data_out[2] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[3]  (
	.I0(\mem[0]_RNI6LPQ [3]),
	.I1(\mem[1] [3]),
	.I2(\mem[3] [3]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arcache_s[0])
);
defparam \data_out[3] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[4]  (
	.I0(\mem[0]_RNI8NPQ [4]),
	.I1(\mem[1] [4]),
	.I2(\mem[3] [4]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arcache_s[1])
);
defparam \data_out[4] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[5]  (
	.I0(\mem[0]_RNIAPPQ [5]),
	.I1(\mem[1] [5]),
	.I2(\mem[3] [5]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arcache_s[2])
);
defparam \data_out[5] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[6]  (
	.I0(\mem[0]_RNICRPQ [6]),
	.I1(\mem[1] [6]),
	.I2(\mem[3] [6]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arcache_s[3])
);
defparam \data_out[6] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[7]  (
	.I0(\mem[0]_RNIETPQ [7]),
	.I1(\mem[1] [7]),
	.I2(\mem[3] [7]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlock_s[0])
);
defparam \data_out[7] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[8]  (
	.I0(\mem[0]_RNIGVPQ [8]),
	.I1(\mem[1] [8]),
	.I2(\mem[3] [8]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlock_s[1])
);
defparam \data_out[8] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[9]  (
	.I0(\mem[0]_RNII1QQ [9]),
	.I1(\mem[1] [9]),
	.I2(\mem[3] [9]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arburst_s[0])
);
defparam \data_out[9] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[10]  (
	.I0(\mem[0]_RNI2ABI [10]),
	.I1(\mem[1] [10]),
	.I2(\mem[3] [10]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arburst_s[1])
);
defparam \data_out[10] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[11]  (
	.I0(\mem[0]_RNI4CBI [11]),
	.I1(\mem[1] [11]),
	.I2(\mem[3] [11]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arsize_s[0])
);
defparam \data_out[11] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[12]  (
	.I0(\mem[0]_RNI6EBI [12]),
	.I1(\mem[1] [12]),
	.I2(\mem[3] [12]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arsize_s[1])
);
defparam \data_out[12] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[13]  (
	.I0(\mem[0]_RNI8GBI [13]),
	.I1(\mem[1] [13]),
	.I2(\mem[3] [13]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arsize_s[2])
);
defparam \data_out[13] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[14]  (
	.I0(\mem[0]_RNIAIBI [14]),
	.I1(\mem[1] [14]),
	.I2(\mem[3] [14]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlen_s[0])
);
defparam \data_out[14] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[15]  (
	.I0(\mem[0]_RNICKBI [15]),
	.I1(\mem[1] [15]),
	.I2(\mem[3] [15]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlen_s[1])
);
defparam \data_out[15] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[16]  (
	.I0(\mem[0]_RNIEMBI [16]),
	.I1(\mem[1] [16]),
	.I2(\mem[3] [16]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlen_s[2])
);
defparam \data_out[16] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[17]  (
	.I0(\mem[0]_RNIGOBI [17]),
	.I1(\mem[1] [17]),
	.I2(\mem[3] [17]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arlen_s[3])
);
defparam \data_out[17] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[18]  (
	.I0(\mem[0]_RNIIQBI [18]),
	.I1(\mem[1] [18]),
	.I2(\mem[3] [18]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[0])
);
defparam \data_out[18] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[19]  (
	.I0(\mem[0]_RNIKSBI [19]),
	.I1(\mem[1] [19]),
	.I2(\mem[3] [19]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[1])
);
defparam \data_out[19] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[20]  (
	.I0(\mem[0]_RNI4EDI [20]),
	.I1(\mem[1] [20]),
	.I2(\mem[3] [20]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[2])
);
defparam \data_out[20] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[21]  (
	.I0(\mem[0]_RNI6GDI [21]),
	.I1(\mem[1] [21]),
	.I2(\mem[3] [21]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[3])
);
defparam \data_out[21] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[22]  (
	.I0(\mem[0]_RNI8IDI [22]),
	.I1(\mem[1] [22]),
	.I2(\mem[3] [22]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[4])
);
defparam \data_out[22] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[23]  (
	.I0(\mem[0]_RNIAKDI [23]),
	.I1(\mem[1] [23]),
	.I2(\mem[3] [23]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[5])
);
defparam \data_out[23] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[24]  (
	.I0(\mem[0]_RNICMDI [24]),
	.I1(\mem[1] [24]),
	.I2(\mem[3] [24]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[6])
);
defparam \data_out[24] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[25]  (
	.I0(\mem[0]_RNIEODI [25]),
	.I1(\mem[1] [25]),
	.I2(\mem[3] [25]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[7])
);
defparam \data_out[25] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[26]  (
	.I0(\mem[0]_RNIGQDI [26]),
	.I1(\mem[1] [26]),
	.I2(\mem[3] [26]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[8])
);
defparam \data_out[26] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[27]  (
	.I0(\mem[0]_RNIISDI [27]),
	.I1(\mem[1] [27]),
	.I2(\mem[3] [27]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[9])
);
defparam \data_out[27] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[28]  (
	.I0(\mem[0]_RNIKUDI [28]),
	.I1(\mem[1] [28]),
	.I2(\mem[3] [28]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[10])
);
defparam \data_out[28] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[29]  (
	.I0(\mem[0]_RNIM0EI [29]),
	.I1(\mem[1] [29]),
	.I2(\mem[3] [29]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[11])
);
defparam \data_out[29] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[30]  (
	.I0(\mem[0]_RNI6IFI [30]),
	.I1(\mem[1] [30]),
	.I2(\mem[3] [30]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[12])
);
defparam \data_out[30] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[31]  (
	.I0(\mem[0]_RNI8KFI [31]),
	.I1(\mem[1] [31]),
	.I2(\mem[3] [31]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[13])
);
defparam \data_out[31] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[32]  (
	.I0(\mem[0]_RNIAMFI [32]),
	.I1(\mem[1] [32]),
	.I2(\mem[3] [32]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[14])
);
defparam \data_out[32] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[33]  (
	.I0(\mem[0]_RNICOFI [33]),
	.I1(\mem[1] [33]),
	.I2(\mem[3] [33]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[15])
);
defparam \data_out[33] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[34]  (
	.I0(\mem[0]_RNIEQFI [34]),
	.I1(\mem[1] [34]),
	.I2(\mem[3] [34]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[16])
);
defparam \data_out[34] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[35]  (
	.I0(\mem[0]_RNIGSFI [35]),
	.I1(\mem[1] [35]),
	.I2(\mem[3] [35]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[17])
);
defparam \data_out[35] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[36]  (
	.I0(\mem[0]_RNIIUFI [36]),
	.I1(\mem[1] [36]),
	.I2(\mem[3] [36]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[18])
);
defparam \data_out[36] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[37]  (
	.I0(\mem[0]_RNIK0GI [37]),
	.I1(\mem[1] [37]),
	.I2(\mem[3] [37]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[19])
);
defparam \data_out[37] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[38]  (
	.I0(\mem[0]_RNIM2GI [38]),
	.I1(\mem[1] [38]),
	.I2(\mem[3] [38]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[20])
);
defparam \data_out[38] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[39]  (
	.I0(\mem[0]_RNIO4GI [39]),
	.I1(\mem[1] [39]),
	.I2(\mem[3] [39]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[21])
);
defparam \data_out[39] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[40]  (
	.I0(\mem[0]_RNI8MHI [40]),
	.I1(\mem[1] [40]),
	.I2(\mem[3] [40]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[22])
);
defparam \data_out[40] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[41]  (
	.I0(\mem[0]_RNIAOHI [41]),
	.I1(\mem[1] [41]),
	.I2(\mem[3] [41]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[23])
);
defparam \data_out[41] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[42]  (
	.I0(\mem[0]_RNICQHI [42]),
	.I1(\mem[1] [42]),
	.I2(\mem[3] [42]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[24])
);
defparam \data_out[42] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[43]  (
	.I0(\mem[0]_RNIESHI [43]),
	.I1(\mem[1] [43]),
	.I2(\mem[3] [43]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[25])
);
defparam \data_out[43] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[44]  (
	.I0(\mem[0]_RNIGUHI [44]),
	.I1(\mem[1] [44]),
	.I2(\mem[3] [44]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[26])
);
defparam \data_out[44] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[45]  (
	.I0(\mem[0]_RNII0II [45]),
	.I1(\mem[1] [45]),
	.I2(\mem[3] [45]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[27])
);
defparam \data_out[45] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[46]  (
	.I0(\mem[0]_RNIK2II [46]),
	.I1(\mem[1] [46]),
	.I2(\mem[3] [46]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[28])
);
defparam \data_out[46] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[47]  (
	.I0(\mem[0]_RNIM4II [47]),
	.I1(\mem[1] [47]),
	.I2(\mem[3] [47]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[29])
);
defparam \data_out[47] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[48]  (
	.I0(\mem[0]_RNIO6II [48]),
	.I1(\mem[1] [48]),
	.I2(\mem[3] [48]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[30])
);
defparam \data_out[48] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[49]  (
	.I0(\mem[0]_RNIQ8II [49]),
	.I1(\mem[1] [49]),
	.I2(\mem[3] [49]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[31])
);
defparam \data_out[49] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[50]  (
	.I0(\mem[0]_RNIAQJI [50]),
	.I1(\mem[1] [50]),
	.I2(\mem[3] [50]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[32])
);
defparam \data_out[50] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[51]  (
	.I0(\mem[0]_RNICSJI [51]),
	.I1(\mem[1] [51]),
	.I2(\mem[3] [51]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[33])
);
defparam \data_out[51] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[52]  (
	.I0(\mem[0]_RNIEUJI [52]),
	.I1(\mem[1] [52]),
	.I2(\mem[3] [52]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[34])
);
defparam \data_out[52] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[53]  (
	.I0(\mem[0]_RNIG0KI [53]),
	.I1(\mem[1] [53]),
	.I2(\mem[3] [53]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[35])
);
defparam \data_out[53] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[54]  (
	.I0(\mem[0]_RNII2KI [54]),
	.I1(\mem[1] [54]),
	.I2(\mem[3] [54]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[36])
);
defparam \data_out[54] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[55]  (
	.I0(\mem[0]_RNIK4KI [55]),
	.I1(\mem[1] [55]),
	.I2(\mem[3] [55]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[37])
);
defparam \data_out[55] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[56]  (
	.I0(\mem[0]_RNIM6KI [56]),
	.I1(\mem[1] [56]),
	.I2(\mem[3] [56]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[38])
);
defparam \data_out[56] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[57]  (
	.I0(\mem[0]_RNIO8KI [57]),
	.I1(\mem[1] [57]),
	.I2(\mem[3] [57]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(araddr_s[39])
);
defparam \data_out[57] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[58]  (
	.I0(\mem[0]_RNIQAKI [58]),
	.I1(\mem[1] [58]),
	.I2(\mem[3] [58]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[0])
);
defparam \data_out[58] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[59]  (
	.I0(\mem[0]_RNISCKI [59]),
	.I1(\mem[1] [59]),
	.I2(\mem[3] [59]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[1])
);
defparam \data_out[59] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[60]  (
	.I0(\mem[0]_RNICULI [60]),
	.I1(\mem[1] [60]),
	.I2(\mem[3] [60]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[2])
);
defparam \data_out[60] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[61]  (
	.I0(\mem[0]_RNIE0MI [61]),
	.I1(\mem[1] [61]),
	.I2(\mem[3] [61]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[3])
);
defparam \data_out[61] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[62]  (
	.I0(\mem[0]_RNIG2MI [62]),
	.I1(\mem[1] [62]),
	.I2(\mem[3] [62]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[4])
);
defparam \data_out[62] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[63]  (
	.I0(\mem[0]_RNII4MI [63]),
	.I1(\mem[1] [63]),
	.I2(\mem[3] [63]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[5])
);
defparam \data_out[63] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[64]  (
	.I0(\mem[0]_RNIK6MI [64]),
	.I1(\mem[1] [64]),
	.I2(\mem[3] [64]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[6])
);
defparam \data_out[64] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[65]  (
	.I0(\mem[0]_RNIM8MI [65]),
	.I1(\mem[1] [65]),
	.I2(\mem[3] [65]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[7])
);
defparam \data_out[65] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[66]  (
	.I0(\mem[0]_RNIOAMI [66]),
	.I1(\mem[1] [66]),
	.I2(\mem[3] [66]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[8])
);
defparam \data_out[66] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[67]  (
	.I0(\mem[0]_RNIQCMI [67]),
	.I1(\mem[1] [67]),
	.I2(\mem[3] [67]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[9])
);
defparam \data_out[67] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[68]  (
	.I0(\mem[0]_RNISEMI [68]),
	.I1(\mem[1] [68]),
	.I2(\mem[3] [68]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[10])
);
defparam \data_out[68] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[69]  (
	.I0(\mem[0]_RNIUGMI [69]),
	.I1(\mem[1] [69]),
	.I2(\mem[3] [69]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(arvalid_s),
	.O(arid_s[11])
);
defparam \data_out[69] .INIT=64'hF0AACCAA00000000;
// @42:150
  oursring_asyc_DW_axi_x2x_bcm07_Z3 U_FIFO_CTL (
	.rd_addr_int(rd_addr_int[1:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.arvalid_s(arvalid_s),
	.arready_s(arready_s),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.ar_push_full(ar_push_full),
	.arvalid_m(arvalid_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.arready_m(arready_m)
);
// @42:187
  oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3 U_FIFO_MEM (
	.\mem[3] (\mem[3] [69:0]),
	.\mem[1] (\mem[1] [69:0]),
	.arprot_m(arprot_m[2:0]),
	.arcache_m(arcache_m[3:0]),
	.arlock_m(arlock_m[1:0]),
	.arburst_m(arburst_m[1:0]),
	.arsize_m(arsize_m[2:0]),
	.arlen_m(arlen_m[3:0]),
	.araddr_m(araddr_m[39:0]),
	.arid_m(arid_m[11:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.\mem[0]_RNI4JPQ_0 (\mem[0]_RNI4JPQ [2]),
	.\mem[0]_RNIAPPQ_0 (\mem[0]_RNIAPPQ [5]),
	.\mem[0]_RNI6LPQ_0 (\mem[0]_RNI6LPQ [3]),
	.\mem[0]_RNICRPQ_0 (\mem[0]_RNICRPQ [6]),
	.\mem[0]_RNI8NPQ_0 (\mem[0]_RNI8NPQ [4]),
	.\mem[0]_RNIGVPQ_0 (\mem[0]_RNIGVPQ [8]),
	.\mem[0]_RNIETPQ_0 (\mem[0]_RNIETPQ [7]),
	.\mem[0]_RNII1QQ_0 (\mem[0]_RNII1QQ [9]),
	.\mem[0]_RNI2HPQ_0 (\mem[0]_RNI2HPQ [1]),
	.\mem[0]_RNI4CBI_0 (\mem[0]_RNI4CBI [11]),
	.\mem[0]_RNI2ABI_0 (\mem[0]_RNI2ABI [10]),
	.\mem[0]_RNI6EBI_0 (\mem[0]_RNI6EBI [12]),
	.\mem[0]_RNICKBI_0 (\mem[0]_RNICKBI [15]),
	.\mem[0]_RNIGOBI_0 (\mem[0]_RNIGOBI [17]),
	.\mem[0]_RNIAIBI_0 (\mem[0]_RNIAIBI [14]),
	.\mem[0]_RNIIQBI_0 (\mem[0]_RNIIQBI [18]),
	.\mem[0]_RNIEMBI_0 (\mem[0]_RNIEMBI [16]),
	.\mem[0]_RNIKSBI_0 (\mem[0]_RNIKSBI [19]),
	.\mem[0]_RNI4EDI_0 (\mem[0]_RNI4EDI [20]),
	.\mem[0]_RNI8IDI_0 (\mem[0]_RNI8IDI [22]),
	.\mem[0]_RNI6GDI_0 (\mem[0]_RNI6GDI [21]),
	.\mem[0]_RNIAKDI_0 (\mem[0]_RNIAKDI [23]),
	.\mem[0]_RNICMDI_0 (\mem[0]_RNICMDI [24]),
	.\mem[0]_RNIGQDI_0 (\mem[0]_RNIGQDI [26]),
	.\mem[0]_RNIEODI_0 (\mem[0]_RNIEODI [25]),
	.\mem[0]_RNIISDI_0 (\mem[0]_RNIISDI [27]),
	.\mem[0]_RNI8GBI_0 (\mem[0]_RNI8GBI [13]),
	.\mem[0]_RNIKUDI_0 (\mem[0]_RNIKUDI [28]),
	.\mem[0]_RNIM0EI_0 (\mem[0]_RNIM0EI [29]),
	.\mem[0]_RNIAMFI_0 (\mem[0]_RNIAMFI [32]),
	.\mem[0]_RNI8KFI_0 (\mem[0]_RNI8KFI [31]),
	.\mem[0]_RNIEQFI_0 (\mem[0]_RNIEQFI [34]),
	.\mem[0]_RNICOFI_0 (\mem[0]_RNICOFI [33]),
	.\mem[0]_RNIGSFI_0 (\mem[0]_RNIGSFI [35]),
	.\mem[0]_RNI6IFI_0 (\mem[0]_RNI6IFI [30]),
	.\mem[0]_RNIM2GI_0 (\mem[0]_RNIM2GI [38]),
	.\mem[0]_RNIO4GI_0 (\mem[0]_RNIO4GI [39]),
	.\mem[0]_RNIAOHI_0 (\mem[0]_RNIAOHI [41]),
	.\mem[0]_RNI8MHI_0 (\mem[0]_RNI8MHI [40]),
	.\mem[0]_RNICQHI_0 (\mem[0]_RNICQHI [42]),
	.\mem[0]_RNIIUFI_0 (\mem[0]_RNIIUFI [36]),
	.\mem[0]_RNIGUHI_0 (\mem[0]_RNIGUHI [44]),
	.\mem[0]_RNIK0GI_0 (\mem[0]_RNIK0GI [37]),
	.\mem[0]_RNII0II_0 (\mem[0]_RNII0II [45]),
	.\mem[0]_RNIK2II_0 (\mem[0]_RNIK2II [46]),
	.\mem[0]_RNIO6II_0 (\mem[0]_RNIO6II [48]),
	.\mem[0]_RNIM4II_0 (\mem[0]_RNIM4II [47]),
	.\mem[0]_RNIQ8II_0 (\mem[0]_RNIQ8II [49]),
	.\mem[0]_RNIESHI_0 (\mem[0]_RNIESHI [43]),
	.\mem[0]_RNIAQJI_0 (\mem[0]_RNIAQJI [50]),
	.\mem[0]_RNICSJI_0 (\mem[0]_RNICSJI [51]),
	.\mem[0]_RNII2KI_0 (\mem[0]_RNII2KI [54]),
	.\mem[0]_RNIEUJI_0 (\mem[0]_RNIEUJI [52]),
	.\mem[0]_RNIM6KI_0 (\mem[0]_RNIM6KI [56]),
	.\mem[0]_RNIG0KI_0 (\mem[0]_RNIG0KI [53]),
	.\mem[0]_RNIO8KI_0 (\mem[0]_RNIO8KI [57]),
	.\mem[0]_RNIK4KI_0 (\mem[0]_RNIK4KI [55]),
	.\mem[0]_RNIQAKI_0 (\mem[0]_RNIQAKI [58]),
	.\mem[0]_RNISCKI_0 (\mem[0]_RNISCKI [59]),
	.\mem[0]_RNIE0MI_0 (\mem[0]_RNIE0MI [61]),
	.\mem[0]_RNICULI_0 (\mem[0]_RNICULI [60]),
	.\mem[0]_RNIG2MI_0 (\mem[0]_RNIG2MI [62]),
	.\mem[0]_RNII4MI_0 (\mem[0]_RNII4MI [63]),
	.\mem[0]_RNIM8MI_0 (\mem[0]_RNIM8MI [65]),
	.\mem[0]_RNIK6MI_0 (\mem[0]_RNIK6MI [64]),
	.\mem[0]_RNIOAMI_0 (\mem[0]_RNIOAMI [66]),
	.\mem[0]_RNI0FPQ_0 (\mem[0]_RNI0FPQ [0]),
	.\mem[0]_RNISEMI_0 (\mem[0]_RNISEMI [68]),
	.\mem[0]_RNIQCMI_0 (\mem[0]_RNIQCMI [67]),
	.\mem[0]_RNIUGMI_0 (\mem[0]_RNIUGMI [69]),
	.rd_addr_int_0(rd_addr_int[1]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.arvalid_m(arvalid_m),
	.ar_push_full(ar_push_full)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm66_Z4 */

module oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s (
  arprot_s,
  arcache_s,
  arlock_s,
  arburst_s,
  arsize_s,
  arlen_s,
  araddr_s,
  arid_s,
  arprot_m,
  arcache_m,
  arlock_m,
  arburst_m,
  arsize_m,
  arlen_m,
  araddr_m,
  arid_m,
  arvalid_s,
  arready_s,
  aclk_s,
  aresetn_s_i,
  arvalid_m,
  aclk_m,
  aresetn_m_i,
  arready_m
)
;
output [2:0] arprot_s ;
output [3:0] arcache_s ;
output [1:0] arlock_s ;
output [1:0] arburst_s ;
output [2:0] arsize_s ;
output [3:0] arlen_s ;
output [39:0] araddr_s ;
output [11:0] arid_s ;
input [2:0] arprot_m ;
input [3:0] arcache_m ;
input [1:0] arlock_m ;
input [1:0] arburst_m ;
input [2:0] arsize_m ;
input [3:0] arlen_m ;
input [39:0] araddr_m ;
input [11:0] arid_m ;
output arvalid_s ;
input arready_s ;
input aclk_s ;
input aresetn_s_i ;
input arvalid_m ;
input aclk_m ;
input aresetn_m_i ;
output arready_m ;
wire arvalid_s ;
wire arready_s ;
wire aclk_s ;
wire aresetn_s_i ;
wire arvalid_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire arready_m ;
wire GND ;
wire VCC ;
// @43:178
  oursring_asyc_DW_axi_x2x_bcm66_Z4 U_dclk_fifo (
	.arid_m(arid_m[11:0]),
	.araddr_m(araddr_m[39:0]),
	.arlen_m(arlen_m[3:0]),
	.arsize_m(arsize_m[2:0]),
	.arburst_m(arburst_m[1:0]),
	.arlock_m(arlock_m[1:0]),
	.arcache_m(arcache_m[3:0]),
	.arprot_m(arprot_m[2:0]),
	.arid_s(arid_s[11:0]),
	.araddr_s(araddr_s[39:0]),
	.arlen_s(arlen_s[3:0]),
	.arsize_s(arsize_s[2:0]),
	.arburst_s(arburst_s[1:0]),
	.arlock_s(arlock_s[1:0]),
	.arcache_s(arcache_s[3:0]),
	.arprot_s(arprot_s[2:0]),
	.arready_m(arready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.arvalid_m(arvalid_m),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.arready_s(arready_s),
	.arvalid_s(arvalid_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_0 (
  pop_addr_g,
  raw_sync,
  aresetn_s_i,
  aclk_s
)
;
input [2:0] pop_addr_g ;
output [2:0] raw_sync ;
input aresetn_s_i ;
input aclk_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(pop_addr_g[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(pop_addr_g[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(pop_addr_g[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_0 */

module oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1 (
  pop_addr_g,
  push_addr_g,
  count_int_fast,
  rready_s,
  aresetn_s_i,
  aclk_s,
  \mem[3]_0_sqmuxa ,
  full_int_fast_1z,
  rvalid_s
)
;
input [2:0] pop_addr_g ;
output [2:0] push_addr_g ;
output [1:0] count_int_fast ;
output rready_s ;
input aresetn_s_i ;
input aclk_s ;
output \mem[3]_0_sqmuxa  ;
output full_int_fast_1z ;
input rvalid_s ;
wire rready_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire \mem[3]_0_sqmuxa  ;
wire full_int_fast_1z ;
wire rvalid_s ;
wire [2:1] advanced_count_2;
wire [2:0] raw_sync;
wire [1:0] func_bin2gray;
wire r_push_full ;
wire VCC ;
wire N_1654 ;
wire N_1653 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire ANC0 ;
wire next_full ;
wire next_full_fast ;
wire GND ;
// @39:305
  LUT6 next_full_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(ANC0),
	.I4(advanced_count_2[2]),
	.I5(advanced_count_2[1]),
	.O(next_full)
);
defparam next_full_cZ.INIT=64'h0408102002018040;
// @40:159
  LUT4 full_int_fast_RNI7GOE1 (
	.I0(count_int_fast[1]),
	.I1(count_int_fast[0]),
	.I2(full_int_fast_1z),
	.I3(rvalid_s),
	.O(\mem[3]_0_sqmuxa )
);
defparam full_int_fast_RNI7GOE1.INIT=16'h0800;
// @40:159
  LUT3 \count_int_RNIS2LK[0]  (
	.I0(r_push_full),
	.I1(count_int_fast[0]),
	.I2(rvalid_s),
	.O(ANC0)
);
defparam \count_int_RNIS2LK[0] .INIT=8'h9C;
// @39:324
  LUT4 \func_bin2gray_i[0]  (
	.I0(count_int_fast[0]),
	.I1(r_push_full),
	.I2(count_int_fast[1]),
	.I3(rvalid_s),
	.O(func_bin2gray[0])
);
defparam \func_bin2gray_i[0] .INIT=16'h4B5A;
// @39:324
  LUT5 \func_bin2gray_0_a2[1]  (
	.I0(count_int_fast[0]),
	.I1(push_addr_g[2]),
	.I2(r_push_full),
	.I3(count_int_fast[1]),
	.I4(rvalid_s),
	.O(func_bin2gray[1])
);
defparam \func_bin2gray_0_a2[1] .INIT=32'h33C633CC;
// @39:305
  LUT6 next_full_fast_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_2[1]),
	.I4(ANC0),
	.I5(advanced_count_2[2]),
	.O(next_full_fast)
);
defparam next_full_fast_cZ.INIT=64'h0402080110802040;
// @39:237
  FDC full_int_fast_Z (
	.Q(full_int_fast_1z),
	.D(next_full_fast),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC full_int_Z (
	.Q(r_push_full),
	.D(next_full),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(push_addr_g[0]),
	.D(func_bin2gray[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(push_addr_g[2]),
	.D(advanced_count_2[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(count_int_fast[1]),
	.D(advanced_count_2[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(count_int_fast[0]),
	.D(ANC0),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(push_addr_g[1]),
	.D(func_bin2gray[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @40:159
  INV full_int_RNI5IC1 (
	.I(r_push_full),
	.O(rready_s)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_0 U_sync (
	.pop_addr_g(pop_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000305" *)  LUT5 \count_int_RNI50TF1_lut6_2_o6[2]  (
	.I0(r_push_full),
	.I1(count_int_fast[0]),
	.I2(push_addr_g[2]),
	.I3(count_int_fast[1]),
	.I4(rvalid_s),
	.O(advanced_count_2[2])
);
defparam \count_int_RNI50TF1_lut6_2_o6[2] .INIT=32'hB4F0F0F0;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000305" *)  LUT4 \count_int_RNI50TF1_lut6_2_o5[2]  (
	.I0(r_push_full),
	.I1(count_int_fast[0]),
	.I2(count_int_fast[1]),
	.I3(rvalid_s),
	.O(advanced_count_2[1])
);
defparam \count_int_RNI50TF1_lut6_2_o5[2] .INIT=16'hB4F0;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_1 (
  push_addr_g,
  raw_sync,
  aresetn_m_i,
  aclk_m
)
;
input [2:0] push_addr_g ;
output [2:0] raw_sync ;
input aresetn_m_i ;
input aclk_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(push_addr_g[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(push_addr_g[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(push_addr_g[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_1 */

module oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1 (
  push_addr_g,
  pop_addr_g,
  rd_addr_int,
  rd_addr_int_fast,
  aresetn_m_i,
  aclk_m,
  rready_m,
  rvalid_m,
  rd_addr_int_0_rep1
)
;
input [2:0] push_addr_g ;
output [2:0] pop_addr_g ;
output [1:0] rd_addr_int ;
output [1:0] rd_addr_int_fast ;
input aresetn_m_i ;
input aclk_m ;
input rready_m ;
output rvalid_m ;
output rd_addr_int_0_rep1 ;
wire aresetn_m_i ;
wire aclk_m ;
wire rready_m ;
wire rvalid_m ;
wire rd_addr_int_0_rep1 ;
wire [2:0] advanced_count_4;
wire [2:0] raw_sync;
wire [1:0] this_addr_g_int_7;
wire VCC ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire un6_next_empty_i ;
wire rd_addr_int_1_rep1 ;
wire advanced_count_4_1_rep1 ;
wire advanced_count_4_1_rep2 ;
wire advanced_count_4_1_rep3 ;
wire advanced_count_4_0_rep1 ;
wire advanced_count_4_0_rep2 ;
wire advanced_count_4_0_rep3 ;
wire advanced_count_4_2_rep1 ;
wire GND ;
// @39:237
  LUT6 empty_int_RNO (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_4[1]),
	.I4(advanced_count_4[0]),
	.I5(advanced_count_4[2]),
	.O(un6_next_empty_i)
);
defparam empty_int_RNO.INIT=64'hEF7FDFBFFBFDF7FE;
// @39:360
  LUT5 empty_int_RNO_2 (
	.I0(pop_addr_g[2]),
	.I1(rd_addr_int_0_rep1),
	.I2(rvalid_m),
	.I3(rd_addr_int_1_rep1),
	.I4(rready_m),
	.O(advanced_count_4[2])
);
defparam empty_int_RNO_2.INIT=32'h6AAAAAAA;
// @39:324
  LUT4 \un3_func_bin2gray_6_i[0]  (
	.I0(rd_addr_int_1_rep1),
	.I1(rd_addr_int_0_rep1),
	.I2(rvalid_m),
	.I3(rready_m),
	.O(this_addr_g_int_7[0])
);
defparam \un3_func_bin2gray_6_i[0] .INIT=16'h5666;
// @39:324
  LUT5 \un3_func_bin2gray_6_0_a2[1]  (
	.I0(pop_addr_g[2]),
	.I1(rd_addr_int_0_rep1),
	.I2(rvalid_m),
	.I3(rd_addr_int_1_rep1),
	.I4(rready_m),
	.O(this_addr_g_int_7[1])
);
defparam \un3_func_bin2gray_6_0_a2[1] .INIT=32'h556A55AA;
// @40:186
  LUT4 \count_int_RNO[1]  (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(rvalid_m),
	.I3(rready_m),
	.O(advanced_count_4_1_rep1)
);
defparam \count_int_RNO[1] .INIT=16'h6CCC;
// @40:186
  LUT4 count_int_1_rep1_RNO (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(rvalid_m),
	.I3(rready_m),
	.O(advanced_count_4_1_rep2)
);
defparam count_int_1_rep1_RNO.INIT=16'h6CCC;
// @40:186
  LUT4 \count_int_fast_RNO[1]  (
	.I0(rvalid_m),
	.I1(rd_addr_int_fast[0]),
	.I2(rd_addr_int_fast[1]),
	.I3(rready_m),
	.O(advanced_count_4_1_rep3)
);
defparam \count_int_fast_RNO[1] .INIT=16'h78F0;
// @40:186
  LUT3 \count_int_RNO[0]  (
	.I0(rd_addr_int_0_rep1),
	.I1(rvalid_m),
	.I2(rready_m),
	.O(advanced_count_4_0_rep1)
);
defparam \count_int_RNO[0] .INIT=8'h6A;
// @40:186
  LUT3 count_int_0_rep1_RNO (
	.I0(rd_addr_int_0_rep1),
	.I1(rvalid_m),
	.I2(rready_m),
	.O(advanced_count_4_0_rep2)
);
defparam count_int_0_rep1_RNO.INIT=8'h6A;
// @40:186
  LUT3 \count_int_fast_RNO[0]  (
	.I0(rd_addr_int_0_rep1),
	.I1(rvalid_m),
	.I2(rready_m),
	.O(advanced_count_4_0_rep3)
);
defparam \count_int_fast_RNO[0] .INIT=8'h6A;
// @39:360
  LUT5 \count_int_RNO[2]  (
	.I0(rd_addr_int_1_rep1),
	.I1(pop_addr_g[2]),
	.I2(rd_addr_int_0_rep1),
	.I3(rvalid_m),
	.I4(rready_m),
	.O(advanced_count_4_2_rep1)
);
defparam \count_int_RNO[2] .INIT=32'h6CCCCCCC;
// @39:237
  FDC count_int_0_rep1_Z (
	.Q(rd_addr_int_0_rep1),
	.D(advanced_count_4_0_rep2),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_fast_Z[0]  (
	.Q(rd_addr_int_fast[0]),
	.D(advanced_count_4_0_rep3),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC count_int_1_rep1_Z (
	.Q(rd_addr_int_1_rep1),
	.D(advanced_count_4_1_rep2),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_fast_Z[1]  (
	.Q(rd_addr_int_fast[1]),
	.D(advanced_count_4_1_rep3),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC empty_int_Z (
	.Q(rvalid_m),
	.D(un6_next_empty_i),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(rd_addr_int[1]),
	.D(advanced_count_4_1_rep1),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(rd_addr_int[0]),
	.D(advanced_count_4_0_rep1),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(pop_addr_g[1]),
	.D(this_addr_g_int_7[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(pop_addr_g[0]),
	.D(this_addr_g_int_7[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(pop_addr_g[2]),
	.D(advanced_count_4_2_rep1),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_1 U_sync (
	.push_addr_g(push_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000306" *)  LUT3 empty_int_RNO_0_lut6_2_o6 (
	.I0(rd_addr_int_0_rep1),
	.I1(rvalid_m),
	.I2(rready_m),
	.O(advanced_count_4[0])
);
defparam empty_int_RNO_0_lut6_2_o6.INIT=8'h6A;
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000306" *)  LUT4 empty_int_RNO_0_lut6_2_o5 (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(rvalid_m),
	.I3(rready_m),
	.O(advanced_count_4[1])
);
defparam empty_int_RNO_0_lut6_2_o5.INIT=16'h6CCC;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1 */

module oursring_asyc_DW_axi_x2x_bcm07_Z3_2 (
  rd_addr_int_fast,
  rd_addr_int,
  count_int_fast,
  rd_addr_int_0_rep1,
  rvalid_m,
  rready_m,
  aclk_m,
  aresetn_m_i,
  rvalid_s,
  full_int_fast,
  \mem[3]_0_sqmuxa ,
  aclk_s,
  aresetn_s_i,
  rready_s
)
;
output [1:0] rd_addr_int_fast ;
output [1:0] rd_addr_int ;
output [1:0] count_int_fast ;
output rd_addr_int_0_rep1 ;
output rvalid_m ;
input rready_m ;
input aclk_m ;
input aresetn_m_i ;
input rvalid_s ;
output full_int_fast ;
output \mem[3]_0_sqmuxa  ;
input aclk_s ;
input aresetn_s_i ;
output rready_s ;
wire rd_addr_int_0_rep1 ;
wire rvalid_m ;
wire rready_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire rvalid_s ;
wire full_int_fast ;
wire \mem[3]_0_sqmuxa  ;
wire aclk_s ;
wire aresetn_s_i ;
wire rready_s ;
wire [2:0] pop_addr_g;
wire [2:0] push_addr_g;
wire GND ;
wire VCC ;
// @40:159
  oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1 U_PUSH_FIFOFCTL (
	.pop_addr_g(pop_addr_g[2:0]),
	.push_addr_g(push_addr_g[2:0]),
	.count_int_fast(count_int_fast[1:0]),
	.rready_s(rready_s),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.full_int_fast_1z(full_int_fast),
	.rvalid_s(rvalid_s)
);
// @40:186
  oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1 U_POP_FIFOFCTL (
	.push_addr_g(push_addr_g[2:0]),
	.pop_addr_g(pop_addr_g[2:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.rd_addr_int_fast(rd_addr_int_fast[1:0]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.rready_m(rready_m),
	.rvalid_m(rvalid_m),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm07_Z3_2 */

module oursring_asyc_DW_axi_x2x_bcm57_79s_4s_0s_2s_18446744073709551615s (
  \mem[3] ,
  \mem[1] ,
  rresp_s,
  rdata_s,
  rid_s,
  rd_addr_int_fast,
  count_int_fast,
  rd_addr_int_0,
  \mem[3]_0_sqmuxa ,
  rlast_s,
  aresetn_s_i,
  aclk_s,
  rlast_m,
  rvalid_m,
  rd_addr_int_0_rep1,
  N_1115,
  N_1043,
  rvalid_s,
  full_int_fast,
  N_1040,
  N_1045,
  N_1044,
  N_1047,
  N_1048,
  N_1051,
  N_1049,
  N_1052,
  N_1053,
  N_1055,
  N_1054,
  N_1056,
  N_1057,
  N_1060,
  N_1058,
  N_1061,
  N_1041,
  N_1062,
  N_1059,
  N_1064,
  N_1063,
  N_1067,
  N_1068,
  N_1072,
  N_1070,
  N_1073,
  N_1071,
  N_1074,
  N_1069,
  N_1075,
  N_1076,
  N_1079,
  N_1077,
  N_1081,
  N_1078,
  N_1082,
  N_1080,
  N_1084,
  N_1083,
  N_1086,
  N_1085,
  N_1087,
  N_1088,
  N_1091,
  N_1089,
  N_1092,
  N_1042,
  N_1095,
  N_1093,
  N_1096,
  N_1094,
  N_1097,
  N_1099,
  N_1101,
  N_1100,
  N_1102,
  N_1103,
  N_1105,
  N_1104,
  N_1106,
  N_1090,
  N_1107,
  N_1098,
  N_1109,
  N_1050,
  N_1110,
  N_1108,
  N_1112,
  N_1111,
  N_1113,
  N_1046,
  N_1114,
  N_1066,
  N_1116,
  N_1065,
  N_1117
)
;
output [78:1] \mem[3]  ;
output [78:1] \mem[1]  ;
input [1:0] rresp_s ;
input [63:0] rdata_s ;
input [11:0] rid_s ;
input [1:0] rd_addr_int_fast ;
input [1:0] count_int_fast ;
input rd_addr_int_0 ;
input \mem[3]_0_sqmuxa  ;
input rlast_s ;
input aresetn_s_i ;
input aclk_s ;
output rlast_m ;
input rvalid_m ;
input rd_addr_int_0_rep1 ;
output N_1115 ;
output N_1043 ;
input rvalid_s ;
input full_int_fast ;
output N_1040 ;
output N_1045 ;
output N_1044 ;
output N_1047 ;
output N_1048 ;
output N_1051 ;
output N_1049 ;
output N_1052 ;
output N_1053 ;
output N_1055 ;
output N_1054 ;
output N_1056 ;
output N_1057 ;
output N_1060 ;
output N_1058 ;
output N_1061 ;
output N_1041 ;
output N_1062 ;
output N_1059 ;
output N_1064 ;
output N_1063 ;
output N_1067 ;
output N_1068 ;
output N_1072 ;
output N_1070 ;
output N_1073 ;
output N_1071 ;
output N_1074 ;
output N_1069 ;
output N_1075 ;
output N_1076 ;
output N_1079 ;
output N_1077 ;
output N_1081 ;
output N_1078 ;
output N_1082 ;
output N_1080 ;
output N_1084 ;
output N_1083 ;
output N_1086 ;
output N_1085 ;
output N_1087 ;
output N_1088 ;
output N_1091 ;
output N_1089 ;
output N_1092 ;
output N_1042 ;
output N_1095 ;
output N_1093 ;
output N_1096 ;
output N_1094 ;
output N_1097 ;
output N_1099 ;
output N_1101 ;
output N_1100 ;
output N_1102 ;
output N_1103 ;
output N_1105 ;
output N_1104 ;
output N_1106 ;
output N_1090 ;
output N_1107 ;
output N_1098 ;
output N_1109 ;
output N_1050 ;
output N_1110 ;
output N_1108 ;
output N_1112 ;
output N_1111 ;
output N_1113 ;
output N_1046 ;
output N_1114 ;
output N_1066 ;
output N_1116 ;
output N_1065 ;
output N_1117 ;
wire rd_addr_int_0 ;
wire \mem[3]_0_sqmuxa  ;
wire rlast_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire rlast_m ;
wire rvalid_m ;
wire rd_addr_int_0_rep1 ;
wire N_1115 ;
wire N_1043 ;
wire rvalid_s ;
wire full_int_fast ;
wire N_1040 ;
wire N_1045 ;
wire N_1044 ;
wire N_1047 ;
wire N_1048 ;
wire N_1051 ;
wire N_1049 ;
wire N_1052 ;
wire N_1053 ;
wire N_1055 ;
wire N_1054 ;
wire N_1056 ;
wire N_1057 ;
wire N_1060 ;
wire N_1058 ;
wire N_1061 ;
wire N_1041 ;
wire N_1062 ;
wire N_1059 ;
wire N_1064 ;
wire N_1063 ;
wire N_1067 ;
wire N_1068 ;
wire N_1072 ;
wire N_1070 ;
wire N_1073 ;
wire N_1071 ;
wire N_1074 ;
wire N_1069 ;
wire N_1075 ;
wire N_1076 ;
wire N_1079 ;
wire N_1077 ;
wire N_1081 ;
wire N_1078 ;
wire N_1082 ;
wire N_1080 ;
wire N_1084 ;
wire N_1083 ;
wire N_1086 ;
wire N_1085 ;
wire N_1087 ;
wire N_1088 ;
wire N_1091 ;
wire N_1089 ;
wire N_1092 ;
wire N_1042 ;
wire N_1095 ;
wire N_1093 ;
wire N_1096 ;
wire N_1094 ;
wire N_1097 ;
wire N_1099 ;
wire N_1101 ;
wire N_1100 ;
wire N_1102 ;
wire N_1103 ;
wire N_1105 ;
wire N_1104 ;
wire N_1106 ;
wire N_1090 ;
wire N_1107 ;
wire N_1098 ;
wire N_1109 ;
wire N_1050 ;
wire N_1110 ;
wire N_1108 ;
wire N_1112 ;
wire N_1111 ;
wire N_1113 ;
wire N_1046 ;
wire N_1114 ;
wire N_1066 ;
wire N_1116 ;
wire N_1065 ;
wire N_1117 ;
wire [78:0] \mem[0] ;
wire [78:0] \mem[2] ;
wire [0:0] \mem[1]_Z ;
wire [0:0] \mem[2]_RNIEPHM ;
wire [0:0] \mem[3]_Z ;
wire VCC ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire GND ;
// @11:191
  LUT4 \mem[0]_0_sqmuxa_cZ  (
	.I0(count_int_fast[1]),
	.I1(full_int_fast),
	.I2(count_int_fast[0]),
	.I3(rvalid_s),
	.O(\mem[0]_0_sqmuxa )
);
defparam \mem[0]_0_sqmuxa_cZ .INIT=16'h0100;
// @11:191
  LUT4 \mem[2]_0_sqmuxa_cZ  (
	.I0(count_int_fast[1]),
	.I1(full_int_fast),
	.I2(count_int_fast[0]),
	.I3(rvalid_s),
	.O(\mem[2]_0_sqmuxa )
);
defparam \mem[2]_0_sqmuxa_cZ .INIT=16'h0200;
// @11:191
  LUT4 \mem[1]_0_sqmuxa_cZ  (
	.I0(count_int_fast[0]),
	.I1(count_int_fast[1]),
	.I2(full_int_fast),
	.I3(rvalid_s),
	.O(\mem[1]_0_sqmuxa )
);
defparam \mem[1]_0_sqmuxa_cZ .INIT=16'h0200;
// @42:187
  LUT3 \mem[2]_RNI7ALN[4]  (
	.I0(\mem[0] [4]),
	.I1(\mem[2] [4]),
	.I2(rd_addr_int_0),
	.O(N_1043)
);
defparam \mem[2]_RNI7ALN[4] .INIT=8'hCA;
// @42:187
  LUT3 \mem[2]_RNIPV9H[76]  (
	.I0(\mem[0] [76]),
	.I1(\mem[2] [76]),
	.I2(rd_addr_int_0),
	.O(N_1115)
);
defparam \mem[2]_RNIPV9H[76] .INIT=8'hCA;
// @42:187
  LUT6 \mem[1]_RNIP3V12[0]  (
	.I0(\mem[0] [0]),
	.I1(\mem[1]_Z [0]),
	.I2(rd_addr_int_fast[1]),
	.I3(\mem[2]_RNIEPHM [0]),
	.I4(rd_addr_int_0_rep1),
	.I5(rvalid_m),
	.O(rlast_m)
);
defparam \mem[1]_RNIP3V12[0] .INIT=64'hFC0CFA0A00000000;
// @42:187
  LUT3 \mem[2]_RNIEPHM_cZ[0]  (
	.I0(\mem[2] [0]),
	.I1(\mem[3]_Z [0]),
	.I2(rd_addr_int_fast[0]),
	.O(\mem[2]_RNIEPHM [0])
);
defparam \mem[2]_RNIEPHM_cZ[0] .INIT=8'hCA;
// @11:161
  FDCE \mem_Z[0][78]  (
	.Q(\mem[0] [78]),
	.D(rid_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][77]  (
	.Q(\mem[0] [77]),
	.D(rid_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][76]  (
	.Q(\mem[0] [76]),
	.D(rid_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][75]  (
	.Q(\mem[0] [75]),
	.D(rid_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][74]  (
	.Q(\mem[0] [74]),
	.D(rid_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][73]  (
	.Q(\mem[0] [73]),
	.D(rid_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][72]  (
	.Q(\mem[0] [72]),
	.D(rid_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][71]  (
	.Q(\mem[0] [71]),
	.D(rid_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][70]  (
	.Q(\mem[0] [70]),
	.D(rid_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][69]  (
	.Q(\mem[0] [69]),
	.D(rid_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][68]  (
	.Q(\mem[0] [68]),
	.D(rid_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][67]  (
	.Q(\mem[0] [67]),
	.D(rid_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][66]  (
	.Q(\mem[0] [66]),
	.D(rdata_s[63]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][65]  (
	.Q(\mem[0] [65]),
	.D(rdata_s[62]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][64]  (
	.Q(\mem[0] [64]),
	.D(rdata_s[61]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][63]  (
	.Q(\mem[0] [63]),
	.D(rdata_s[60]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][62]  (
	.Q(\mem[0] [62]),
	.D(rdata_s[59]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][61]  (
	.Q(\mem[0] [61]),
	.D(rdata_s[58]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][60]  (
	.Q(\mem[0] [60]),
	.D(rdata_s[57]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][59]  (
	.Q(\mem[0] [59]),
	.D(rdata_s[56]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][58]  (
	.Q(\mem[0] [58]),
	.D(rdata_s[55]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][57]  (
	.Q(\mem[0] [57]),
	.D(rdata_s[54]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][56]  (
	.Q(\mem[0] [56]),
	.D(rdata_s[53]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][55]  (
	.Q(\mem[0] [55]),
	.D(rdata_s[52]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][54]  (
	.Q(\mem[0] [54]),
	.D(rdata_s[51]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][53]  (
	.Q(\mem[0] [53]),
	.D(rdata_s[50]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][52]  (
	.Q(\mem[0] [52]),
	.D(rdata_s[49]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][51]  (
	.Q(\mem[0] [51]),
	.D(rdata_s[48]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][50]  (
	.Q(\mem[0] [50]),
	.D(rdata_s[47]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][49]  (
	.Q(\mem[0] [49]),
	.D(rdata_s[46]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][48]  (
	.Q(\mem[0] [48]),
	.D(rdata_s[45]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][47]  (
	.Q(\mem[0] [47]),
	.D(rdata_s[44]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][46]  (
	.Q(\mem[0] [46]),
	.D(rdata_s[43]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][45]  (
	.Q(\mem[0] [45]),
	.D(rdata_s[42]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][44]  (
	.Q(\mem[0] [44]),
	.D(rdata_s[41]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][43]  (
	.Q(\mem[0] [43]),
	.D(rdata_s[40]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][42]  (
	.Q(\mem[0] [42]),
	.D(rdata_s[39]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][41]  (
	.Q(\mem[0] [41]),
	.D(rdata_s[38]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][40]  (
	.Q(\mem[0] [40]),
	.D(rdata_s[37]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][39]  (
	.Q(\mem[0] [39]),
	.D(rdata_s[36]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][38]  (
	.Q(\mem[0] [38]),
	.D(rdata_s[35]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][37]  (
	.Q(\mem[0] [37]),
	.D(rdata_s[34]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][36]  (
	.Q(\mem[0] [36]),
	.D(rdata_s[33]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][35]  (
	.Q(\mem[0] [35]),
	.D(rdata_s[32]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][34]  (
	.Q(\mem[0] [34]),
	.D(rdata_s[31]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][33]  (
	.Q(\mem[0] [33]),
	.D(rdata_s[30]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][32]  (
	.Q(\mem[0] [32]),
	.D(rdata_s[29]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][31]  (
	.Q(\mem[0] [31]),
	.D(rdata_s[28]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][30]  (
	.Q(\mem[0] [30]),
	.D(rdata_s[27]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][29]  (
	.Q(\mem[0] [29]),
	.D(rdata_s[26]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][28]  (
	.Q(\mem[0] [28]),
	.D(rdata_s[25]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][27]  (
	.Q(\mem[0] [27]),
	.D(rdata_s[24]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][26]  (
	.Q(\mem[0] [26]),
	.D(rdata_s[23]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][25]  (
	.Q(\mem[0] [25]),
	.D(rdata_s[22]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][24]  (
	.Q(\mem[0] [24]),
	.D(rdata_s[21]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][23]  (
	.Q(\mem[0] [23]),
	.D(rdata_s[20]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][22]  (
	.Q(\mem[0] [22]),
	.D(rdata_s[19]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][21]  (
	.Q(\mem[0] [21]),
	.D(rdata_s[18]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][20]  (
	.Q(\mem[0] [20]),
	.D(rdata_s[17]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][19]  (
	.Q(\mem[0] [19]),
	.D(rdata_s[16]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][18]  (
	.Q(\mem[0] [18]),
	.D(rdata_s[15]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][17]  (
	.Q(\mem[0] [17]),
	.D(rdata_s[14]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][16]  (
	.Q(\mem[0] [16]),
	.D(rdata_s[13]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][15]  (
	.Q(\mem[0] [15]),
	.D(rdata_s[12]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][14]  (
	.Q(\mem[0] [14]),
	.D(rdata_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][13]  (
	.Q(\mem[0] [13]),
	.D(rdata_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][12]  (
	.Q(\mem[0] [12]),
	.D(rdata_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][11]  (
	.Q(\mem[0] [11]),
	.D(rdata_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][10]  (
	.Q(\mem[0] [10]),
	.D(rdata_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][9]  (
	.Q(\mem[0] [9]),
	.D(rdata_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][8]  (
	.Q(\mem[0] [8]),
	.D(rdata_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][7]  (
	.Q(\mem[0] [7]),
	.D(rdata_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][6]  (
	.Q(\mem[0] [6]),
	.D(rdata_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][5]  (
	.Q(\mem[0] [5]),
	.D(rdata_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][4]  (
	.Q(\mem[0] [4]),
	.D(rdata_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][3]  (
	.Q(\mem[0] [3]),
	.D(rdata_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][2]  (
	.Q(\mem[0] [2]),
	.D(rresp_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][1]  (
	.Q(\mem[0] [1]),
	.D(rresp_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][0]  (
	.Q(\mem[0] [0]),
	.D(rlast_s),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][78]  (
	.Q(\mem[1] [78]),
	.D(rid_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][77]  (
	.Q(\mem[1] [77]),
	.D(rid_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][76]  (
	.Q(\mem[1] [76]),
	.D(rid_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][75]  (
	.Q(\mem[1] [75]),
	.D(rid_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][74]  (
	.Q(\mem[1] [74]),
	.D(rid_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][73]  (
	.Q(\mem[1] [73]),
	.D(rid_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][72]  (
	.Q(\mem[1] [72]),
	.D(rid_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][71]  (
	.Q(\mem[1] [71]),
	.D(rid_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][70]  (
	.Q(\mem[1] [70]),
	.D(rid_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][69]  (
	.Q(\mem[1] [69]),
	.D(rid_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][68]  (
	.Q(\mem[1] [68]),
	.D(rid_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][67]  (
	.Q(\mem[1] [67]),
	.D(rid_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][66]  (
	.Q(\mem[1] [66]),
	.D(rdata_s[63]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][65]  (
	.Q(\mem[1] [65]),
	.D(rdata_s[62]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][64]  (
	.Q(\mem[1] [64]),
	.D(rdata_s[61]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][63]  (
	.Q(\mem[1] [63]),
	.D(rdata_s[60]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][62]  (
	.Q(\mem[1] [62]),
	.D(rdata_s[59]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][61]  (
	.Q(\mem[1] [61]),
	.D(rdata_s[58]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][60]  (
	.Q(\mem[1] [60]),
	.D(rdata_s[57]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][59]  (
	.Q(\mem[1] [59]),
	.D(rdata_s[56]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][58]  (
	.Q(\mem[1] [58]),
	.D(rdata_s[55]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][57]  (
	.Q(\mem[1] [57]),
	.D(rdata_s[54]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][56]  (
	.Q(\mem[1] [56]),
	.D(rdata_s[53]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][55]  (
	.Q(\mem[1] [55]),
	.D(rdata_s[52]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][54]  (
	.Q(\mem[1] [54]),
	.D(rdata_s[51]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][53]  (
	.Q(\mem[1] [53]),
	.D(rdata_s[50]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][52]  (
	.Q(\mem[1] [52]),
	.D(rdata_s[49]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][51]  (
	.Q(\mem[1] [51]),
	.D(rdata_s[48]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][50]  (
	.Q(\mem[1] [50]),
	.D(rdata_s[47]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][49]  (
	.Q(\mem[1] [49]),
	.D(rdata_s[46]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][48]  (
	.Q(\mem[1] [48]),
	.D(rdata_s[45]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][47]  (
	.Q(\mem[1] [47]),
	.D(rdata_s[44]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][46]  (
	.Q(\mem[1] [46]),
	.D(rdata_s[43]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][45]  (
	.Q(\mem[1] [45]),
	.D(rdata_s[42]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][44]  (
	.Q(\mem[1] [44]),
	.D(rdata_s[41]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][43]  (
	.Q(\mem[1] [43]),
	.D(rdata_s[40]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][42]  (
	.Q(\mem[1] [42]),
	.D(rdata_s[39]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][41]  (
	.Q(\mem[1] [41]),
	.D(rdata_s[38]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][40]  (
	.Q(\mem[1] [40]),
	.D(rdata_s[37]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][39]  (
	.Q(\mem[1] [39]),
	.D(rdata_s[36]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][38]  (
	.Q(\mem[1] [38]),
	.D(rdata_s[35]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][37]  (
	.Q(\mem[1] [37]),
	.D(rdata_s[34]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][36]  (
	.Q(\mem[1] [36]),
	.D(rdata_s[33]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][35]  (
	.Q(\mem[1] [35]),
	.D(rdata_s[32]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][34]  (
	.Q(\mem[1] [34]),
	.D(rdata_s[31]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][33]  (
	.Q(\mem[1] [33]),
	.D(rdata_s[30]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][32]  (
	.Q(\mem[1] [32]),
	.D(rdata_s[29]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][31]  (
	.Q(\mem[1] [31]),
	.D(rdata_s[28]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][30]  (
	.Q(\mem[1] [30]),
	.D(rdata_s[27]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][29]  (
	.Q(\mem[1] [29]),
	.D(rdata_s[26]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][28]  (
	.Q(\mem[1] [28]),
	.D(rdata_s[25]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][27]  (
	.Q(\mem[1] [27]),
	.D(rdata_s[24]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][26]  (
	.Q(\mem[1] [26]),
	.D(rdata_s[23]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][25]  (
	.Q(\mem[1] [25]),
	.D(rdata_s[22]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][24]  (
	.Q(\mem[1] [24]),
	.D(rdata_s[21]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][23]  (
	.Q(\mem[1] [23]),
	.D(rdata_s[20]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][22]  (
	.Q(\mem[1] [22]),
	.D(rdata_s[19]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][21]  (
	.Q(\mem[1] [21]),
	.D(rdata_s[18]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][20]  (
	.Q(\mem[1] [20]),
	.D(rdata_s[17]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][19]  (
	.Q(\mem[1] [19]),
	.D(rdata_s[16]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][18]  (
	.Q(\mem[1] [18]),
	.D(rdata_s[15]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][17]  (
	.Q(\mem[1] [17]),
	.D(rdata_s[14]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][16]  (
	.Q(\mem[1] [16]),
	.D(rdata_s[13]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][15]  (
	.Q(\mem[1] [15]),
	.D(rdata_s[12]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][14]  (
	.Q(\mem[1] [14]),
	.D(rdata_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][13]  (
	.Q(\mem[1] [13]),
	.D(rdata_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][12]  (
	.Q(\mem[1] [12]),
	.D(rdata_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][11]  (
	.Q(\mem[1] [11]),
	.D(rdata_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][10]  (
	.Q(\mem[1] [10]),
	.D(rdata_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][9]  (
	.Q(\mem[1] [9]),
	.D(rdata_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][8]  (
	.Q(\mem[1] [8]),
	.D(rdata_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][7]  (
	.Q(\mem[1] [7]),
	.D(rdata_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][6]  (
	.Q(\mem[1] [6]),
	.D(rdata_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][5]  (
	.Q(\mem[1] [5]),
	.D(rdata_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][4]  (
	.Q(\mem[1] [4]),
	.D(rdata_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][3]  (
	.Q(\mem[1] [3]),
	.D(rdata_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][2]  (
	.Q(\mem[1] [2]),
	.D(rresp_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][1]  (
	.Q(\mem[1] [1]),
	.D(rresp_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][0]  (
	.Q(\mem[1]_Z [0]),
	.D(rlast_s),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][78]  (
	.Q(\mem[2] [78]),
	.D(rid_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][77]  (
	.Q(\mem[2] [77]),
	.D(rid_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][76]  (
	.Q(\mem[2] [76]),
	.D(rid_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][75]  (
	.Q(\mem[2] [75]),
	.D(rid_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][74]  (
	.Q(\mem[2] [74]),
	.D(rid_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][73]  (
	.Q(\mem[2] [73]),
	.D(rid_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][72]  (
	.Q(\mem[2] [72]),
	.D(rid_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][71]  (
	.Q(\mem[2] [71]),
	.D(rid_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][70]  (
	.Q(\mem[2] [70]),
	.D(rid_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][69]  (
	.Q(\mem[2] [69]),
	.D(rid_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][68]  (
	.Q(\mem[2] [68]),
	.D(rid_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][67]  (
	.Q(\mem[2] [67]),
	.D(rid_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][66]  (
	.Q(\mem[2] [66]),
	.D(rdata_s[63]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][65]  (
	.Q(\mem[2] [65]),
	.D(rdata_s[62]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][64]  (
	.Q(\mem[2] [64]),
	.D(rdata_s[61]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][63]  (
	.Q(\mem[2] [63]),
	.D(rdata_s[60]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][62]  (
	.Q(\mem[2] [62]),
	.D(rdata_s[59]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][61]  (
	.Q(\mem[2] [61]),
	.D(rdata_s[58]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][60]  (
	.Q(\mem[2] [60]),
	.D(rdata_s[57]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][59]  (
	.Q(\mem[2] [59]),
	.D(rdata_s[56]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][58]  (
	.Q(\mem[2] [58]),
	.D(rdata_s[55]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][57]  (
	.Q(\mem[2] [57]),
	.D(rdata_s[54]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][56]  (
	.Q(\mem[2] [56]),
	.D(rdata_s[53]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][55]  (
	.Q(\mem[2] [55]),
	.D(rdata_s[52]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][54]  (
	.Q(\mem[2] [54]),
	.D(rdata_s[51]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][53]  (
	.Q(\mem[2] [53]),
	.D(rdata_s[50]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][52]  (
	.Q(\mem[2] [52]),
	.D(rdata_s[49]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][51]  (
	.Q(\mem[2] [51]),
	.D(rdata_s[48]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][50]  (
	.Q(\mem[2] [50]),
	.D(rdata_s[47]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][49]  (
	.Q(\mem[2] [49]),
	.D(rdata_s[46]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][48]  (
	.Q(\mem[2] [48]),
	.D(rdata_s[45]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][47]  (
	.Q(\mem[2] [47]),
	.D(rdata_s[44]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][46]  (
	.Q(\mem[2] [46]),
	.D(rdata_s[43]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][45]  (
	.Q(\mem[2] [45]),
	.D(rdata_s[42]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][44]  (
	.Q(\mem[2] [44]),
	.D(rdata_s[41]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][43]  (
	.Q(\mem[2] [43]),
	.D(rdata_s[40]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][42]  (
	.Q(\mem[2] [42]),
	.D(rdata_s[39]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][41]  (
	.Q(\mem[2] [41]),
	.D(rdata_s[38]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][40]  (
	.Q(\mem[2] [40]),
	.D(rdata_s[37]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][39]  (
	.Q(\mem[2] [39]),
	.D(rdata_s[36]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][38]  (
	.Q(\mem[2] [38]),
	.D(rdata_s[35]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][37]  (
	.Q(\mem[2] [37]),
	.D(rdata_s[34]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][36]  (
	.Q(\mem[2] [36]),
	.D(rdata_s[33]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][35]  (
	.Q(\mem[2] [35]),
	.D(rdata_s[32]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][34]  (
	.Q(\mem[2] [34]),
	.D(rdata_s[31]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][33]  (
	.Q(\mem[2] [33]),
	.D(rdata_s[30]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][32]  (
	.Q(\mem[2] [32]),
	.D(rdata_s[29]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][31]  (
	.Q(\mem[2] [31]),
	.D(rdata_s[28]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][30]  (
	.Q(\mem[2] [30]),
	.D(rdata_s[27]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][29]  (
	.Q(\mem[2] [29]),
	.D(rdata_s[26]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][28]  (
	.Q(\mem[2] [28]),
	.D(rdata_s[25]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][27]  (
	.Q(\mem[2] [27]),
	.D(rdata_s[24]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][26]  (
	.Q(\mem[2] [26]),
	.D(rdata_s[23]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][25]  (
	.Q(\mem[2] [25]),
	.D(rdata_s[22]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][24]  (
	.Q(\mem[2] [24]),
	.D(rdata_s[21]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][23]  (
	.Q(\mem[2] [23]),
	.D(rdata_s[20]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][22]  (
	.Q(\mem[2] [22]),
	.D(rdata_s[19]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][21]  (
	.Q(\mem[2] [21]),
	.D(rdata_s[18]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][20]  (
	.Q(\mem[2] [20]),
	.D(rdata_s[17]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][19]  (
	.Q(\mem[2] [19]),
	.D(rdata_s[16]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][18]  (
	.Q(\mem[2] [18]),
	.D(rdata_s[15]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][17]  (
	.Q(\mem[2] [17]),
	.D(rdata_s[14]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][16]  (
	.Q(\mem[2] [16]),
	.D(rdata_s[13]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][15]  (
	.Q(\mem[2] [15]),
	.D(rdata_s[12]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][14]  (
	.Q(\mem[2] [14]),
	.D(rdata_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][13]  (
	.Q(\mem[2] [13]),
	.D(rdata_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][12]  (
	.Q(\mem[2] [12]),
	.D(rdata_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][11]  (
	.Q(\mem[2] [11]),
	.D(rdata_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][10]  (
	.Q(\mem[2] [10]),
	.D(rdata_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][9]  (
	.Q(\mem[2] [9]),
	.D(rdata_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][8]  (
	.Q(\mem[2] [8]),
	.D(rdata_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][7]  (
	.Q(\mem[2] [7]),
	.D(rdata_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][6]  (
	.Q(\mem[2] [6]),
	.D(rdata_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][5]  (
	.Q(\mem[2] [5]),
	.D(rdata_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][4]  (
	.Q(\mem[2] [4]),
	.D(rdata_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][3]  (
	.Q(\mem[2] [3]),
	.D(rdata_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][2]  (
	.Q(\mem[2] [2]),
	.D(rresp_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][1]  (
	.Q(\mem[2] [1]),
	.D(rresp_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][0]  (
	.Q(\mem[2] [0]),
	.D(rlast_s),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][78]  (
	.Q(\mem[3] [78]),
	.D(rid_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][77]  (
	.Q(\mem[3] [77]),
	.D(rid_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][76]  (
	.Q(\mem[3] [76]),
	.D(rid_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][75]  (
	.Q(\mem[3] [75]),
	.D(rid_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][74]  (
	.Q(\mem[3] [74]),
	.D(rid_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][73]  (
	.Q(\mem[3] [73]),
	.D(rid_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][72]  (
	.Q(\mem[3] [72]),
	.D(rid_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][71]  (
	.Q(\mem[3] [71]),
	.D(rid_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][70]  (
	.Q(\mem[3] [70]),
	.D(rid_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][69]  (
	.Q(\mem[3] [69]),
	.D(rid_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][68]  (
	.Q(\mem[3] [68]),
	.D(rid_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][67]  (
	.Q(\mem[3] [67]),
	.D(rid_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][66]  (
	.Q(\mem[3] [66]),
	.D(rdata_s[63]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][65]  (
	.Q(\mem[3] [65]),
	.D(rdata_s[62]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][64]  (
	.Q(\mem[3] [64]),
	.D(rdata_s[61]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][63]  (
	.Q(\mem[3] [63]),
	.D(rdata_s[60]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][62]  (
	.Q(\mem[3] [62]),
	.D(rdata_s[59]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][61]  (
	.Q(\mem[3] [61]),
	.D(rdata_s[58]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][60]  (
	.Q(\mem[3] [60]),
	.D(rdata_s[57]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][59]  (
	.Q(\mem[3] [59]),
	.D(rdata_s[56]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][58]  (
	.Q(\mem[3] [58]),
	.D(rdata_s[55]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][57]  (
	.Q(\mem[3] [57]),
	.D(rdata_s[54]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][56]  (
	.Q(\mem[3] [56]),
	.D(rdata_s[53]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][55]  (
	.Q(\mem[3] [55]),
	.D(rdata_s[52]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][54]  (
	.Q(\mem[3] [54]),
	.D(rdata_s[51]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][53]  (
	.Q(\mem[3] [53]),
	.D(rdata_s[50]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][52]  (
	.Q(\mem[3] [52]),
	.D(rdata_s[49]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][51]  (
	.Q(\mem[3] [51]),
	.D(rdata_s[48]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][50]  (
	.Q(\mem[3] [50]),
	.D(rdata_s[47]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][49]  (
	.Q(\mem[3] [49]),
	.D(rdata_s[46]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][48]  (
	.Q(\mem[3] [48]),
	.D(rdata_s[45]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][47]  (
	.Q(\mem[3] [47]),
	.D(rdata_s[44]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][46]  (
	.Q(\mem[3] [46]),
	.D(rdata_s[43]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][45]  (
	.Q(\mem[3] [45]),
	.D(rdata_s[42]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][44]  (
	.Q(\mem[3] [44]),
	.D(rdata_s[41]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][43]  (
	.Q(\mem[3] [43]),
	.D(rdata_s[40]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][42]  (
	.Q(\mem[3] [42]),
	.D(rdata_s[39]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][41]  (
	.Q(\mem[3] [41]),
	.D(rdata_s[38]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][40]  (
	.Q(\mem[3] [40]),
	.D(rdata_s[37]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][39]  (
	.Q(\mem[3] [39]),
	.D(rdata_s[36]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][38]  (
	.Q(\mem[3] [38]),
	.D(rdata_s[35]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][37]  (
	.Q(\mem[3] [37]),
	.D(rdata_s[34]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][36]  (
	.Q(\mem[3] [36]),
	.D(rdata_s[33]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][35]  (
	.Q(\mem[3] [35]),
	.D(rdata_s[32]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][34]  (
	.Q(\mem[3] [34]),
	.D(rdata_s[31]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][33]  (
	.Q(\mem[3] [33]),
	.D(rdata_s[30]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][32]  (
	.Q(\mem[3] [32]),
	.D(rdata_s[29]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][31]  (
	.Q(\mem[3] [31]),
	.D(rdata_s[28]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][30]  (
	.Q(\mem[3] [30]),
	.D(rdata_s[27]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][29]  (
	.Q(\mem[3] [29]),
	.D(rdata_s[26]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][28]  (
	.Q(\mem[3] [28]),
	.D(rdata_s[25]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][27]  (
	.Q(\mem[3] [27]),
	.D(rdata_s[24]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][26]  (
	.Q(\mem[3] [26]),
	.D(rdata_s[23]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][25]  (
	.Q(\mem[3] [25]),
	.D(rdata_s[22]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][24]  (
	.Q(\mem[3] [24]),
	.D(rdata_s[21]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][23]  (
	.Q(\mem[3] [23]),
	.D(rdata_s[20]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][22]  (
	.Q(\mem[3] [22]),
	.D(rdata_s[19]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][21]  (
	.Q(\mem[3] [21]),
	.D(rdata_s[18]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][20]  (
	.Q(\mem[3] [20]),
	.D(rdata_s[17]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][19]  (
	.Q(\mem[3] [19]),
	.D(rdata_s[16]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][18]  (
	.Q(\mem[3] [18]),
	.D(rdata_s[15]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][17]  (
	.Q(\mem[3] [17]),
	.D(rdata_s[14]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][16]  (
	.Q(\mem[3] [16]),
	.D(rdata_s[13]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][15]  (
	.Q(\mem[3] [15]),
	.D(rdata_s[12]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][14]  (
	.Q(\mem[3] [14]),
	.D(rdata_s[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][13]  (
	.Q(\mem[3] [13]),
	.D(rdata_s[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][12]  (
	.Q(\mem[3] [12]),
	.D(rdata_s[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][11]  (
	.Q(\mem[3] [11]),
	.D(rdata_s[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][10]  (
	.Q(\mem[3] [10]),
	.D(rdata_s[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][9]  (
	.Q(\mem[3] [9]),
	.D(rdata_s[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][8]  (
	.Q(\mem[3] [8]),
	.D(rdata_s[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][7]  (
	.Q(\mem[3] [7]),
	.D(rdata_s[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][6]  (
	.Q(\mem[3] [6]),
	.D(rdata_s[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][5]  (
	.Q(\mem[3] [5]),
	.D(rdata_s[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][4]  (
	.Q(\mem[3] [4]),
	.D(rdata_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][3]  (
	.Q(\mem[3] [3]),
	.D(rdata_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][2]  (
	.Q(\mem[3] [2]),
	.D(rresp_s[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][1]  (
	.Q(\mem[3] [1]),
	.D(rresp_s[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][0]  (
	.Q(\mem[3]_Z [0]),
	.D(rlast_s),
	.C(aclk_s),
	.CLR(aresetn_s_i),
	.CE(\mem[3]_0_sqmuxa )
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000307" *)  LUT3 \mem[2]_RNIBELN_lut6_2_o6[6]  (
	.I0(\mem[0] [6]),
	.I1(\mem[2] [6]),
	.I2(rd_addr_int_0),
	.O(N_1045)
);
defparam \mem[2]_RNIBELN_lut6_2_o6[6] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000307" *)  LUT3 \mem[2]_RNIBELN_lut6_2_o5[6]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [1]),
	.I2(\mem[2] [1]),
	.O(N_1040)
);
defparam \mem[2]_RNIBELN_lut6_2_o5[6] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000308" *)  LUT3 \mem[2]_RNIFILN_lut6_2_o6[8]  (
	.I0(\mem[0] [8]),
	.I1(\mem[2] [8]),
	.I2(rd_addr_int_0),
	.O(N_1047)
);
defparam \mem[2]_RNIFILN_lut6_2_o6[8] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000308" *)  LUT3 \mem[2]_RNIFILN_lut6_2_o5[8]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [5]),
	.I2(\mem[2] [5]),
	.O(N_1044)
);
defparam \mem[2]_RNIFILN_lut6_2_o5[8] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000309" *)  LUT3 \mem[2]_RNI5VSG_lut6_2_o6[12]  (
	.I0(\mem[0] [12]),
	.I1(\mem[2] [12]),
	.I2(rd_addr_int_0),
	.O(N_1051)
);
defparam \mem[2]_RNI5VSG_lut6_2_o6[12] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000309" *)  LUT3 \mem[2]_RNI5VSG_lut6_2_o5[12]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [9]),
	.I2(\mem[2] [9]),
	.O(N_1048)
);
defparam \mem[2]_RNI5VSG_lut6_2_o5[12] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000310" *)  LUT3 \mem[2]_RNI71TG_lut6_2_o6[13]  (
	.I0(\mem[0] [13]),
	.I1(\mem[2] [13]),
	.I2(rd_addr_int_0),
	.O(N_1052)
);
defparam \mem[2]_RNI71TG_lut6_2_o6[13] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000310" *)  LUT3 \mem[2]_RNI71TG_lut6_2_o5[13]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [10]),
	.I2(\mem[2] [10]),
	.O(N_1049)
);
defparam \mem[2]_RNI71TG_lut6_2_o5[13] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000311" *)  LUT3 \mem[2]_RNID7TG_lut6_2_o6[16]  (
	.I0(\mem[0] [16]),
	.I1(\mem[2] [16]),
	.I2(rd_addr_int_0),
	.O(N_1055)
);
defparam \mem[2]_RNID7TG_lut6_2_o6[16] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000311" *)  LUT3 \mem[2]_RNID7TG_lut6_2_o5[16]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [14]),
	.I2(\mem[2] [14]),
	.O(N_1053)
);
defparam \mem[2]_RNID7TG_lut6_2_o5[16] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000312" *)  LUT3 \mem[2]_RNIF9TG_lut6_2_o6[17]  (
	.I0(\mem[0] [17]),
	.I1(\mem[2] [17]),
	.I2(rd_addr_int_0),
	.O(N_1056)
);
defparam \mem[2]_RNIF9TG_lut6_2_o6[17] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000312" *)  LUT3 \mem[2]_RNIF9TG_lut6_2_o5[17]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [15]),
	.I2(\mem[2] [15]),
	.O(N_1054)
);
defparam \mem[2]_RNIF9TG_lut6_2_o5[17] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000313" *)  LUT3 \mem[2]_RNI51VG_lut6_2_o6[21]  (
	.I0(\mem[0] [21]),
	.I1(\mem[2] [21]),
	.I2(rd_addr_int_0),
	.O(N_1060)
);
defparam \mem[2]_RNI51VG_lut6_2_o6[21] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000313" *)  LUT3 \mem[2]_RNI51VG_lut6_2_o5[21]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [18]),
	.I2(\mem[2] [18]),
	.O(N_1057)
);
defparam \mem[2]_RNI51VG_lut6_2_o5[21] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000314" *)  LUT3 \mem[2]_RNI73VG_lut6_2_o6[22]  (
	.I0(\mem[0] [22]),
	.I1(\mem[2] [22]),
	.I2(rd_addr_int_0),
	.O(N_1061)
);
defparam \mem[2]_RNI73VG_lut6_2_o6[22] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000314" *)  LUT3 \mem[2]_RNI73VG_lut6_2_o5[22]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [19]),
	.I2(\mem[2] [19]),
	.O(N_1058)
);
defparam \mem[2]_RNI73VG_lut6_2_o5[22] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000315" *)  LUT3 \mem[2]_RNI95VG_lut6_2_o6[23]  (
	.I0(\mem[0] [23]),
	.I1(\mem[2] [23]),
	.I2(rd_addr_int_0),
	.O(N_1062)
);
defparam \mem[2]_RNI95VG_lut6_2_o6[23] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000315" *)  LUT3 \mem[2]_RNI95VG_lut6_2_o5[23]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [2]),
	.I2(\mem[2] [2]),
	.O(N_1041)
);
defparam \mem[2]_RNI95VG_lut6_2_o5[23] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000316" *)  LUT3 \mem[2]_RNID9VG_lut6_2_o6[25]  (
	.I0(\mem[0] [25]),
	.I1(\mem[2] [25]),
	.I2(rd_addr_int_0),
	.O(N_1064)
);
defparam \mem[2]_RNID9VG_lut6_2_o6[25] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000316" *)  LUT3 \mem[2]_RNID9VG_lut6_2_o5[25]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [20]),
	.I2(\mem[2] [20]),
	.O(N_1059)
);
defparam \mem[2]_RNID9VG_lut6_2_o5[25] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000317" *)  LUT3 \mem[2]_RNIJFVG_lut6_2_o6[28]  (
	.I0(\mem[0] [28]),
	.I1(\mem[2] [28]),
	.I2(rd_addr_int_0),
	.O(N_1067)
);
defparam \mem[2]_RNIJFVG_lut6_2_o6[28] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000317" *)  LUT3 \mem[2]_RNIJFVG_lut6_2_o5[28]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [24]),
	.I2(\mem[2] [24]),
	.O(N_1063)
);
defparam \mem[2]_RNIJFVG_lut6_2_o5[28] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000318" *)  LUT3 \mem[2]_RNIB91H_lut6_2_o6[33]  (
	.I0(\mem[0] [33]),
	.I1(\mem[2] [33]),
	.I2(rd_addr_int_0),
	.O(N_1072)
);
defparam \mem[2]_RNIB91H_lut6_2_o6[33] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000318" *)  LUT3 \mem[2]_RNIB91H_lut6_2_o5[33]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [29]),
	.I2(\mem[2] [29]),
	.O(N_1068)
);
defparam \mem[2]_RNIB91H_lut6_2_o5[33] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000319" *)  LUT3 \mem[2]_RNIDB1H_lut6_2_o6[34]  (
	.I0(\mem[0] [34]),
	.I1(\mem[2] [34]),
	.I2(rd_addr_int_0),
	.O(N_1073)
);
defparam \mem[2]_RNIDB1H_lut6_2_o6[34] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000319" *)  LUT3 \mem[2]_RNIDB1H_lut6_2_o5[34]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [31]),
	.I2(\mem[2] [31]),
	.O(N_1070)
);
defparam \mem[2]_RNIDB1H_lut6_2_o5[34] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000320" *)  LUT3 \mem[2]_RNIFD1H_lut6_2_o6[35]  (
	.I0(\mem[0] [35]),
	.I1(\mem[2] [35]),
	.I2(rd_addr_int_0),
	.O(N_1074)
);
defparam \mem[2]_RNIFD1H_lut6_2_o6[35] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000320" *)  LUT3 \mem[2]_RNIFD1H_lut6_2_o5[35]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [32]),
	.I2(\mem[2] [32]),
	.O(N_1071)
);
defparam \mem[2]_RNIFD1H_lut6_2_o5[35] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000321" *)  LUT3 \mem[2]_RNIHF1H_lut6_2_o6[36]  (
	.I0(\mem[0] [36]),
	.I1(\mem[2] [36]),
	.I2(rd_addr_int_0),
	.O(N_1075)
);
defparam \mem[2]_RNIHF1H_lut6_2_o6[36] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000321" *)  LUT3 \mem[2]_RNIHF1H_lut6_2_o5[36]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [30]),
	.I2(\mem[2] [30]),
	.O(N_1069)
);
defparam \mem[2]_RNIHF1H_lut6_2_o5[36] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000322" *)  LUT3 \mem[2]_RNI773H_lut6_2_o6[40]  (
	.I0(\mem[0] [40]),
	.I1(\mem[2] [40]),
	.I2(rd_addr_int_0),
	.O(N_1079)
);
defparam \mem[2]_RNI773H_lut6_2_o6[40] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000322" *)  LUT3 \mem[2]_RNI773H_lut6_2_o5[40]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [37]),
	.I2(\mem[2] [37]),
	.O(N_1076)
);
defparam \mem[2]_RNI773H_lut6_2_o5[40] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000323" *)  LUT3 \mem[2]_RNIBB3H_lut6_2_o6[42]  (
	.I0(\mem[0] [42]),
	.I1(\mem[2] [42]),
	.I2(rd_addr_int_0),
	.O(N_1081)
);
defparam \mem[2]_RNIBB3H_lut6_2_o6[42] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000323" *)  LUT3 \mem[2]_RNIBB3H_lut6_2_o5[42]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [38]),
	.I2(\mem[2] [38]),
	.O(N_1077)
);
defparam \mem[2]_RNIBB3H_lut6_2_o5[42] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000324" *)  LUT3 \mem[2]_RNIDD3H_lut6_2_o6[43]  (
	.I0(\mem[0] [43]),
	.I1(\mem[2] [43]),
	.I2(rd_addr_int_0),
	.O(N_1082)
);
defparam \mem[2]_RNIDD3H_lut6_2_o6[43] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000324" *)  LUT3 \mem[2]_RNIDD3H_lut6_2_o5[43]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [39]),
	.I2(\mem[2] [39]),
	.O(N_1078)
);
defparam \mem[2]_RNIDD3H_lut6_2_o5[43] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000325" *)  LUT3 \mem[2]_RNIHH3H_lut6_2_o6[45]  (
	.I0(\mem[0] [45]),
	.I1(\mem[2] [45]),
	.I2(rd_addr_int_0),
	.O(N_1084)
);
defparam \mem[2]_RNIHH3H_lut6_2_o6[45] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000325" *)  LUT3 \mem[2]_RNIHH3H_lut6_2_o5[45]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [41]),
	.I2(\mem[2] [41]),
	.O(N_1080)
);
defparam \mem[2]_RNIHH3H_lut6_2_o5[45] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000326" *)  LUT3 \mem[2]_RNILL3H_lut6_2_o6[47]  (
	.I0(\mem[0] [47]),
	.I1(\mem[2] [47]),
	.I2(rd_addr_int_0),
	.O(N_1086)
);
defparam \mem[2]_RNILL3H_lut6_2_o6[47] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000326" *)  LUT3 \mem[2]_RNILL3H_lut6_2_o5[47]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [44]),
	.I2(\mem[2] [44]),
	.O(N_1083)
);
defparam \mem[2]_RNILL3H_lut6_2_o5[47] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000327" *)  LUT3 \mem[2]_RNINN3H_lut6_2_o6[48]  (
	.I0(\mem[0] [48]),
	.I1(\mem[2] [48]),
	.I2(rd_addr_int_0),
	.O(N_1087)
);
defparam \mem[2]_RNINN3H_lut6_2_o6[48] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000327" *)  LUT3 \mem[2]_RNINN3H_lut6_2_o5[48]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [46]),
	.I2(\mem[2] [46]),
	.O(N_1085)
);
defparam \mem[2]_RNINN3H_lut6_2_o5[48] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000328" *)  LUT3 \mem[2]_RNIDF5H_lut6_2_o6[52]  (
	.I0(\mem[0] [52]),
	.I1(\mem[2] [52]),
	.I2(rd_addr_int_0),
	.O(N_1091)
);
defparam \mem[2]_RNIDF5H_lut6_2_o6[52] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000328" *)  LUT3 \mem[2]_RNIDF5H_lut6_2_o5[52]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [49]),
	.I2(\mem[2] [49]),
	.O(N_1088)
);
defparam \mem[2]_RNIDF5H_lut6_2_o5[52] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000329" *)  LUT3 \mem[2]_RNIFH5H_lut6_2_o6[53]  (
	.I0(\mem[0] [53]),
	.I1(\mem[2] [53]),
	.I2(rd_addr_int_0),
	.O(N_1092)
);
defparam \mem[2]_RNIFH5H_lut6_2_o6[53] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000329" *)  LUT3 \mem[2]_RNIFH5H_lut6_2_o5[53]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [50]),
	.I2(\mem[2] [50]),
	.O(N_1089)
);
defparam \mem[2]_RNIFH5H_lut6_2_o5[53] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000330" *)  LUT3 \mem[2]_RNILN5H_lut6_2_o6[56]  (
	.I0(\mem[0] [56]),
	.I1(\mem[2] [56]),
	.I2(rd_addr_int_0),
	.O(N_1095)
);
defparam \mem[2]_RNILN5H_lut6_2_o6[56] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000330" *)  LUT3 \mem[2]_RNILN5H_lut6_2_o5[56]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [3]),
	.I2(\mem[2] [3]),
	.O(N_1042)
);
defparam \mem[2]_RNILN5H_lut6_2_o5[56] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000331" *)  LUT3 \mem[2]_RNINP5H_lut6_2_o6[57]  (
	.I0(\mem[0] [57]),
	.I1(\mem[2] [57]),
	.I2(rd_addr_int_0),
	.O(N_1096)
);
defparam \mem[2]_RNINP5H_lut6_2_o6[57] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000331" *)  LUT3 \mem[2]_RNINP5H_lut6_2_o5[57]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [54]),
	.I2(\mem[2] [54]),
	.O(N_1093)
);
defparam \mem[2]_RNINP5H_lut6_2_o5[57] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000332" *)  LUT3 \mem[2]_RNIPR5H_lut6_2_o6[58]  (
	.I0(\mem[0] [58]),
	.I1(\mem[2] [58]),
	.I2(rd_addr_int_0),
	.O(N_1097)
);
defparam \mem[2]_RNIPR5H_lut6_2_o6[58] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000332" *)  LUT3 \mem[2]_RNIPR5H_lut6_2_o5[58]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [55]),
	.I2(\mem[2] [55]),
	.O(N_1094)
);
defparam \mem[2]_RNIPR5H_lut6_2_o5[58] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000333" *)  LUT3 \mem[2]_RNIFJ7H_lut6_2_o6[62]  (
	.I0(\mem[0] [62]),
	.I1(\mem[2] [62]),
	.I2(rd_addr_int_0),
	.O(N_1101)
);
defparam \mem[2]_RNIFJ7H_lut6_2_o6[62] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000333" *)  LUT3 \mem[2]_RNIFJ7H_lut6_2_o5[62]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [60]),
	.I2(\mem[2] [60]),
	.O(N_1099)
);
defparam \mem[2]_RNIFJ7H_lut6_2_o5[62] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000334" *)  LUT3 \mem[2]_RNIHL7H_lut6_2_o6[63]  (
	.I0(\mem[0] [63]),
	.I1(\mem[2] [63]),
	.I2(rd_addr_int_0),
	.O(N_1102)
);
defparam \mem[2]_RNIHL7H_lut6_2_o6[63] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000334" *)  LUT3 \mem[2]_RNIHL7H_lut6_2_o5[63]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [61]),
	.I2(\mem[2] [61]),
	.O(N_1100)
);
defparam \mem[2]_RNIHL7H_lut6_2_o5[63] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000335" *)  LUT3 \mem[2]_RNINR7H_lut6_2_o6[66]  (
	.I0(\mem[0] [66]),
	.I1(\mem[2] [66]),
	.I2(rd_addr_int_0),
	.O(N_1105)
);
defparam \mem[2]_RNINR7H_lut6_2_o6[66] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000335" *)  LUT3 \mem[2]_RNINR7H_lut6_2_o5[66]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [64]),
	.I2(\mem[2] [64]),
	.O(N_1103)
);
defparam \mem[2]_RNINR7H_lut6_2_o5[66] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000336" *)  LUT3 \mem[2]_RNIPT7H_lut6_2_o6[67]  (
	.I0(\mem[0] [67]),
	.I1(\mem[2] [67]),
	.I2(rd_addr_int_0),
	.O(N_1106)
);
defparam \mem[2]_RNIPT7H_lut6_2_o6[67] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000336" *)  LUT3 \mem[2]_RNIPT7H_lut6_2_o5[67]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [65]),
	.I2(\mem[2] [65]),
	.O(N_1104)
);
defparam \mem[2]_RNIPT7H_lut6_2_o5[67] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000337" *)  LUT3 \mem[2]_RNIRV7H_lut6_2_o6[68]  (
	.I0(\mem[0] [68]),
	.I1(\mem[2] [68]),
	.I2(rd_addr_int_0),
	.O(N_1107)
);
defparam \mem[2]_RNIRV7H_lut6_2_o6[68] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000337" *)  LUT3 \mem[2]_RNIRV7H_lut6_2_o5[68]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [51]),
	.I2(\mem[2] [51]),
	.O(N_1090)
);
defparam \mem[2]_RNIRV7H_lut6_2_o5[68] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000338" *)  LUT3 \mem[2]_RNIDJ9H_lut6_2_o6[70]  (
	.I0(\mem[0] [70]),
	.I1(\mem[2] [70]),
	.I2(rd_addr_int_0),
	.O(N_1109)
);
defparam \mem[2]_RNIDJ9H_lut6_2_o6[70] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000338" *)  LUT3 \mem[2]_RNIDJ9H_lut6_2_o5[70]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [59]),
	.I2(\mem[2] [59]),
	.O(N_1098)
);
defparam \mem[2]_RNIDJ9H_lut6_2_o5[70] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000339" *)  LUT3 \mem[2]_RNIFL9H_lut6_2_o6[71]  (
	.I0(\mem[0] [71]),
	.I1(\mem[2] [71]),
	.I2(rd_addr_int_0),
	.O(N_1110)
);
defparam \mem[2]_RNIFL9H_lut6_2_o6[71] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000339" *)  LUT3 \mem[2]_RNIFL9H_lut6_2_o5[71]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [11]),
	.I2(\mem[2] [11]),
	.O(N_1050)
);
defparam \mem[2]_RNIFL9H_lut6_2_o5[71] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000340" *)  LUT3 \mem[2]_RNIJP9H_lut6_2_o6[73]  (
	.I0(\mem[0] [73]),
	.I1(\mem[2] [73]),
	.I2(rd_addr_int_0),
	.O(N_1112)
);
defparam \mem[2]_RNIJP9H_lut6_2_o6[73] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000340" *)  LUT3 \mem[2]_RNIJP9H_lut6_2_o5[73]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [69]),
	.I2(\mem[2] [69]),
	.O(N_1108)
);
defparam \mem[2]_RNIJP9H_lut6_2_o5[73] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000341" *)  LUT3 \mem[2]_RNILR9H_lut6_2_o6[74]  (
	.I0(\mem[0] [74]),
	.I1(\mem[2] [74]),
	.I2(rd_addr_int_0),
	.O(N_1113)
);
defparam \mem[2]_RNILR9H_lut6_2_o6[74] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000341" *)  LUT3 \mem[2]_RNILR9H_lut6_2_o5[74]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [72]),
	.I2(\mem[2] [72]),
	.O(N_1111)
);
defparam \mem[2]_RNILR9H_lut6_2_o5[74] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000342" *)  LUT3 \mem[2]_RNINT9H_lut6_2_o6[75]  (
	.I0(\mem[0] [75]),
	.I1(\mem[2] [75]),
	.I2(rd_addr_int_0),
	.O(N_1114)
);
defparam \mem[2]_RNINT9H_lut6_2_o6[75] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000342" *)  LUT3 \mem[2]_RNINT9H_lut6_2_o5[75]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [7]),
	.I2(\mem[2] [7]),
	.O(N_1046)
);
defparam \mem[2]_RNINT9H_lut6_2_o5[75] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000343" *)  LUT3 \mem[2]_RNIR1AH_lut6_2_o6[77]  (
	.I0(\mem[0] [77]),
	.I1(\mem[2] [77]),
	.I2(rd_addr_int_0),
	.O(N_1116)
);
defparam \mem[2]_RNIR1AH_lut6_2_o6[77] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000343" *)  LUT3 \mem[2]_RNIR1AH_lut6_2_o5[77]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [27]),
	.I2(\mem[2] [27]),
	.O(N_1066)
);
defparam \mem[2]_RNIR1AH_lut6_2_o5[77] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000344" *)  LUT3 \mem[2]_RNIT3AH_lut6_2_o6[78]  (
	.I0(\mem[0] [78]),
	.I1(\mem[2] [78]),
	.I2(rd_addr_int_0),
	.O(N_1117)
);
defparam \mem[2]_RNIT3AH_lut6_2_o6[78] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000344" *)  LUT3 \mem[2]_RNIT3AH_lut6_2_o5[78]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [26]),
	.I2(\mem[2] [26]),
	.O(N_1065)
);
defparam \mem[2]_RNIT3AH_lut6_2_o5[78] .INIT=8'hE4;
endmodule /* oursring_asyc_DW_axi_x2x_bcm57_79s_4s_0s_2s_18446744073709551615s */

module oursring_asyc_DW_axi_x2x_bcm66_Z5 (
  rid_s,
  rdata_s,
  rresp_s,
  rresp_m,
  rdata_m,
  rid_m,
  rlast_m,
  rlast_s,
  rready_s,
  aresetn_s_i,
  aclk_s,
  rvalid_s,
  aresetn_m_i,
  aclk_m,
  rready_m,
  rvalid_m
)
;
input [11:0] rid_s ;
input [63:0] rdata_s ;
input [1:0] rresp_s ;
output [1:0] rresp_m ;
output [63:0] rdata_m ;
output [11:0] rid_m ;
output rlast_m ;
input rlast_s ;
output rready_s ;
input aresetn_s_i ;
input aclk_s ;
input rvalid_s ;
input aresetn_m_i ;
input aclk_m ;
input rready_m ;
output rvalid_m ;
wire rlast_m ;
wire rlast_s ;
wire rready_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire rvalid_s ;
wire aresetn_m_i ;
wire aclk_m ;
wire rready_m ;
wire rvalid_m ;
wire [78:1] \mem[1] ;
wire [78:1] \mem[3] ;
wire [1:0] rd_addr_int;
wire [1:0] rd_addr_int_fast;
wire [1:0] count_int_fast;
wire N_1114 ;
wire N_1115 ;
wire N_1116 ;
wire N_1117 ;
wire N_1113 ;
wire N_1112 ;
wire N_1111 ;
wire N_1110 ;
wire N_1109 ;
wire N_1108 ;
wire N_1107 ;
wire N_1106 ;
wire N_1105 ;
wire N_1104 ;
wire N_1103 ;
wire N_1102 ;
wire N_1101 ;
wire N_1100 ;
wire N_1099 ;
wire N_1098 ;
wire N_1097 ;
wire N_1096 ;
wire N_1095 ;
wire N_1094 ;
wire N_1093 ;
wire N_1092 ;
wire N_1091 ;
wire N_1090 ;
wire N_1089 ;
wire N_1088 ;
wire N_1087 ;
wire N_1086 ;
wire N_1085 ;
wire N_1084 ;
wire N_1083 ;
wire N_1082 ;
wire N_1081 ;
wire N_1080 ;
wire N_1079 ;
wire N_1078 ;
wire N_1077 ;
wire N_1076 ;
wire N_1075 ;
wire N_1074 ;
wire N_1073 ;
wire N_1072 ;
wire N_1071 ;
wire N_1070 ;
wire N_1069 ;
wire N_1068 ;
wire N_1067 ;
wire N_1066 ;
wire N_1065 ;
wire N_1064 ;
wire N_1063 ;
wire N_1062 ;
wire N_1061 ;
wire N_1060 ;
wire N_1059 ;
wire N_1058 ;
wire N_1057 ;
wire N_1056 ;
wire N_1055 ;
wire N_1054 ;
wire N_1053 ;
wire N_1052 ;
wire N_1051 ;
wire N_1050 ;
wire N_1049 ;
wire N_1048 ;
wire N_1047 ;
wire N_1046 ;
wire N_1045 ;
wire N_1044 ;
wire N_1043 ;
wire N_1042 ;
wire N_1041 ;
wire N_1040 ;
wire rd_addr_int_0_rep1 ;
wire full_int_fast ;
wire \mem[3]_0_sqmuxa  ;
wire GND ;
wire VCC ;
// @42:198
  LUT6 \data_out[75]  (
	.I0(N_1114),
	.I1(\mem[1] [75]),
	.I2(\mem[3] [75]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[8])
);
defparam \data_out[75] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[76]  (
	.I0(N_1115),
	.I1(\mem[1] [76]),
	.I2(\mem[3] [76]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[9])
);
defparam \data_out[76] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[77]  (
	.I0(N_1116),
	.I1(\mem[1] [77]),
	.I2(\mem[3] [77]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[10])
);
defparam \data_out[77] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[78]  (
	.I0(N_1117),
	.I1(\mem[1] [78]),
	.I2(\mem[3] [78]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[11])
);
defparam \data_out[78] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[74]  (
	.I0(N_1113),
	.I1(\mem[1] [74]),
	.I2(\mem[3] [74]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[7])
);
defparam \data_out[74] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[73]  (
	.I0(N_1112),
	.I1(\mem[1] [73]),
	.I2(\mem[3] [73]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[6])
);
defparam \data_out[73] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[72]  (
	.I0(N_1111),
	.I1(\mem[1] [72]),
	.I2(\mem[3] [72]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[5])
);
defparam \data_out[72] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[71]  (
	.I0(N_1110),
	.I1(\mem[1] [71]),
	.I2(\mem[3] [71]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[4])
);
defparam \data_out[71] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[70]  (
	.I0(N_1109),
	.I1(\mem[1] [70]),
	.I2(\mem[3] [70]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[3])
);
defparam \data_out[70] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[69]  (
	.I0(N_1108),
	.I1(\mem[1] [69]),
	.I2(\mem[3] [69]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[2])
);
defparam \data_out[69] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[68]  (
	.I0(N_1107),
	.I1(\mem[1] [68]),
	.I2(\mem[3] [68]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[1])
);
defparam \data_out[68] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[67]  (
	.I0(N_1106),
	.I1(\mem[1] [67]),
	.I2(\mem[3] [67]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rid_m[0])
);
defparam \data_out[67] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[66]  (
	.I0(N_1105),
	.I1(\mem[1] [66]),
	.I2(\mem[3] [66]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[63])
);
defparam \data_out[66] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[65]  (
	.I0(N_1104),
	.I1(\mem[1] [65]),
	.I2(\mem[3] [65]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[62])
);
defparam \data_out[65] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[64]  (
	.I0(N_1103),
	.I1(\mem[1] [64]),
	.I2(\mem[3] [64]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[61])
);
defparam \data_out[64] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[63]  (
	.I0(N_1102),
	.I1(\mem[1] [63]),
	.I2(\mem[3] [63]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[60])
);
defparam \data_out[63] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[62]  (
	.I0(N_1101),
	.I1(\mem[1] [62]),
	.I2(\mem[3] [62]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[59])
);
defparam \data_out[62] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[61]  (
	.I0(N_1100),
	.I1(\mem[1] [61]),
	.I2(\mem[3] [61]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[58])
);
defparam \data_out[61] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[60]  (
	.I0(N_1099),
	.I1(\mem[1] [60]),
	.I2(\mem[3] [60]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[57])
);
defparam \data_out[60] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[59]  (
	.I0(N_1098),
	.I1(\mem[1] [59]),
	.I2(\mem[3] [59]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[56])
);
defparam \data_out[59] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[58]  (
	.I0(N_1097),
	.I1(\mem[1] [58]),
	.I2(\mem[3] [58]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[55])
);
defparam \data_out[58] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[57]  (
	.I0(N_1096),
	.I1(\mem[1] [57]),
	.I2(\mem[3] [57]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[54])
);
defparam \data_out[57] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[56]  (
	.I0(N_1095),
	.I1(\mem[1] [56]),
	.I2(\mem[3] [56]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[53])
);
defparam \data_out[56] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[55]  (
	.I0(N_1094),
	.I1(\mem[1] [55]),
	.I2(\mem[3] [55]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[52])
);
defparam \data_out[55] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[54]  (
	.I0(N_1093),
	.I1(\mem[1] [54]),
	.I2(\mem[3] [54]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[51])
);
defparam \data_out[54] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[53]  (
	.I0(N_1092),
	.I1(\mem[1] [53]),
	.I2(\mem[3] [53]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[50])
);
defparam \data_out[53] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[52]  (
	.I0(N_1091),
	.I1(\mem[1] [52]),
	.I2(\mem[3] [52]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[49])
);
defparam \data_out[52] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[51]  (
	.I0(N_1090),
	.I1(\mem[1] [51]),
	.I2(\mem[3] [51]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[48])
);
defparam \data_out[51] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[50]  (
	.I0(N_1089),
	.I1(\mem[1] [50]),
	.I2(\mem[3] [50]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[47])
);
defparam \data_out[50] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[49]  (
	.I0(N_1088),
	.I1(\mem[1] [49]),
	.I2(\mem[3] [49]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[46])
);
defparam \data_out[49] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[48]  (
	.I0(N_1087),
	.I1(\mem[1] [48]),
	.I2(\mem[3] [48]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[45])
);
defparam \data_out[48] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[47]  (
	.I0(N_1086),
	.I1(\mem[1] [47]),
	.I2(\mem[3] [47]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[44])
);
defparam \data_out[47] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[46]  (
	.I0(N_1085),
	.I1(\mem[1] [46]),
	.I2(\mem[3] [46]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[43])
);
defparam \data_out[46] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[45]  (
	.I0(N_1084),
	.I1(\mem[1] [45]),
	.I2(\mem[3] [45]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[42])
);
defparam \data_out[45] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[44]  (
	.I0(N_1083),
	.I1(\mem[1] [44]),
	.I2(\mem[3] [44]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[41])
);
defparam \data_out[44] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[43]  (
	.I0(N_1082),
	.I1(\mem[1] [43]),
	.I2(\mem[3] [43]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[40])
);
defparam \data_out[43] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[42]  (
	.I0(N_1081),
	.I1(\mem[1] [42]),
	.I2(\mem[3] [42]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[39])
);
defparam \data_out[42] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[41]  (
	.I0(N_1080),
	.I1(\mem[1] [41]),
	.I2(\mem[3] [41]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[38])
);
defparam \data_out[41] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[40]  (
	.I0(N_1079),
	.I1(\mem[1] [40]),
	.I2(\mem[3] [40]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[37])
);
defparam \data_out[40] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[39]  (
	.I0(N_1078),
	.I1(\mem[1] [39]),
	.I2(\mem[3] [39]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[36])
);
defparam \data_out[39] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[38]  (
	.I0(N_1077),
	.I1(\mem[1] [38]),
	.I2(\mem[3] [38]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[35])
);
defparam \data_out[38] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[37]  (
	.I0(N_1076),
	.I1(\mem[1] [37]),
	.I2(\mem[3] [37]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[34])
);
defparam \data_out[37] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[36]  (
	.I0(N_1075),
	.I1(\mem[1] [36]),
	.I2(\mem[3] [36]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[33])
);
defparam \data_out[36] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[35]  (
	.I0(N_1074),
	.I1(\mem[1] [35]),
	.I2(\mem[3] [35]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[32])
);
defparam \data_out[35] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[34]  (
	.I0(N_1073),
	.I1(\mem[1] [34]),
	.I2(\mem[3] [34]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[31])
);
defparam \data_out[34] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[33]  (
	.I0(N_1072),
	.I1(\mem[1] [33]),
	.I2(\mem[3] [33]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[30])
);
defparam \data_out[33] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[32]  (
	.I0(N_1071),
	.I1(\mem[1] [32]),
	.I2(\mem[3] [32]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[29])
);
defparam \data_out[32] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[31]  (
	.I0(N_1070),
	.I1(\mem[1] [31]),
	.I2(\mem[3] [31]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[28])
);
defparam \data_out[31] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[30]  (
	.I0(N_1069),
	.I1(\mem[1] [30]),
	.I2(\mem[3] [30]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[27])
);
defparam \data_out[30] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[29]  (
	.I0(N_1068),
	.I1(\mem[1] [29]),
	.I2(\mem[3] [29]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[26])
);
defparam \data_out[29] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[28]  (
	.I0(N_1067),
	.I1(\mem[1] [28]),
	.I2(\mem[3] [28]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[25])
);
defparam \data_out[28] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[27]  (
	.I0(N_1066),
	.I1(\mem[1] [27]),
	.I2(\mem[3] [27]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[24])
);
defparam \data_out[27] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[26]  (
	.I0(N_1065),
	.I1(\mem[1] [26]),
	.I2(\mem[3] [26]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[23])
);
defparam \data_out[26] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[25]  (
	.I0(N_1064),
	.I1(\mem[1] [25]),
	.I2(\mem[3] [25]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[22])
);
defparam \data_out[25] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[24]  (
	.I0(N_1063),
	.I1(\mem[1] [24]),
	.I2(\mem[3] [24]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[21])
);
defparam \data_out[24] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[23]  (
	.I0(N_1062),
	.I1(\mem[1] [23]),
	.I2(\mem[3] [23]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[20])
);
defparam \data_out[23] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[22]  (
	.I0(N_1061),
	.I1(\mem[1] [22]),
	.I2(\mem[3] [22]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[19])
);
defparam \data_out[22] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[21]  (
	.I0(N_1060),
	.I1(\mem[1] [21]),
	.I2(\mem[3] [21]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[18])
);
defparam \data_out[21] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[20]  (
	.I0(N_1059),
	.I1(\mem[1] [20]),
	.I2(\mem[3] [20]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[17])
);
defparam \data_out[20] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[19]  (
	.I0(N_1058),
	.I1(\mem[1] [19]),
	.I2(\mem[3] [19]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[16])
);
defparam \data_out[19] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[18]  (
	.I0(N_1057),
	.I1(\mem[1] [18]),
	.I2(\mem[3] [18]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[15])
);
defparam \data_out[18] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[17]  (
	.I0(N_1056),
	.I1(\mem[1] [17]),
	.I2(\mem[3] [17]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[14])
);
defparam \data_out[17] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[16]  (
	.I0(N_1055),
	.I1(\mem[1] [16]),
	.I2(\mem[3] [16]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[13])
);
defparam \data_out[16] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[15]  (
	.I0(N_1054),
	.I1(\mem[1] [15]),
	.I2(\mem[3] [15]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[12])
);
defparam \data_out[15] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[14]  (
	.I0(N_1053),
	.I1(\mem[1] [14]),
	.I2(\mem[3] [14]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[11])
);
defparam \data_out[14] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[13]  (
	.I0(N_1052),
	.I1(\mem[1] [13]),
	.I2(\mem[3] [13]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[10])
);
defparam \data_out[13] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[12]  (
	.I0(N_1051),
	.I1(\mem[1] [12]),
	.I2(\mem[3] [12]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[9])
);
defparam \data_out[12] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[11]  (
	.I0(N_1050),
	.I1(\mem[1] [11]),
	.I2(\mem[3] [11]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[8])
);
defparam \data_out[11] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[10]  (
	.I0(N_1049),
	.I1(\mem[1] [10]),
	.I2(\mem[3] [10]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[7])
);
defparam \data_out[10] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[9]  (
	.I0(N_1048),
	.I1(\mem[1] [9]),
	.I2(\mem[3] [9]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[6])
);
defparam \data_out[9] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[8]  (
	.I0(N_1047),
	.I1(\mem[1] [8]),
	.I2(\mem[3] [8]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[5])
);
defparam \data_out[8] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[7]  (
	.I0(N_1046),
	.I1(\mem[1] [7]),
	.I2(\mem[3] [7]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[4])
);
defparam \data_out[7] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[6]  (
	.I0(N_1045),
	.I1(\mem[1] [6]),
	.I2(\mem[3] [6]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[3])
);
defparam \data_out[6] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[5]  (
	.I0(N_1044),
	.I1(\mem[1] [5]),
	.I2(\mem[3] [5]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[2])
);
defparam \data_out[5] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[4]  (
	.I0(N_1043),
	.I1(\mem[1] [4]),
	.I2(\mem[3] [4]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[1])
);
defparam \data_out[4] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[3]  (
	.I0(N_1042),
	.I1(\mem[1] [3]),
	.I2(\mem[3] [3]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rdata_m[0])
);
defparam \data_out[3] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[2]  (
	.I0(N_1041),
	.I1(\mem[1] [2]),
	.I2(\mem[3] [2]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rresp_m[1])
);
defparam \data_out[2] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[1]  (
	.I0(N_1040),
	.I1(\mem[1] [1]),
	.I2(\mem[3] [1]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(rvalid_m),
	.O(rresp_m[0])
);
defparam \data_out[1] .INIT=64'hF0AACCAA00000000;
// @42:150
  oursring_asyc_DW_axi_x2x_bcm07_Z3_2 U_FIFO_CTL (
	.rd_addr_int_fast(rd_addr_int_fast[1:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.count_int_fast(count_int_fast[1:0]),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1),
	.rvalid_m(rvalid_m),
	.rready_m(rready_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.rvalid_s(rvalid_s),
	.full_int_fast(full_int_fast),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.rready_s(rready_s)
);
// @42:187
  oursring_asyc_DW_axi_x2x_bcm57_79s_4s_0s_2s_18446744073709551615s U_FIFO_MEM (
	.\mem[3] (\mem[3] [78:1]),
	.\mem[1] (\mem[1] [78:1]),
	.rresp_s(rresp_s[1:0]),
	.rdata_s(rdata_s[63:0]),
	.rid_s(rid_s[11:0]),
	.rd_addr_int_fast(rd_addr_int_fast[1:0]),
	.count_int_fast(count_int_fast[1:0]),
	.rd_addr_int_0(rd_addr_int[1]),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.rlast_s(rlast_s),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.rlast_m(rlast_m),
	.rvalid_m(rvalid_m),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1),
	.N_1115(N_1115),
	.N_1043(N_1043),
	.rvalid_s(rvalid_s),
	.full_int_fast(full_int_fast),
	.N_1040(N_1040),
	.N_1045(N_1045),
	.N_1044(N_1044),
	.N_1047(N_1047),
	.N_1048(N_1048),
	.N_1051(N_1051),
	.N_1049(N_1049),
	.N_1052(N_1052),
	.N_1053(N_1053),
	.N_1055(N_1055),
	.N_1054(N_1054),
	.N_1056(N_1056),
	.N_1057(N_1057),
	.N_1060(N_1060),
	.N_1058(N_1058),
	.N_1061(N_1061),
	.N_1041(N_1041),
	.N_1062(N_1062),
	.N_1059(N_1059),
	.N_1064(N_1064),
	.N_1063(N_1063),
	.N_1067(N_1067),
	.N_1068(N_1068),
	.N_1072(N_1072),
	.N_1070(N_1070),
	.N_1073(N_1073),
	.N_1071(N_1071),
	.N_1074(N_1074),
	.N_1069(N_1069),
	.N_1075(N_1075),
	.N_1076(N_1076),
	.N_1079(N_1079),
	.N_1077(N_1077),
	.N_1081(N_1081),
	.N_1078(N_1078),
	.N_1082(N_1082),
	.N_1080(N_1080),
	.N_1084(N_1084),
	.N_1083(N_1083),
	.N_1086(N_1086),
	.N_1085(N_1085),
	.N_1087(N_1087),
	.N_1088(N_1088),
	.N_1091(N_1091),
	.N_1089(N_1089),
	.N_1092(N_1092),
	.N_1042(N_1042),
	.N_1095(N_1095),
	.N_1093(N_1093),
	.N_1096(N_1096),
	.N_1094(N_1094),
	.N_1097(N_1097),
	.N_1099(N_1099),
	.N_1101(N_1101),
	.N_1100(N_1100),
	.N_1102(N_1102),
	.N_1103(N_1103),
	.N_1105(N_1105),
	.N_1104(N_1104),
	.N_1106(N_1106),
	.N_1090(N_1090),
	.N_1107(N_1107),
	.N_1098(N_1098),
	.N_1109(N_1109),
	.N_1050(N_1050),
	.N_1110(N_1110),
	.N_1108(N_1108),
	.N_1112(N_1112),
	.N_1111(N_1111),
	.N_1113(N_1113),
	.N_1046(N_1046),
	.N_1114(N_1114),
	.N_1066(N_1066),
	.N_1116(N_1116),
	.N_1065(N_1065),
	.N_1117(N_1117)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm66_Z5 */

module oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_79s_4s_2s (
  rid_m,
  rdata_m,
  rresp_m,
  rresp_s,
  rdata_s,
  rid_s,
  rvalid_m,
  rready_m,
  aclk_m,
  aresetn_m_i,
  rvalid_s,
  aclk_s,
  aresetn_s_i,
  rready_s,
  rlast_s,
  rlast_m
)
;
output [11:0] rid_m ;
output [63:0] rdata_m ;
output [1:0] rresp_m ;
input [1:0] rresp_s ;
input [63:0] rdata_s ;
input [11:0] rid_s ;
output rvalid_m ;
input rready_m ;
input aclk_m ;
input aresetn_m_i ;
input rvalid_s ;
input aclk_s ;
input aresetn_s_i ;
output rready_s ;
input rlast_s ;
output rlast_m ;
wire rvalid_m ;
wire rready_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire rvalid_s ;
wire aclk_s ;
wire aresetn_s_i ;
wire rready_s ;
wire rlast_s ;
wire rlast_m ;
wire GND ;
wire VCC ;
// @43:178
  oursring_asyc_DW_axi_x2x_bcm66_Z5 U_dclk_fifo (
	.rid_s(rid_s[11:0]),
	.rdata_s(rdata_s[63:0]),
	.rresp_s(rresp_s[1:0]),
	.rresp_m(rresp_m[1:0]),
	.rdata_m(rdata_m[63:0]),
	.rid_m(rid_m[11:0]),
	.rlast_m(rlast_m),
	.rlast_s(rlast_s),
	.rready_s(rready_s),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.rvalid_s(rvalid_s),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.rready_m(rready_m),
	.rvalid_m(rvalid_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_79s_4s_2s */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_2 (
  pop_addr_g,
  raw_sync,
  aresetn_m_i,
  aclk_m
)
;
input [2:0] pop_addr_g ;
output [2:0] raw_sync ;
input aresetn_m_i ;
input aclk_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(pop_addr_g[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(pop_addr_g[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(pop_addr_g[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_2 */

module oursring_asyc_DW_axi_x2x_bcm05_Z1_2_0 (
  pop_addr_g,
  push_addr_g,
  wr_addr_int,
  awready_m,
  aresetn_m_i,
  aclk_m,
  awvalid_m,
  aw_push_full
)
;
input [2:0] pop_addr_g ;
output [2:0] push_addr_g ;
output [1:0] wr_addr_int ;
output awready_m ;
input aresetn_m_i ;
input aclk_m ;
input awvalid_m ;
output aw_push_full ;
wire awready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire awvalid_m ;
wire aw_push_full ;
wire [2:1] advanced_count_2;
wire [2:0] raw_sync;
wire [1:0] func_bin2gray;
wire VCC ;
wire ANC0 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire next_full ;
wire GND ;
// @39:305
  LUT6 next_full_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_2[2]),
	.I4(ANC0),
	.I5(advanced_count_2[1]),
	.O(next_full)
);
defparam next_full_cZ.INIT=64'h0410082002800140;
// @40:159
  LUT4 \count_int_RNIIEA6[1]  (
	.I0(wr_addr_int[0]),
	.I1(wr_addr_int[1]),
	.I2(aw_push_full),
	.I3(awvalid_m),
	.O(advanced_count_2[1])
);
defparam \count_int_RNIIEA6[1] .INIT=16'hC6CC;
// @39:324
  LUT4 \func_bin2gray_i[0]  (
	.I0(aw_push_full),
	.I1(wr_addr_int[0]),
	.I2(wr_addr_int[1]),
	.I3(awvalid_m),
	.O(func_bin2gray[0])
);
defparam \func_bin2gray_i[0] .INIT=16'h2D3C;
// @39:324
  LUT5 \func_bin2gray_0_a2[1]  (
	.I0(push_addr_g[2]),
	.I1(aw_push_full),
	.I2(wr_addr_int[0]),
	.I3(wr_addr_int[1]),
	.I4(awvalid_m),
	.O(func_bin2gray[1])
);
defparam \func_bin2gray_0_a2[1] .INIT=32'h559A55AA;
// @39:237
  FDC full_int_Z (
	.Q(aw_push_full),
	.D(next_full),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(push_addr_g[0]),
	.D(func_bin2gray[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(push_addr_g[2]),
	.D(advanced_count_2[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(wr_addr_int[1]),
	.D(advanced_count_2[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(wr_addr_int[0]),
	.D(ANC0),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(push_addr_g[1]),
	.D(func_bin2gray[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @40:159
  INV full_int_RNIBN7 (
	.I(aw_push_full),
	.O(awready_m)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_2 U_sync (
	.pop_addr_g(pop_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000345" *)  LUT5 \count_int_RNITAI6_lut6_2_o6[2]  (
	.I0(push_addr_g[2]),
	.I1(aw_push_full),
	.I2(wr_addr_int[0]),
	.I3(wr_addr_int[1]),
	.I4(awvalid_m),
	.O(advanced_count_2[2])
);
defparam \count_int_RNITAI6_lut6_2_o6[2] .INIT=32'h9AAAAAAA;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000345" *)  LUT3 \count_int_RNITAI6_lut6_2_o5[2]  (
	.I0(aw_push_full),
	.I1(wr_addr_int[0]),
	.I2(awvalid_m),
	.O(ANC0)
);
defparam \count_int_RNITAI6_lut6_2_o5[2] .INIT=8'h9C;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z1_2_0 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_1 (
  push_addr_g,
  raw_sync,
  aresetn_s_i,
  aclk_s
)
;
input [2:0] push_addr_g ;
output [2:0] raw_sync ;
input aresetn_s_i ;
input aclk_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(push_addr_g[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(push_addr_g[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(push_addr_g[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_1 */

module oursring_asyc_DW_axi_x2x_bcm05_Z2_2_0 (
  push_addr_g,
  pop_addr_g,
  rd_addr_int,
  aresetn_s_i,
  aclk_s,
  awready_s1,
  awvalid_s1
)
;
input [2:0] push_addr_g ;
output [2:0] pop_addr_g ;
output [1:0] rd_addr_int ;
input aresetn_s_i ;
input aclk_s ;
input awready_s1 ;
output awvalid_s1 ;
wire aresetn_s_i ;
wire aclk_s ;
wire awready_s1 ;
wire awvalid_s1 ;
wire [2:0] advanced_count_4;
wire [2:0] raw_sync;
wire [1:0] this_addr_g_int_7;
wire VCC ;
wire N_1657 ;
wire N_1656 ;
wire N_1655 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire un6_next_empty_i ;
wire N_1648 ;
wire GND ;
// @39:237
  LUT6 empty_int_RNO (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_4[0]),
	.I4(advanced_count_4[1]),
	.I5(advanced_count_4[2]),
	.O(un6_next_empty_i)
);
defparam empty_int_RNO.INIT=64'hEFDF7FBFFBF7FDFE;
// @40:186
  LUT4 \count_int_fast_RNIHBHN[0]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(awvalid_s1),
	.I3(awready_s1),
	.O(advanced_count_4[1])
);
defparam \count_int_fast_RNIHBHN[0] .INIT=16'h6CCC;
// @39:324
  LUT4 \un3_func_bin2gray_6_i[0]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(awvalid_s1),
	.I3(awready_s1),
	.O(this_addr_g_int_7[0])
);
defparam \un3_func_bin2gray_6_i[0] .INIT=16'h3666;
// @39:324
  LUT5 \un3_func_bin2gray_6_0_a2[1]  (
	.I0(rd_addr_int[0]),
	.I1(rd_addr_int[1]),
	.I2(pop_addr_g[2]),
	.I3(awvalid_s1),
	.I4(awready_s1),
	.O(this_addr_g_int_7[1])
);
defparam \un3_func_bin2gray_6_0_a2[1] .INIT=32'h1E3C3C3C;
// @39:237
  FDC \count_int_fast_Z[1]  (
	.Q(rd_addr_int[1]),
	.D(advanced_count_4[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC empty_int_Z (
	.Q(awvalid_s1),
	.D(un6_next_empty_i),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(rd_addr_int[0]),
	.D(advanced_count_4[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(pop_addr_g[1]),
	.D(this_addr_g_int_7[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(pop_addr_g[0]),
	.D(this_addr_g_int_7[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(pop_addr_g[2]),
	.D(advanced_count_4[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_1 U_sync (
	.push_addr_g(push_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000346" *)  LUT3 \count_int_fast_RNIBGEN_lut6_2_o6[0]  (
	.I0(rd_addr_int[0]),
	.I1(awvalid_s1),
	.I2(awready_s1),
	.O(advanced_count_4[0])
);
defparam \count_int_fast_RNIBGEN_lut6_2_o6[0] .INIT=8'h6A;
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000346" *)  LUT5 \count_int_fast_RNIBGEN_lut6_2_o5[0]  (
	.I0(rd_addr_int[0]),
	.I1(awvalid_s1),
	.I2(rd_addr_int[1]),
	.I3(pop_addr_g[2]),
	.I4(awready_s1),
	.O(advanced_count_4[2])
);
defparam \count_int_fast_RNIBGEN_lut6_2_o5[0] .INIT=32'h7F80FF00;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z2_2_0 */

module oursring_asyc_DW_axi_x2x_bcm07_Z3_3 (
  rd_addr_int,
  wr_addr_int,
  awvalid_s1,
  awready_s1,
  aclk_s,
  aresetn_s_i,
  aw_push_full,
  awvalid_m,
  aclk_m,
  aresetn_m_i,
  awready_m
)
;
output [1:0] rd_addr_int ;
output [1:0] wr_addr_int ;
output awvalid_s1 ;
input awready_s1 ;
input aclk_s ;
input aresetn_s_i ;
output aw_push_full ;
input awvalid_m ;
input aclk_m ;
input aresetn_m_i ;
output awready_m ;
wire awvalid_s1 ;
wire awready_s1 ;
wire aclk_s ;
wire aresetn_s_i ;
wire aw_push_full ;
wire awvalid_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire awready_m ;
wire [2:0] pop_addr_g;
wire [2:0] push_addr_g;
wire GND ;
wire VCC ;
// @40:159
  oursring_asyc_DW_axi_x2x_bcm05_Z1_2_0 U_PUSH_FIFOFCTL (
	.pop_addr_g(pop_addr_g[2:0]),
	.push_addr_g(push_addr_g[2:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.awready_m(awready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.awvalid_m(awvalid_m),
	.aw_push_full(aw_push_full)
);
// @40:186
  oursring_asyc_DW_axi_x2x_bcm05_Z2_2_0 U_POP_FIFOFCTL (
	.push_addr_g(push_addr_g[2:0]),
	.pop_addr_g(pop_addr_g[2:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.awready_s1(awready_s1),
	.awvalid_s1(awvalid_s1)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm07_Z3_3 */

module oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3_0 (
  \mem[3] ,
  \mem[1] ,
  awprot_m,
  awcache_m,
  awlock_m,
  awburst_m,
  awsize_m,
  awlen_m,
  awaddr_m,
  awid_m,
  wr_addr_int,
  \mem[0]_RNIJJUU_0 ,
  \mem[0]_RNINNUU_0 ,
  \mem[0]_RNILLUU_0 ,
  \mem[0]_RNIPPUU_0 ,
  \mem[0]_RNIRRUU_0 ,
  \mem[0]_RNIVVUU_0 ,
  \mem[0]_RNITTUU_0 ,
  \mem[0]_RNI12VU_0 ,
  \mem[2]_RNIHKS21_0 ,
  \mem[2]_RNILOS21_0 ,
  \mem[2]_RNIJMS21_0 ,
  \mem[2]_RNINQS21_0 ,
  \mem[2]_RNIPSS21_0 ,
  \mem[2]_RNIT0T21_0 ,
  \mem[2]_RNIRUS21_0 ,
  \mem[2]_RNIV2T21_0 ,
  \mem[2]_RNI15T21_0 ,
  \mem[2]_RNILQU21_0 ,
  \mem[2]_RNI37T21_0 ,
  \mem[2]_RNINSU21_0 ,
  \mem[2]_RNIJOU21_0 ,
  \mem[2]_RNIPUU21_0 ,
  \mem[2]_RNIR0V21_0 ,
  \mem[2]_RNIV4V21_0 ,
  \mem[2]_RNIT2V21_0 ,
  \mem[2]_RNI17V21_0 ,
  \mem[2]_RNI39V21_0 ,
  \mem[2]_RNILS031_0 ,
  \mem[2]_RNI5BV21_0 ,
  \mem[2]_RNINU031_0 ,
  \mem[2]_RNIR2131_0 ,
  \mem[2]_RNIV6131_0 ,
  \mem[2]_RNIP0131_0 ,
  \mem[2]_RNI19131_0 ,
  \mem[2]_RNIT4131_0 ,
  \mem[2]_RNI5D131_0 ,
  \mem[2]_RNI3B131_0 ,
  \mem[2]_RNI7F131_0 ,
  \mem[2]_RNIN0331_0 ,
  \mem[2]_RNIT6331_0 ,
  \mem[2]_RNIP2331_0 ,
  \mem[2]_RNIV8331_0 ,
  \mem[2]_RNIR4331_0 ,
  \mem[2]_RNI1B331_0 ,
  \mem[2]_RNI3D331_0 ,
  \mem[2]_RNI7H331_0 ,
  \mem[2]_RNI5F331_0 ,
  \mem[2]_RNI9J331_0 ,
  \mem[2]_RNIP4531_0 ,
  \mem[2]_RNIT8531_0 ,
  \mem[2]_RNIR6531_0 ,
  \mem[2]_RNIVA531_0 ,
  \mem[2]_RNI1D531_0 ,
  \mem[2]_RNI5H531_0 ,
  \mem[2]_RNI3F531_0 ,
  \mem[2]_RNIBN531_0 ,
  \mem[2]_RNI7J531_0 ,
  \mem[2]_RNIR8731_0 ,
  \mem[2]_RNI9L531_0 ,
  \mem[2]_RNITA731_0 ,
  \mem[2]_RNIVC731_0 ,
  \mem[2]_RNI3H731_0 ,
  \mem[0]_RNIHHUU_0 ,
  \mem[2]_RNI5J731_0 ,
  \mem[2]_RNI1F731_0 ,
  \mem[2]_RNI7L731_0 ,
  \mem[0]_RNIFFUU_0 ,
  \mem[2]_RNIBP731_0 ,
  \mem[2]_RNI9N731_0 ,
  \mem[2]_RNIDR731_0 ,
  rd_addr_int_0,
  aresetn_m_i,
  aclk_m,
  awvalid_m,
  aw_push_full
)
;
output [69:0] \mem[3]  ;
output [69:0] \mem[1]  ;
input [2:0] awprot_m ;
input [3:0] awcache_m ;
input [1:0] awlock_m ;
input [1:0] awburst_m ;
input [2:0] awsize_m ;
input [3:0] awlen_m ;
input [39:0] awaddr_m ;
input [11:0] awid_m ;
input [1:0] wr_addr_int ;
output \mem[0]_RNIJJUU_0  ;
output \mem[0]_RNINNUU_0  ;
output \mem[0]_RNILLUU_0  ;
output \mem[0]_RNIPPUU_0  ;
output \mem[0]_RNIRRUU_0  ;
output \mem[0]_RNIVVUU_0  ;
output \mem[0]_RNITTUU_0  ;
output \mem[0]_RNI12VU_0  ;
output \mem[2]_RNIHKS21_0  ;
output \mem[2]_RNILOS21_0  ;
output \mem[2]_RNIJMS21_0  ;
output \mem[2]_RNINQS21_0  ;
output \mem[2]_RNIPSS21_0  ;
output \mem[2]_RNIT0T21_0  ;
output \mem[2]_RNIRUS21_0  ;
output \mem[2]_RNIV2T21_0  ;
output \mem[2]_RNI15T21_0  ;
output \mem[2]_RNILQU21_0  ;
output \mem[2]_RNI37T21_0  ;
output \mem[2]_RNINSU21_0  ;
output \mem[2]_RNIJOU21_0  ;
output \mem[2]_RNIPUU21_0  ;
output \mem[2]_RNIR0V21_0  ;
output \mem[2]_RNIV4V21_0  ;
output \mem[2]_RNIT2V21_0  ;
output \mem[2]_RNI17V21_0  ;
output \mem[2]_RNI39V21_0  ;
output \mem[2]_RNILS031_0  ;
output \mem[2]_RNI5BV21_0  ;
output \mem[2]_RNINU031_0  ;
output \mem[2]_RNIR2131_0  ;
output \mem[2]_RNIV6131_0  ;
output \mem[2]_RNIP0131_0  ;
output \mem[2]_RNI19131_0  ;
output \mem[2]_RNIT4131_0  ;
output \mem[2]_RNI5D131_0  ;
output \mem[2]_RNI3B131_0  ;
output \mem[2]_RNI7F131_0  ;
output \mem[2]_RNIN0331_0  ;
output \mem[2]_RNIT6331_0  ;
output \mem[2]_RNIP2331_0  ;
output \mem[2]_RNIV8331_0  ;
output \mem[2]_RNIR4331_0  ;
output \mem[2]_RNI1B331_0  ;
output \mem[2]_RNI3D331_0  ;
output \mem[2]_RNI7H331_0  ;
output \mem[2]_RNI5F331_0  ;
output \mem[2]_RNI9J331_0  ;
output \mem[2]_RNIP4531_0  ;
output \mem[2]_RNIT8531_0  ;
output \mem[2]_RNIR6531_0  ;
output \mem[2]_RNIVA531_0  ;
output \mem[2]_RNI1D531_0  ;
output \mem[2]_RNI5H531_0  ;
output \mem[2]_RNI3F531_0  ;
output \mem[2]_RNIBN531_0  ;
output \mem[2]_RNI7J531_0  ;
output \mem[2]_RNIR8731_0  ;
output \mem[2]_RNI9L531_0  ;
output \mem[2]_RNITA731_0  ;
output \mem[2]_RNIVC731_0  ;
output \mem[2]_RNI3H731_0  ;
output \mem[0]_RNIHHUU_0  ;
output \mem[2]_RNI5J731_0  ;
output \mem[2]_RNI1F731_0  ;
output \mem[2]_RNI7L731_0  ;
output \mem[0]_RNIFFUU_0  ;
output \mem[2]_RNIBP731_0  ;
output \mem[2]_RNI9N731_0  ;
output \mem[2]_RNIDR731_0  ;
input rd_addr_int_0 ;
input aresetn_m_i ;
input aclk_m ;
input awvalid_m ;
input aw_push_full ;
wire \mem[0]_RNIJJUU_0  ;
wire \mem[0]_RNINNUU_0  ;
wire \mem[0]_RNILLUU_0  ;
wire \mem[0]_RNIPPUU_0  ;
wire \mem[0]_RNIRRUU_0  ;
wire \mem[0]_RNIVVUU_0  ;
wire \mem[0]_RNITTUU_0  ;
wire \mem[0]_RNI12VU_0  ;
wire \mem[2]_RNIHKS21_0  ;
wire \mem[2]_RNILOS21_0  ;
wire \mem[2]_RNIJMS21_0  ;
wire \mem[2]_RNINQS21_0  ;
wire \mem[2]_RNIPSS21_0  ;
wire \mem[2]_RNIT0T21_0  ;
wire \mem[2]_RNIRUS21_0  ;
wire \mem[2]_RNIV2T21_0  ;
wire \mem[2]_RNI15T21_0  ;
wire \mem[2]_RNILQU21_0  ;
wire \mem[2]_RNI37T21_0  ;
wire \mem[2]_RNINSU21_0  ;
wire \mem[2]_RNIJOU21_0  ;
wire \mem[2]_RNIPUU21_0  ;
wire \mem[2]_RNIR0V21_0  ;
wire \mem[2]_RNIV4V21_0  ;
wire \mem[2]_RNIT2V21_0  ;
wire \mem[2]_RNI17V21_0  ;
wire \mem[2]_RNI39V21_0  ;
wire \mem[2]_RNILS031_0  ;
wire \mem[2]_RNI5BV21_0  ;
wire \mem[2]_RNINU031_0  ;
wire \mem[2]_RNIR2131_0  ;
wire \mem[2]_RNIV6131_0  ;
wire \mem[2]_RNIP0131_0  ;
wire \mem[2]_RNI19131_0  ;
wire \mem[2]_RNIT4131_0  ;
wire \mem[2]_RNI5D131_0  ;
wire \mem[2]_RNI3B131_0  ;
wire \mem[2]_RNI7F131_0  ;
wire \mem[2]_RNIN0331_0  ;
wire \mem[2]_RNIT6331_0  ;
wire \mem[2]_RNIP2331_0  ;
wire \mem[2]_RNIV8331_0  ;
wire \mem[2]_RNIR4331_0  ;
wire \mem[2]_RNI1B331_0  ;
wire \mem[2]_RNI3D331_0  ;
wire \mem[2]_RNI7H331_0  ;
wire \mem[2]_RNI5F331_0  ;
wire \mem[2]_RNI9J331_0  ;
wire \mem[2]_RNIP4531_0  ;
wire \mem[2]_RNIT8531_0  ;
wire \mem[2]_RNIR6531_0  ;
wire \mem[2]_RNIVA531_0  ;
wire \mem[2]_RNI1D531_0  ;
wire \mem[2]_RNI5H531_0  ;
wire \mem[2]_RNI3F531_0  ;
wire \mem[2]_RNIBN531_0  ;
wire \mem[2]_RNI7J531_0  ;
wire \mem[2]_RNIR8731_0  ;
wire \mem[2]_RNI9L531_0  ;
wire \mem[2]_RNITA731_0  ;
wire \mem[2]_RNIVC731_0  ;
wire \mem[2]_RNI3H731_0  ;
wire \mem[0]_RNIHHUU_0  ;
wire \mem[2]_RNI5J731_0  ;
wire \mem[2]_RNI1F731_0  ;
wire \mem[2]_RNI7L731_0  ;
wire \mem[0]_RNIFFUU_0  ;
wire \mem[2]_RNIBP731_0  ;
wire \mem[2]_RNI9N731_0  ;
wire \mem[2]_RNIDR731_0  ;
wire rd_addr_int_0 ;
wire aresetn_m_i ;
wire aclk_m ;
wire awvalid_m ;
wire aw_push_full ;
wire [69:0] \mem[0] ;
wire [69:0] \mem[2] ;
wire VCC ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[3]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire GND ;
// @11:191
  LUT4 \mem[0]_0_sqmuxa_cZ  (
	.I0(wr_addr_int[0]),
	.I1(wr_addr_int[1]),
	.I2(aw_push_full),
	.I3(awvalid_m),
	.O(\mem[0]_0_sqmuxa )
);
defparam \mem[0]_0_sqmuxa_cZ .INIT=16'h0100;
// @11:191
  LUT4 \mem[2]_0_sqmuxa_cZ  (
	.I0(wr_addr_int[0]),
	.I1(wr_addr_int[1]),
	.I2(aw_push_full),
	.I3(awvalid_m),
	.O(\mem[2]_0_sqmuxa )
);
defparam \mem[2]_0_sqmuxa_cZ .INIT=16'h0400;
// @11:191
  LUT4 \mem[3]_0_sqmuxa_cZ  (
	.I0(wr_addr_int[0]),
	.I1(wr_addr_int[1]),
	.I2(aw_push_full),
	.I3(awvalid_m),
	.O(\mem[3]_0_sqmuxa )
);
defparam \mem[3]_0_sqmuxa_cZ .INIT=16'h0800;
// @11:191
  LUT4 \mem[1]_0_sqmuxa_cZ  (
	.I0(wr_addr_int[0]),
	.I1(wr_addr_int[1]),
	.I2(aw_push_full),
	.I3(awvalid_m),
	.O(\mem[1]_0_sqmuxa )
);
defparam \mem[1]_0_sqmuxa_cZ .INIT=16'h0200;
// @11:161
  FDCE \mem_Z[0][69]  (
	.Q(\mem[0] [69]),
	.D(awid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][68]  (
	.Q(\mem[0] [68]),
	.D(awid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][67]  (
	.Q(\mem[0] [67]),
	.D(awid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][66]  (
	.Q(\mem[0] [66]),
	.D(awid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][65]  (
	.Q(\mem[0] [65]),
	.D(awid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][64]  (
	.Q(\mem[0] [64]),
	.D(awid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][63]  (
	.Q(\mem[0] [63]),
	.D(awid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][62]  (
	.Q(\mem[0] [62]),
	.D(awid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][61]  (
	.Q(\mem[0] [61]),
	.D(awid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][60]  (
	.Q(\mem[0] [60]),
	.D(awid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][59]  (
	.Q(\mem[0] [59]),
	.D(awid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][58]  (
	.Q(\mem[0] [58]),
	.D(awid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][57]  (
	.Q(\mem[0] [57]),
	.D(awaddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][56]  (
	.Q(\mem[0] [56]),
	.D(awaddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][55]  (
	.Q(\mem[0] [55]),
	.D(awaddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][54]  (
	.Q(\mem[0] [54]),
	.D(awaddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][53]  (
	.Q(\mem[0] [53]),
	.D(awaddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][52]  (
	.Q(\mem[0] [52]),
	.D(awaddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][51]  (
	.Q(\mem[0] [51]),
	.D(awaddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][50]  (
	.Q(\mem[0] [50]),
	.D(awaddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][49]  (
	.Q(\mem[0] [49]),
	.D(awaddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][48]  (
	.Q(\mem[0] [48]),
	.D(awaddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][47]  (
	.Q(\mem[0] [47]),
	.D(awaddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][46]  (
	.Q(\mem[0] [46]),
	.D(awaddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][45]  (
	.Q(\mem[0] [45]),
	.D(awaddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][44]  (
	.Q(\mem[0] [44]),
	.D(awaddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][43]  (
	.Q(\mem[0] [43]),
	.D(awaddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][42]  (
	.Q(\mem[0] [42]),
	.D(awaddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][41]  (
	.Q(\mem[0] [41]),
	.D(awaddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][40]  (
	.Q(\mem[0] [40]),
	.D(awaddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][39]  (
	.Q(\mem[0] [39]),
	.D(awaddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][38]  (
	.Q(\mem[0] [38]),
	.D(awaddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][37]  (
	.Q(\mem[0] [37]),
	.D(awaddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][36]  (
	.Q(\mem[0] [36]),
	.D(awaddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][35]  (
	.Q(\mem[0] [35]),
	.D(awaddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][34]  (
	.Q(\mem[0] [34]),
	.D(awaddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][33]  (
	.Q(\mem[0] [33]),
	.D(awaddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][32]  (
	.Q(\mem[0] [32]),
	.D(awaddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][31]  (
	.Q(\mem[0] [31]),
	.D(awaddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][30]  (
	.Q(\mem[0] [30]),
	.D(awaddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][29]  (
	.Q(\mem[0] [29]),
	.D(awaddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][28]  (
	.Q(\mem[0] [28]),
	.D(awaddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][27]  (
	.Q(\mem[0] [27]),
	.D(awaddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][26]  (
	.Q(\mem[0] [26]),
	.D(awaddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][25]  (
	.Q(\mem[0] [25]),
	.D(awaddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][24]  (
	.Q(\mem[0] [24]),
	.D(awaddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][23]  (
	.Q(\mem[0] [23]),
	.D(awaddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][22]  (
	.Q(\mem[0] [22]),
	.D(awaddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][21]  (
	.Q(\mem[0] [21]),
	.D(awaddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][20]  (
	.Q(\mem[0] [20]),
	.D(awaddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][19]  (
	.Q(\mem[0] [19]),
	.D(awaddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][18]  (
	.Q(\mem[0] [18]),
	.D(awaddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][17]  (
	.Q(\mem[0] [17]),
	.D(awlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][16]  (
	.Q(\mem[0] [16]),
	.D(awlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][15]  (
	.Q(\mem[0] [15]),
	.D(awlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][14]  (
	.Q(\mem[0] [14]),
	.D(awlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][13]  (
	.Q(\mem[0] [13]),
	.D(awsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][12]  (
	.Q(\mem[0] [12]),
	.D(awsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][11]  (
	.Q(\mem[0] [11]),
	.D(awsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][10]  (
	.Q(\mem[0] [10]),
	.D(awburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][9]  (
	.Q(\mem[0] [9]),
	.D(awburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][8]  (
	.Q(\mem[0] [8]),
	.D(awlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][7]  (
	.Q(\mem[0] [7]),
	.D(awlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][6]  (
	.Q(\mem[0] [6]),
	.D(awcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][5]  (
	.Q(\mem[0] [5]),
	.D(awcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][4]  (
	.Q(\mem[0] [4]),
	.D(awcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][3]  (
	.Q(\mem[0] [3]),
	.D(awcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][2]  (
	.Q(\mem[0] [2]),
	.D(awprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][1]  (
	.Q(\mem[0] [1]),
	.D(awprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][0]  (
	.Q(\mem[0] [0]),
	.D(awprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][69]  (
	.Q(\mem[1] [69]),
	.D(awid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][68]  (
	.Q(\mem[1] [68]),
	.D(awid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][67]  (
	.Q(\mem[1] [67]),
	.D(awid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][66]  (
	.Q(\mem[1] [66]),
	.D(awid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][65]  (
	.Q(\mem[1] [65]),
	.D(awid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][64]  (
	.Q(\mem[1] [64]),
	.D(awid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][63]  (
	.Q(\mem[1] [63]),
	.D(awid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][62]  (
	.Q(\mem[1] [62]),
	.D(awid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][61]  (
	.Q(\mem[1] [61]),
	.D(awid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][60]  (
	.Q(\mem[1] [60]),
	.D(awid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][59]  (
	.Q(\mem[1] [59]),
	.D(awid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][58]  (
	.Q(\mem[1] [58]),
	.D(awid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][57]  (
	.Q(\mem[1] [57]),
	.D(awaddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][56]  (
	.Q(\mem[1] [56]),
	.D(awaddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][55]  (
	.Q(\mem[1] [55]),
	.D(awaddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][54]  (
	.Q(\mem[1] [54]),
	.D(awaddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][53]  (
	.Q(\mem[1] [53]),
	.D(awaddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][52]  (
	.Q(\mem[1] [52]),
	.D(awaddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][51]  (
	.Q(\mem[1] [51]),
	.D(awaddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][50]  (
	.Q(\mem[1] [50]),
	.D(awaddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][49]  (
	.Q(\mem[1] [49]),
	.D(awaddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][48]  (
	.Q(\mem[1] [48]),
	.D(awaddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][47]  (
	.Q(\mem[1] [47]),
	.D(awaddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][46]  (
	.Q(\mem[1] [46]),
	.D(awaddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][45]  (
	.Q(\mem[1] [45]),
	.D(awaddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][44]  (
	.Q(\mem[1] [44]),
	.D(awaddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][43]  (
	.Q(\mem[1] [43]),
	.D(awaddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][42]  (
	.Q(\mem[1] [42]),
	.D(awaddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][41]  (
	.Q(\mem[1] [41]),
	.D(awaddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][40]  (
	.Q(\mem[1] [40]),
	.D(awaddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][39]  (
	.Q(\mem[1] [39]),
	.D(awaddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][38]  (
	.Q(\mem[1] [38]),
	.D(awaddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][37]  (
	.Q(\mem[1] [37]),
	.D(awaddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][36]  (
	.Q(\mem[1] [36]),
	.D(awaddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][35]  (
	.Q(\mem[1] [35]),
	.D(awaddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][34]  (
	.Q(\mem[1] [34]),
	.D(awaddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][33]  (
	.Q(\mem[1] [33]),
	.D(awaddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][32]  (
	.Q(\mem[1] [32]),
	.D(awaddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][31]  (
	.Q(\mem[1] [31]),
	.D(awaddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][30]  (
	.Q(\mem[1] [30]),
	.D(awaddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][29]  (
	.Q(\mem[1] [29]),
	.D(awaddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][28]  (
	.Q(\mem[1] [28]),
	.D(awaddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][27]  (
	.Q(\mem[1] [27]),
	.D(awaddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][26]  (
	.Q(\mem[1] [26]),
	.D(awaddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][25]  (
	.Q(\mem[1] [25]),
	.D(awaddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][24]  (
	.Q(\mem[1] [24]),
	.D(awaddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][23]  (
	.Q(\mem[1] [23]),
	.D(awaddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][22]  (
	.Q(\mem[1] [22]),
	.D(awaddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][21]  (
	.Q(\mem[1] [21]),
	.D(awaddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][20]  (
	.Q(\mem[1] [20]),
	.D(awaddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][19]  (
	.Q(\mem[1] [19]),
	.D(awaddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][18]  (
	.Q(\mem[1] [18]),
	.D(awaddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][17]  (
	.Q(\mem[1] [17]),
	.D(awlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][16]  (
	.Q(\mem[1] [16]),
	.D(awlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][15]  (
	.Q(\mem[1] [15]),
	.D(awlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][14]  (
	.Q(\mem[1] [14]),
	.D(awlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][13]  (
	.Q(\mem[1] [13]),
	.D(awsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][12]  (
	.Q(\mem[1] [12]),
	.D(awsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][11]  (
	.Q(\mem[1] [11]),
	.D(awsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][10]  (
	.Q(\mem[1] [10]),
	.D(awburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][9]  (
	.Q(\mem[1] [9]),
	.D(awburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][8]  (
	.Q(\mem[1] [8]),
	.D(awlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][7]  (
	.Q(\mem[1] [7]),
	.D(awlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][6]  (
	.Q(\mem[1] [6]),
	.D(awcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][5]  (
	.Q(\mem[1] [5]),
	.D(awcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][4]  (
	.Q(\mem[1] [4]),
	.D(awcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][3]  (
	.Q(\mem[1] [3]),
	.D(awcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][2]  (
	.Q(\mem[1] [2]),
	.D(awprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][1]  (
	.Q(\mem[1] [1]),
	.D(awprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][0]  (
	.Q(\mem[1] [0]),
	.D(awprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][69]  (
	.Q(\mem[2] [69]),
	.D(awid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][68]  (
	.Q(\mem[2] [68]),
	.D(awid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][67]  (
	.Q(\mem[2] [67]),
	.D(awid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][66]  (
	.Q(\mem[2] [66]),
	.D(awid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][65]  (
	.Q(\mem[2] [65]),
	.D(awid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][64]  (
	.Q(\mem[2] [64]),
	.D(awid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][63]  (
	.Q(\mem[2] [63]),
	.D(awid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][62]  (
	.Q(\mem[2] [62]),
	.D(awid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][61]  (
	.Q(\mem[2] [61]),
	.D(awid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][60]  (
	.Q(\mem[2] [60]),
	.D(awid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][59]  (
	.Q(\mem[2] [59]),
	.D(awid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][58]  (
	.Q(\mem[2] [58]),
	.D(awid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][57]  (
	.Q(\mem[2] [57]),
	.D(awaddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][56]  (
	.Q(\mem[2] [56]),
	.D(awaddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][55]  (
	.Q(\mem[2] [55]),
	.D(awaddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][54]  (
	.Q(\mem[2] [54]),
	.D(awaddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][53]  (
	.Q(\mem[2] [53]),
	.D(awaddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][52]  (
	.Q(\mem[2] [52]),
	.D(awaddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][51]  (
	.Q(\mem[2] [51]),
	.D(awaddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][50]  (
	.Q(\mem[2] [50]),
	.D(awaddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][49]  (
	.Q(\mem[2] [49]),
	.D(awaddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][48]  (
	.Q(\mem[2] [48]),
	.D(awaddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][47]  (
	.Q(\mem[2] [47]),
	.D(awaddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][46]  (
	.Q(\mem[2] [46]),
	.D(awaddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][45]  (
	.Q(\mem[2] [45]),
	.D(awaddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][44]  (
	.Q(\mem[2] [44]),
	.D(awaddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][43]  (
	.Q(\mem[2] [43]),
	.D(awaddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][42]  (
	.Q(\mem[2] [42]),
	.D(awaddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][41]  (
	.Q(\mem[2] [41]),
	.D(awaddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][40]  (
	.Q(\mem[2] [40]),
	.D(awaddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][39]  (
	.Q(\mem[2] [39]),
	.D(awaddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][38]  (
	.Q(\mem[2] [38]),
	.D(awaddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][37]  (
	.Q(\mem[2] [37]),
	.D(awaddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][36]  (
	.Q(\mem[2] [36]),
	.D(awaddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][35]  (
	.Q(\mem[2] [35]),
	.D(awaddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][34]  (
	.Q(\mem[2] [34]),
	.D(awaddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][33]  (
	.Q(\mem[2] [33]),
	.D(awaddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][32]  (
	.Q(\mem[2] [32]),
	.D(awaddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][31]  (
	.Q(\mem[2] [31]),
	.D(awaddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][30]  (
	.Q(\mem[2] [30]),
	.D(awaddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][29]  (
	.Q(\mem[2] [29]),
	.D(awaddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][28]  (
	.Q(\mem[2] [28]),
	.D(awaddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][27]  (
	.Q(\mem[2] [27]),
	.D(awaddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][26]  (
	.Q(\mem[2] [26]),
	.D(awaddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][25]  (
	.Q(\mem[2] [25]),
	.D(awaddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][24]  (
	.Q(\mem[2] [24]),
	.D(awaddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][23]  (
	.Q(\mem[2] [23]),
	.D(awaddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][22]  (
	.Q(\mem[2] [22]),
	.D(awaddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][21]  (
	.Q(\mem[2] [21]),
	.D(awaddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][20]  (
	.Q(\mem[2] [20]),
	.D(awaddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][19]  (
	.Q(\mem[2] [19]),
	.D(awaddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][18]  (
	.Q(\mem[2] [18]),
	.D(awaddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][17]  (
	.Q(\mem[2] [17]),
	.D(awlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][16]  (
	.Q(\mem[2] [16]),
	.D(awlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][15]  (
	.Q(\mem[2] [15]),
	.D(awlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][14]  (
	.Q(\mem[2] [14]),
	.D(awlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][13]  (
	.Q(\mem[2] [13]),
	.D(awsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][12]  (
	.Q(\mem[2] [12]),
	.D(awsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][11]  (
	.Q(\mem[2] [11]),
	.D(awsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][10]  (
	.Q(\mem[2] [10]),
	.D(awburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][9]  (
	.Q(\mem[2] [9]),
	.D(awburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][8]  (
	.Q(\mem[2] [8]),
	.D(awlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][7]  (
	.Q(\mem[2] [7]),
	.D(awlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][6]  (
	.Q(\mem[2] [6]),
	.D(awcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][5]  (
	.Q(\mem[2] [5]),
	.D(awcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][4]  (
	.Q(\mem[2] [4]),
	.D(awcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][3]  (
	.Q(\mem[2] [3]),
	.D(awcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][2]  (
	.Q(\mem[2] [2]),
	.D(awprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][1]  (
	.Q(\mem[2] [1]),
	.D(awprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][0]  (
	.Q(\mem[2] [0]),
	.D(awprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][69]  (
	.Q(\mem[3] [69]),
	.D(awid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][68]  (
	.Q(\mem[3] [68]),
	.D(awid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][67]  (
	.Q(\mem[3] [67]),
	.D(awid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][66]  (
	.Q(\mem[3] [66]),
	.D(awid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][65]  (
	.Q(\mem[3] [65]),
	.D(awid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][64]  (
	.Q(\mem[3] [64]),
	.D(awid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][63]  (
	.Q(\mem[3] [63]),
	.D(awid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][62]  (
	.Q(\mem[3] [62]),
	.D(awid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][61]  (
	.Q(\mem[3] [61]),
	.D(awid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][60]  (
	.Q(\mem[3] [60]),
	.D(awid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][59]  (
	.Q(\mem[3] [59]),
	.D(awid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][58]  (
	.Q(\mem[3] [58]),
	.D(awid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][57]  (
	.Q(\mem[3] [57]),
	.D(awaddr_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][56]  (
	.Q(\mem[3] [56]),
	.D(awaddr_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][55]  (
	.Q(\mem[3] [55]),
	.D(awaddr_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][54]  (
	.Q(\mem[3] [54]),
	.D(awaddr_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][53]  (
	.Q(\mem[3] [53]),
	.D(awaddr_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][52]  (
	.Q(\mem[3] [52]),
	.D(awaddr_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][51]  (
	.Q(\mem[3] [51]),
	.D(awaddr_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][50]  (
	.Q(\mem[3] [50]),
	.D(awaddr_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][49]  (
	.Q(\mem[3] [49]),
	.D(awaddr_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][48]  (
	.Q(\mem[3] [48]),
	.D(awaddr_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][47]  (
	.Q(\mem[3] [47]),
	.D(awaddr_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][46]  (
	.Q(\mem[3] [46]),
	.D(awaddr_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][45]  (
	.Q(\mem[3] [45]),
	.D(awaddr_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][44]  (
	.Q(\mem[3] [44]),
	.D(awaddr_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][43]  (
	.Q(\mem[3] [43]),
	.D(awaddr_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][42]  (
	.Q(\mem[3] [42]),
	.D(awaddr_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][41]  (
	.Q(\mem[3] [41]),
	.D(awaddr_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][40]  (
	.Q(\mem[3] [40]),
	.D(awaddr_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][39]  (
	.Q(\mem[3] [39]),
	.D(awaddr_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][38]  (
	.Q(\mem[3] [38]),
	.D(awaddr_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][37]  (
	.Q(\mem[3] [37]),
	.D(awaddr_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][36]  (
	.Q(\mem[3] [36]),
	.D(awaddr_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][35]  (
	.Q(\mem[3] [35]),
	.D(awaddr_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][34]  (
	.Q(\mem[3] [34]),
	.D(awaddr_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][33]  (
	.Q(\mem[3] [33]),
	.D(awaddr_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][32]  (
	.Q(\mem[3] [32]),
	.D(awaddr_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][31]  (
	.Q(\mem[3] [31]),
	.D(awaddr_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][30]  (
	.Q(\mem[3] [30]),
	.D(awaddr_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][29]  (
	.Q(\mem[3] [29]),
	.D(awaddr_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][28]  (
	.Q(\mem[3] [28]),
	.D(awaddr_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][27]  (
	.Q(\mem[3] [27]),
	.D(awaddr_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][26]  (
	.Q(\mem[3] [26]),
	.D(awaddr_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][25]  (
	.Q(\mem[3] [25]),
	.D(awaddr_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][24]  (
	.Q(\mem[3] [24]),
	.D(awaddr_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][23]  (
	.Q(\mem[3] [23]),
	.D(awaddr_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][22]  (
	.Q(\mem[3] [22]),
	.D(awaddr_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][21]  (
	.Q(\mem[3] [21]),
	.D(awaddr_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][20]  (
	.Q(\mem[3] [20]),
	.D(awaddr_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][19]  (
	.Q(\mem[3] [19]),
	.D(awaddr_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][18]  (
	.Q(\mem[3] [18]),
	.D(awaddr_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][17]  (
	.Q(\mem[3] [17]),
	.D(awlen_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][16]  (
	.Q(\mem[3] [16]),
	.D(awlen_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][15]  (
	.Q(\mem[3] [15]),
	.D(awlen_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][14]  (
	.Q(\mem[3] [14]),
	.D(awlen_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][13]  (
	.Q(\mem[3] [13]),
	.D(awsize_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][12]  (
	.Q(\mem[3] [12]),
	.D(awsize_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][11]  (
	.Q(\mem[3] [11]),
	.D(awsize_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][10]  (
	.Q(\mem[3] [10]),
	.D(awburst_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][9]  (
	.Q(\mem[3] [9]),
	.D(awburst_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][8]  (
	.Q(\mem[3] [8]),
	.D(awlock_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][7]  (
	.Q(\mem[3] [7]),
	.D(awlock_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][6]  (
	.Q(\mem[3] [6]),
	.D(awcache_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][5]  (
	.Q(\mem[3] [5]),
	.D(awcache_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][4]  (
	.Q(\mem[3] [4]),
	.D(awcache_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][3]  (
	.Q(\mem[3] [3]),
	.D(awcache_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][2]  (
	.Q(\mem[3] [2]),
	.D(awprot_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][1]  (
	.Q(\mem[3] [1]),
	.D(awprot_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][0]  (
	.Q(\mem[3] [0]),
	.D(awprot_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000347" *)  LUT3 \mem[0]_RNINNUU_lut6_2_o6[4]  (
	.I0(\mem[0] [4]),
	.I1(\mem[2] [4]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNINNUU_0 )
);
defparam \mem[0]_RNINNUU_lut6_2_o6[4] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000347" *)  LUT3 \mem[0]_RNINNUU_lut6_2_o5[4]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [2]),
	.I2(\mem[2] [2]),
	.O(\mem[0]_RNIJJUU_0 )
);
defparam \mem[0]_RNINNUU_lut6_2_o5[4] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000348" *)  LUT3 \mem[0]_RNIPPUU_lut6_2_o6[5]  (
	.I0(\mem[0] [5]),
	.I1(\mem[2] [5]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIPPUU_0 )
);
defparam \mem[0]_RNIPPUU_lut6_2_o6[5] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000348" *)  LUT3 \mem[0]_RNIPPUU_lut6_2_o5[5]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [3]),
	.I2(\mem[2] [3]),
	.O(\mem[0]_RNILLUU_0 )
);
defparam \mem[0]_RNIPPUU_lut6_2_o5[5] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000349" *)  LUT3 \mem[0]_RNIVVUU_lut6_2_o6[8]  (
	.I0(\mem[0] [8]),
	.I1(\mem[2] [8]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNIVVUU_0 )
);
defparam \mem[0]_RNIVVUU_lut6_2_o6[8] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000349" *)  LUT3 \mem[0]_RNIVVUU_lut6_2_o5[8]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [6]),
	.I2(\mem[2] [6]),
	.O(\mem[0]_RNIRRUU_0 )
);
defparam \mem[0]_RNIVVUU_lut6_2_o5[8] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000350" *)  LUT3 \mem[0]_RNI12VU_lut6_2_o6[9]  (
	.I0(\mem[0] [9]),
	.I1(\mem[2] [9]),
	.I2(rd_addr_int_0),
	.O(\mem[0]_RNI12VU_0 )
);
defparam \mem[0]_RNI12VU_lut6_2_o6[9] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000350" *)  LUT3 \mem[0]_RNI12VU_lut6_2_o5[9]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [7]),
	.I2(\mem[2] [7]),
	.O(\mem[0]_RNITTUU_0 )
);
defparam \mem[0]_RNI12VU_lut6_2_o5[9] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000351" *)  LUT3 \mem[2]_RNILOS21_lut6_2_o6[12]  (
	.I0(\mem[0] [12]),
	.I1(\mem[2] [12]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNILOS21_0 )
);
defparam \mem[2]_RNILOS21_lut6_2_o6[12] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000351" *)  LUT3 \mem[2]_RNILOS21_lut6_2_o5[12]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [10]),
	.I2(\mem[2] [10]),
	.O(\mem[2]_RNIHKS21_0 )
);
defparam \mem[2]_RNILOS21_lut6_2_o5[12] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000352" *)  LUT3 \mem[2]_RNINQS21_lut6_2_o6[13]  (
	.I0(\mem[0] [13]),
	.I1(\mem[2] [13]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNINQS21_0 )
);
defparam \mem[2]_RNINQS21_lut6_2_o6[13] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000352" *)  LUT3 \mem[2]_RNINQS21_lut6_2_o5[13]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [11]),
	.I2(\mem[2] [11]),
	.O(\mem[2]_RNIJMS21_0 )
);
defparam \mem[2]_RNINQS21_lut6_2_o5[13] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000353" *)  LUT3 \mem[2]_RNIT0T21_lut6_2_o6[16]  (
	.I0(\mem[0] [16]),
	.I1(\mem[2] [16]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIT0T21_0 )
);
defparam \mem[2]_RNIT0T21_lut6_2_o6[16] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000353" *)  LUT3 \mem[2]_RNIT0T21_lut6_2_o5[16]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [14]),
	.I2(\mem[2] [14]),
	.O(\mem[2]_RNIPSS21_0 )
);
defparam \mem[2]_RNIT0T21_lut6_2_o5[16] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000354" *)  LUT3 \mem[2]_RNIV2T21_lut6_2_o6[17]  (
	.I0(\mem[0] [17]),
	.I1(\mem[2] [17]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIV2T21_0 )
);
defparam \mem[2]_RNIV2T21_lut6_2_o6[17] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000354" *)  LUT3 \mem[2]_RNIV2T21_lut6_2_o5[17]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [15]),
	.I2(\mem[2] [15]),
	.O(\mem[2]_RNIRUS21_0 )
);
defparam \mem[2]_RNIV2T21_lut6_2_o5[17] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000355" *)  LUT3 \mem[2]_RNILQU21_lut6_2_o6[21]  (
	.I0(\mem[0] [21]),
	.I1(\mem[2] [21]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNILQU21_0 )
);
defparam \mem[2]_RNILQU21_lut6_2_o6[21] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000355" *)  LUT3 \mem[2]_RNILQU21_lut6_2_o5[21]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [18]),
	.I2(\mem[2] [18]),
	.O(\mem[2]_RNI15T21_0 )
);
defparam \mem[2]_RNILQU21_lut6_2_o5[21] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000356" *)  LUT3 \mem[2]_RNINSU21_lut6_2_o6[22]  (
	.I0(\mem[0] [22]),
	.I1(\mem[2] [22]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNINSU21_0 )
);
defparam \mem[2]_RNINSU21_lut6_2_o6[22] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000356" *)  LUT3 \mem[2]_RNINSU21_lut6_2_o5[22]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [19]),
	.I2(\mem[2] [19]),
	.O(\mem[2]_RNI37T21_0 )
);
defparam \mem[2]_RNINSU21_lut6_2_o5[22] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000357" *)  LUT3 \mem[2]_RNIPUU21_lut6_2_o6[23]  (
	.I0(\mem[0] [23]),
	.I1(\mem[2] [23]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIPUU21_0 )
);
defparam \mem[2]_RNIPUU21_lut6_2_o6[23] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000357" *)  LUT3 \mem[2]_RNIPUU21_lut6_2_o5[23]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [20]),
	.I2(\mem[2] [20]),
	.O(\mem[2]_RNIJOU21_0 )
);
defparam \mem[2]_RNIPUU21_lut6_2_o5[23] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000358" *)  LUT3 \mem[2]_RNIV4V21_lut6_2_o6[26]  (
	.I0(\mem[0] [26]),
	.I1(\mem[2] [26]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIV4V21_0 )
);
defparam \mem[2]_RNIV4V21_lut6_2_o6[26] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000358" *)  LUT3 \mem[2]_RNIV4V21_lut6_2_o5[26]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [24]),
	.I2(\mem[2] [24]),
	.O(\mem[2]_RNIR0V21_0 )
);
defparam \mem[2]_RNIV4V21_lut6_2_o5[26] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000359" *)  LUT3 \mem[2]_RNI17V21_lut6_2_o6[27]  (
	.I0(\mem[0] [27]),
	.I1(\mem[2] [27]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI17V21_0 )
);
defparam \mem[2]_RNI17V21_lut6_2_o6[27] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000359" *)  LUT3 \mem[2]_RNI17V21_lut6_2_o5[27]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [25]),
	.I2(\mem[2] [25]),
	.O(\mem[2]_RNIT2V21_0 )
);
defparam \mem[2]_RNI17V21_lut6_2_o5[27] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000360" *)  LUT3 \mem[2]_RNILS031_lut6_2_o6[30]  (
	.I0(\mem[0] [30]),
	.I1(\mem[2] [30]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNILS031_0 )
);
defparam \mem[2]_RNILS031_lut6_2_o6[30] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000360" *)  LUT3 \mem[2]_RNILS031_lut6_2_o5[30]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [28]),
	.I2(\mem[2] [28]),
	.O(\mem[2]_RNI39V21_0 )
);
defparam \mem[2]_RNILS031_lut6_2_o5[30] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000361" *)  LUT3 \mem[2]_RNINU031_lut6_2_o6[31]  (
	.I0(\mem[0] [31]),
	.I1(\mem[2] [31]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNINU031_0 )
);
defparam \mem[2]_RNINU031_lut6_2_o6[31] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000361" *)  LUT3 \mem[2]_RNINU031_lut6_2_o5[31]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [29]),
	.I2(\mem[2] [29]),
	.O(\mem[2]_RNI5BV21_0 )
);
defparam \mem[2]_RNINU031_lut6_2_o5[31] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000362" *)  LUT3 \mem[2]_RNIV6131_lut6_2_o6[35]  (
	.I0(\mem[0] [35]),
	.I1(\mem[2] [35]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIV6131_0 )
);
defparam \mem[2]_RNIV6131_lut6_2_o6[35] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000362" *)  LUT3 \mem[2]_RNIV6131_lut6_2_o5[35]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [33]),
	.I2(\mem[2] [33]),
	.O(\mem[2]_RNIR2131_0 )
);
defparam \mem[2]_RNIV6131_lut6_2_o5[35] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000363" *)  LUT3 \mem[2]_RNI19131_lut6_2_o6[36]  (
	.I0(\mem[0] [36]),
	.I1(\mem[2] [36]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI19131_0 )
);
defparam \mem[2]_RNI19131_lut6_2_o6[36] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000363" *)  LUT3 \mem[2]_RNI19131_lut6_2_o5[36]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [32]),
	.I2(\mem[2] [32]),
	.O(\mem[2]_RNIP0131_0 )
);
defparam \mem[2]_RNI19131_lut6_2_o5[36] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000364" *)  LUT3 \mem[2]_RNI5D131_lut6_2_o6[38]  (
	.I0(\mem[0] [38]),
	.I1(\mem[2] [38]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI5D131_0 )
);
defparam \mem[2]_RNI5D131_lut6_2_o6[38] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000364" *)  LUT3 \mem[2]_RNI5D131_lut6_2_o5[38]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [34]),
	.I2(\mem[2] [34]),
	.O(\mem[2]_RNIT4131_0 )
);
defparam \mem[2]_RNI5D131_lut6_2_o5[38] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000365" *)  LUT3 \mem[2]_RNI7F131_lut6_2_o6[39]  (
	.I0(\mem[0] [39]),
	.I1(\mem[2] [39]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI7F131_0 )
);
defparam \mem[2]_RNI7F131_lut6_2_o6[39] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000365" *)  LUT3 \mem[2]_RNI7F131_lut6_2_o5[39]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [37]),
	.I2(\mem[2] [37]),
	.O(\mem[2]_RNI3B131_0 )
);
defparam \mem[2]_RNI7F131_lut6_2_o5[39] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000366" *)  LUT3 \mem[2]_RNIT6331_lut6_2_o6[43]  (
	.I0(\mem[0] [43]),
	.I1(\mem[2] [43]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIT6331_0 )
);
defparam \mem[2]_RNIT6331_lut6_2_o6[43] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000366" *)  LUT3 \mem[2]_RNIT6331_lut6_2_o5[43]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [40]),
	.I2(\mem[2] [40]),
	.O(\mem[2]_RNIN0331_0 )
);
defparam \mem[2]_RNIT6331_lut6_2_o5[43] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000367" *)  LUT3 \mem[2]_RNIV8331_lut6_2_o6[44]  (
	.I0(\mem[0] [44]),
	.I1(\mem[2] [44]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIV8331_0 )
);
defparam \mem[2]_RNIV8331_lut6_2_o6[44] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000367" *)  LUT3 \mem[2]_RNIV8331_lut6_2_o5[44]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [41]),
	.I2(\mem[2] [41]),
	.O(\mem[2]_RNIP2331_0 )
);
defparam \mem[2]_RNIV8331_lut6_2_o5[44] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000368" *)  LUT3 \mem[2]_RNI1B331_lut6_2_o6[45]  (
	.I0(\mem[0] [45]),
	.I1(\mem[2] [45]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI1B331_0 )
);
defparam \mem[2]_RNI1B331_lut6_2_o6[45] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000368" *)  LUT3 \mem[2]_RNI1B331_lut6_2_o5[45]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [42]),
	.I2(\mem[2] [42]),
	.O(\mem[2]_RNIR4331_0 )
);
defparam \mem[2]_RNI1B331_lut6_2_o5[45] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000369" *)  LUT3 \mem[2]_RNI7H331_lut6_2_o6[48]  (
	.I0(\mem[0] [48]),
	.I1(\mem[2] [48]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI7H331_0 )
);
defparam \mem[2]_RNI7H331_lut6_2_o6[48] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000369" *)  LUT3 \mem[2]_RNI7H331_lut6_2_o5[48]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [46]),
	.I2(\mem[2] [46]),
	.O(\mem[2]_RNI3D331_0 )
);
defparam \mem[2]_RNI7H331_lut6_2_o5[48] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000370" *)  LUT3 \mem[2]_RNI9J331_lut6_2_o6[49]  (
	.I0(\mem[0] [49]),
	.I1(\mem[2] [49]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI9J331_0 )
);
defparam \mem[2]_RNI9J331_lut6_2_o6[49] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000370" *)  LUT3 \mem[2]_RNI9J331_lut6_2_o5[49]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [47]),
	.I2(\mem[2] [47]),
	.O(\mem[2]_RNI5F331_0 )
);
defparam \mem[2]_RNI9J331_lut6_2_o5[49] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000371" *)  LUT3 \mem[2]_RNIT8531_lut6_2_o6[52]  (
	.I0(\mem[0] [52]),
	.I1(\mem[2] [52]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIT8531_0 )
);
defparam \mem[2]_RNIT8531_lut6_2_o6[52] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000371" *)  LUT3 \mem[2]_RNIT8531_lut6_2_o5[52]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [50]),
	.I2(\mem[2] [50]),
	.O(\mem[2]_RNIP4531_0 )
);
defparam \mem[2]_RNIT8531_lut6_2_o5[52] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000372" *)  LUT3 \mem[2]_RNIVA531_lut6_2_o6[53]  (
	.I0(\mem[0] [53]),
	.I1(\mem[2] [53]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIVA531_0 )
);
defparam \mem[2]_RNIVA531_lut6_2_o6[53] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000372" *)  LUT3 \mem[2]_RNIVA531_lut6_2_o5[53]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [51]),
	.I2(\mem[2] [51]),
	.O(\mem[2]_RNIR6531_0 )
);
defparam \mem[2]_RNIVA531_lut6_2_o5[53] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000373" *)  LUT3 \mem[2]_RNI5H531_lut6_2_o6[56]  (
	.I0(\mem[0] [56]),
	.I1(\mem[2] [56]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI5H531_0 )
);
defparam \mem[2]_RNI5H531_lut6_2_o6[56] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000373" *)  LUT3 \mem[2]_RNI5H531_lut6_2_o5[56]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [54]),
	.I2(\mem[2] [54]),
	.O(\mem[2]_RNI1D531_0 )
);
defparam \mem[2]_RNI5H531_lut6_2_o5[56] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000374" *)  LUT3 \mem[2]_RNIBN531_lut6_2_o6[59]  (
	.I0(\mem[0] [59]),
	.I1(\mem[2] [59]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIBN531_0 )
);
defparam \mem[2]_RNIBN531_lut6_2_o6[59] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000374" *)  LUT3 \mem[2]_RNIBN531_lut6_2_o5[59]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [55]),
	.I2(\mem[2] [55]),
	.O(\mem[2]_RNI3F531_0 )
);
defparam \mem[2]_RNIBN531_lut6_2_o5[59] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000375" *)  LUT3 \mem[2]_RNIR8731_lut6_2_o6[60]  (
	.I0(\mem[0] [60]),
	.I1(\mem[2] [60]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIR8731_0 )
);
defparam \mem[2]_RNIR8731_lut6_2_o6[60] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000375" *)  LUT3 \mem[2]_RNIR8731_lut6_2_o5[60]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [57]),
	.I2(\mem[2] [57]),
	.O(\mem[2]_RNI7J531_0 )
);
defparam \mem[2]_RNIR8731_lut6_2_o5[60] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000376" *)  LUT3 \mem[2]_RNITA731_lut6_2_o6[61]  (
	.I0(\mem[0] [61]),
	.I1(\mem[2] [61]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNITA731_0 )
);
defparam \mem[2]_RNITA731_lut6_2_o6[61] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000376" *)  LUT3 \mem[2]_RNITA731_lut6_2_o5[61]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [58]),
	.I2(\mem[2] [58]),
	.O(\mem[2]_RNI9L531_0 )
);
defparam \mem[2]_RNITA731_lut6_2_o5[61] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000377" *)  LUT3 \mem[2]_RNI3H731_lut6_2_o6[64]  (
	.I0(\mem[0] [64]),
	.I1(\mem[2] [64]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI3H731_0 )
);
defparam \mem[2]_RNI3H731_lut6_2_o6[64] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000377" *)  LUT3 \mem[2]_RNI3H731_lut6_2_o5[64]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [62]),
	.I2(\mem[2] [62]),
	.O(\mem[2]_RNIVC731_0 )
);
defparam \mem[2]_RNI3H731_lut6_2_o5[64] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000378" *)  LUT3 \mem[2]_RNI5J731_lut6_2_o6[65]  (
	.I0(\mem[0] [65]),
	.I1(\mem[2] [65]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI5J731_0 )
);
defparam \mem[2]_RNI5J731_lut6_2_o6[65] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000378" *)  LUT3 \mem[2]_RNI5J731_lut6_2_o5[65]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [1]),
	.I2(\mem[2] [1]),
	.O(\mem[0]_RNIHHUU_0 )
);
defparam \mem[2]_RNI5J731_lut6_2_o5[65] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000379" *)  LUT3 \mem[2]_RNI7L731_lut6_2_o6[66]  (
	.I0(\mem[0] [66]),
	.I1(\mem[2] [66]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNI7L731_0 )
);
defparam \mem[2]_RNI7L731_lut6_2_o6[66] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000379" *)  LUT3 \mem[2]_RNI7L731_lut6_2_o5[66]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [63]),
	.I2(\mem[2] [63]),
	.O(\mem[2]_RNI1F731_0 )
);
defparam \mem[2]_RNI7L731_lut6_2_o5[66] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000380" *)  LUT3 \mem[2]_RNIBP731_lut6_2_o6[68]  (
	.I0(\mem[0] [68]),
	.I1(\mem[2] [68]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIBP731_0 )
);
defparam \mem[2]_RNIBP731_lut6_2_o6[68] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000380" *)  LUT3 \mem[2]_RNIBP731_lut6_2_o5[68]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [0]),
	.I2(\mem[2] [0]),
	.O(\mem[0]_RNIFFUU_0 )
);
defparam \mem[2]_RNIBP731_lut6_2_o5[68] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000381" *)  LUT3 \mem[2]_RNIDR731_lut6_2_o6[69]  (
	.I0(\mem[0] [69]),
	.I1(\mem[2] [69]),
	.I2(rd_addr_int_0),
	.O(\mem[2]_RNIDR731_0 )
);
defparam \mem[2]_RNIDR731_lut6_2_o6[69] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000381" *)  LUT3 \mem[2]_RNIDR731_lut6_2_o5[69]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [67]),
	.I2(\mem[2] [67]),
	.O(\mem[2]_RNI9N731_0 )
);
defparam \mem[2]_RNIDR731_lut6_2_o5[69] .INIT=8'hE4;
endmodule /* oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3_0 */

module oursring_asyc_DW_axi_x2x_bcm66_Z4_0 (
  awid_m,
  awaddr_m,
  awlen_m,
  awsize_m,
  awburst_m,
  awlock_m,
  awcache_m,
  awprot_m,
  awid_s1,
  awaddr_s1,
  awlen_s1,
  awsize_s1,
  awburst_s1,
  awlock_s1,
  awcache_s1,
  awprot_s1,
  awready_m,
  aresetn_m_i,
  aclk_m,
  awvalid_m,
  aresetn_s_i,
  aclk_s,
  awready_s1,
  awvalid_s1
)
;
input [11:0] awid_m ;
input [39:0] awaddr_m ;
input [3:0] awlen_m ;
input [2:0] awsize_m ;
input [1:0] awburst_m ;
input [1:0] awlock_m ;
input [3:0] awcache_m ;
input [2:0] awprot_m ;
output [11:0] awid_s1 ;
output [39:0] awaddr_s1 ;
output [3:0] awlen_s1 ;
output [2:0] awsize_s1 ;
output [1:0] awburst_s1 ;
output [1:0] awlock_s1 ;
output [3:0] awcache_s1 ;
output [2:0] awprot_s1 ;
output awready_m ;
input aresetn_m_i ;
input aclk_m ;
input awvalid_m ;
input aresetn_s_i ;
input aclk_s ;
input awready_s1 ;
output awvalid_s1 ;
wire awready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire awvalid_m ;
wire aresetn_s_i ;
wire aclk_s ;
wire awready_s1 ;
wire awvalid_s1 ;
wire [0:0] \mem[0]_RNIFFUU ;
wire [69:0] \mem[1] ;
wire [69:0] \mem[3] ;
wire [1:0] rd_addr_int;
wire [1:1] \mem[0]_RNIHHUU ;
wire [2:2] \mem[0]_RNIJJUU ;
wire [3:3] \mem[0]_RNILLUU ;
wire [4:4] \mem[0]_RNINNUU ;
wire [5:5] \mem[0]_RNIPPUU ;
wire [6:6] \mem[0]_RNIRRUU ;
wire [7:7] \mem[0]_RNITTUU ;
wire [8:8] \mem[0]_RNIVVUU ;
wire [9:9] \mem[0]_RNI12VU ;
wire [10:10] \mem[2]_RNIHKS21 ;
wire [11:11] \mem[2]_RNIJMS21 ;
wire [12:12] \mem[2]_RNILOS21 ;
wire [13:13] \mem[2]_RNINQS21 ;
wire [14:14] \mem[2]_RNIPSS21 ;
wire [15:15] \mem[2]_RNIRUS21 ;
wire [16:16] \mem[2]_RNIT0T21 ;
wire [17:17] \mem[2]_RNIV2T21 ;
wire [18:18] \mem[2]_RNI15T21 ;
wire [19:19] \mem[2]_RNI37T21 ;
wire [20:20] \mem[2]_RNIJOU21 ;
wire [21:21] \mem[2]_RNILQU21 ;
wire [22:22] \mem[2]_RNINSU21 ;
wire [23:23] \mem[2]_RNIPUU21 ;
wire [24:24] \mem[2]_RNIR0V21 ;
wire [25:25] \mem[2]_RNIT2V21 ;
wire [26:26] \mem[2]_RNIV4V21 ;
wire [27:27] \mem[2]_RNI17V21 ;
wire [28:28] \mem[2]_RNI39V21 ;
wire [29:29] \mem[2]_RNI5BV21 ;
wire [30:30] \mem[2]_RNILS031 ;
wire [31:31] \mem[2]_RNINU031 ;
wire [32:32] \mem[2]_RNIP0131 ;
wire [33:33] \mem[2]_RNIR2131 ;
wire [34:34] \mem[2]_RNIT4131 ;
wire [35:35] \mem[2]_RNIV6131 ;
wire [36:36] \mem[2]_RNI19131 ;
wire [37:37] \mem[2]_RNI3B131 ;
wire [38:38] \mem[2]_RNI5D131 ;
wire [39:39] \mem[2]_RNI7F131 ;
wire [40:40] \mem[2]_RNIN0331 ;
wire [41:41] \mem[2]_RNIP2331 ;
wire [42:42] \mem[2]_RNIR4331 ;
wire [43:43] \mem[2]_RNIT6331 ;
wire [44:44] \mem[2]_RNIV8331 ;
wire [45:45] \mem[2]_RNI1B331 ;
wire [46:46] \mem[2]_RNI3D331 ;
wire [47:47] \mem[2]_RNI5F331 ;
wire [48:48] \mem[2]_RNI7H331 ;
wire [49:49] \mem[2]_RNI9J331 ;
wire [50:50] \mem[2]_RNIP4531 ;
wire [51:51] \mem[2]_RNIR6531 ;
wire [52:52] \mem[2]_RNIT8531 ;
wire [53:53] \mem[2]_RNIVA531 ;
wire [54:54] \mem[2]_RNI1D531 ;
wire [55:55] \mem[2]_RNI3F531 ;
wire [56:56] \mem[2]_RNI5H531 ;
wire [57:57] \mem[2]_RNI7J531 ;
wire [58:58] \mem[2]_RNI9L531 ;
wire [59:59] \mem[2]_RNIBN531 ;
wire [60:60] \mem[2]_RNIR8731 ;
wire [61:61] \mem[2]_RNITA731 ;
wire [62:62] \mem[2]_RNIVC731 ;
wire [63:63] \mem[2]_RNI1F731 ;
wire [64:64] \mem[2]_RNI3H731 ;
wire [65:65] \mem[2]_RNI5J731 ;
wire [66:66] \mem[2]_RNI7L731 ;
wire [67:67] \mem[2]_RNI9N731 ;
wire [68:68] \mem[2]_RNIBP731 ;
wire [69:69] \mem[2]_RNIDR731 ;
wire [1:0] wr_addr_int;
wire aw_push_full ;
wire GND ;
wire VCC ;
// @42:198
  LUT6 \data_out[0]  (
	.I0(\mem[0]_RNIFFUU [0]),
	.I1(\mem[1] [0]),
	.I2(\mem[3] [0]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awprot_s1[0])
);
defparam \data_out[0] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[1]  (
	.I0(\mem[0]_RNIHHUU [1]),
	.I1(\mem[1] [1]),
	.I2(\mem[3] [1]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awprot_s1[1])
);
defparam \data_out[1] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[2]  (
	.I0(\mem[0]_RNIJJUU [2]),
	.I1(\mem[1] [2]),
	.I2(\mem[3] [2]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awprot_s1[2])
);
defparam \data_out[2] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[3]  (
	.I0(\mem[0]_RNILLUU [3]),
	.I1(\mem[1] [3]),
	.I2(\mem[3] [3]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awcache_s1[0])
);
defparam \data_out[3] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[4]  (
	.I0(\mem[0]_RNINNUU [4]),
	.I1(\mem[1] [4]),
	.I2(\mem[3] [4]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awcache_s1[1])
);
defparam \data_out[4] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[5]  (
	.I0(\mem[0]_RNIPPUU [5]),
	.I1(\mem[1] [5]),
	.I2(\mem[3] [5]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awcache_s1[2])
);
defparam \data_out[5] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[6]  (
	.I0(\mem[0]_RNIRRUU [6]),
	.I1(\mem[1] [6]),
	.I2(\mem[3] [6]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awcache_s1[3])
);
defparam \data_out[6] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[7]  (
	.I0(\mem[0]_RNITTUU [7]),
	.I1(\mem[1] [7]),
	.I2(\mem[3] [7]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlock_s1[0])
);
defparam \data_out[7] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[8]  (
	.I0(\mem[0]_RNIVVUU [8]),
	.I1(\mem[1] [8]),
	.I2(\mem[3] [8]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlock_s1[1])
);
defparam \data_out[8] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[9]  (
	.I0(\mem[0]_RNI12VU [9]),
	.I1(\mem[1] [9]),
	.I2(\mem[3] [9]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awburst_s1[0])
);
defparam \data_out[9] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[10]  (
	.I0(\mem[1] [10]),
	.I1(\mem[2]_RNIHKS21 [10]),
	.I2(\mem[3] [10]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awburst_s1[1])
);
defparam \data_out[10] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[11]  (
	.I0(\mem[1] [11]),
	.I1(\mem[2]_RNIJMS21 [11]),
	.I2(\mem[3] [11]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awsize_s1[0])
);
defparam \data_out[11] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[12]  (
	.I0(\mem[1] [12]),
	.I1(\mem[2]_RNILOS21 [12]),
	.I2(\mem[3] [12]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awsize_s1[1])
);
defparam \data_out[12] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[13]  (
	.I0(\mem[1] [13]),
	.I1(\mem[2]_RNINQS21 [13]),
	.I2(\mem[3] [13]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awsize_s1[2])
);
defparam \data_out[13] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[14]  (
	.I0(\mem[1] [14]),
	.I1(\mem[2]_RNIPSS21 [14]),
	.I2(\mem[3] [14]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlen_s1[0])
);
defparam \data_out[14] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[15]  (
	.I0(\mem[1] [15]),
	.I1(\mem[2]_RNIRUS21 [15]),
	.I2(\mem[3] [15]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlen_s1[1])
);
defparam \data_out[15] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[16]  (
	.I0(\mem[1] [16]),
	.I1(\mem[2]_RNIT0T21 [16]),
	.I2(\mem[3] [16]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlen_s1[2])
);
defparam \data_out[16] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[17]  (
	.I0(\mem[1] [17]),
	.I1(\mem[2]_RNIV2T21 [17]),
	.I2(\mem[3] [17]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awlen_s1[3])
);
defparam \data_out[17] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[18]  (
	.I0(\mem[1] [18]),
	.I1(\mem[2]_RNI15T21 [18]),
	.I2(\mem[3] [18]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[0])
);
defparam \data_out[18] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[19]  (
	.I0(\mem[1] [19]),
	.I1(\mem[2]_RNI37T21 [19]),
	.I2(\mem[3] [19]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[1])
);
defparam \data_out[19] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[20]  (
	.I0(\mem[1] [20]),
	.I1(\mem[2]_RNIJOU21 [20]),
	.I2(\mem[3] [20]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[2])
);
defparam \data_out[20] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[21]  (
	.I0(\mem[1] [21]),
	.I1(\mem[2]_RNILQU21 [21]),
	.I2(\mem[3] [21]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[3])
);
defparam \data_out[21] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[22]  (
	.I0(\mem[1] [22]),
	.I1(\mem[2]_RNINSU21 [22]),
	.I2(\mem[3] [22]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[4])
);
defparam \data_out[22] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[23]  (
	.I0(\mem[1] [23]),
	.I1(\mem[2]_RNIPUU21 [23]),
	.I2(\mem[3] [23]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[5])
);
defparam \data_out[23] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[24]  (
	.I0(\mem[1] [24]),
	.I1(\mem[2]_RNIR0V21 [24]),
	.I2(\mem[3] [24]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[6])
);
defparam \data_out[24] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[25]  (
	.I0(\mem[1] [25]),
	.I1(\mem[2]_RNIT2V21 [25]),
	.I2(\mem[3] [25]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[7])
);
defparam \data_out[25] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[26]  (
	.I0(\mem[1] [26]),
	.I1(\mem[2]_RNIV4V21 [26]),
	.I2(\mem[3] [26]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[8])
);
defparam \data_out[26] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[27]  (
	.I0(\mem[1] [27]),
	.I1(\mem[2]_RNI17V21 [27]),
	.I2(\mem[3] [27]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[9])
);
defparam \data_out[27] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[28]  (
	.I0(\mem[1] [28]),
	.I1(\mem[2]_RNI39V21 [28]),
	.I2(\mem[3] [28]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[10])
);
defparam \data_out[28] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[29]  (
	.I0(\mem[1] [29]),
	.I1(\mem[2]_RNI5BV21 [29]),
	.I2(\mem[3] [29]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[11])
);
defparam \data_out[29] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[30]  (
	.I0(\mem[1] [30]),
	.I1(\mem[2]_RNILS031 [30]),
	.I2(\mem[3] [30]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[12])
);
defparam \data_out[30] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[31]  (
	.I0(\mem[1] [31]),
	.I1(\mem[2]_RNINU031 [31]),
	.I2(\mem[3] [31]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[13])
);
defparam \data_out[31] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[32]  (
	.I0(\mem[1] [32]),
	.I1(\mem[2]_RNIP0131 [32]),
	.I2(\mem[3] [32]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[14])
);
defparam \data_out[32] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[33]  (
	.I0(\mem[1] [33]),
	.I1(\mem[2]_RNIR2131 [33]),
	.I2(\mem[3] [33]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[15])
);
defparam \data_out[33] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[34]  (
	.I0(\mem[1] [34]),
	.I1(\mem[2]_RNIT4131 [34]),
	.I2(\mem[3] [34]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[16])
);
defparam \data_out[34] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[35]  (
	.I0(\mem[1] [35]),
	.I1(\mem[2]_RNIV6131 [35]),
	.I2(\mem[3] [35]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[17])
);
defparam \data_out[35] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[36]  (
	.I0(\mem[1] [36]),
	.I1(\mem[2]_RNI19131 [36]),
	.I2(\mem[3] [36]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[18])
);
defparam \data_out[36] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[37]  (
	.I0(\mem[1] [37]),
	.I1(\mem[2]_RNI3B131 [37]),
	.I2(\mem[3] [37]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[19])
);
defparam \data_out[37] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[38]  (
	.I0(\mem[1] [38]),
	.I1(\mem[2]_RNI5D131 [38]),
	.I2(\mem[3] [38]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[20])
);
defparam \data_out[38] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[39]  (
	.I0(\mem[1] [39]),
	.I1(\mem[2]_RNI7F131 [39]),
	.I2(\mem[3] [39]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[21])
);
defparam \data_out[39] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[40]  (
	.I0(\mem[1] [40]),
	.I1(\mem[2]_RNIN0331 [40]),
	.I2(\mem[3] [40]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[22])
);
defparam \data_out[40] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[41]  (
	.I0(\mem[1] [41]),
	.I1(\mem[2]_RNIP2331 [41]),
	.I2(\mem[3] [41]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[23])
);
defparam \data_out[41] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[42]  (
	.I0(\mem[1] [42]),
	.I1(\mem[2]_RNIR4331 [42]),
	.I2(\mem[3] [42]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[24])
);
defparam \data_out[42] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[43]  (
	.I0(\mem[1] [43]),
	.I1(\mem[2]_RNIT6331 [43]),
	.I2(\mem[3] [43]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[25])
);
defparam \data_out[43] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[44]  (
	.I0(\mem[1] [44]),
	.I1(\mem[2]_RNIV8331 [44]),
	.I2(\mem[3] [44]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[26])
);
defparam \data_out[44] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[45]  (
	.I0(\mem[1] [45]),
	.I1(\mem[2]_RNI1B331 [45]),
	.I2(\mem[3] [45]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[27])
);
defparam \data_out[45] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[46]  (
	.I0(\mem[1] [46]),
	.I1(\mem[2]_RNI3D331 [46]),
	.I2(\mem[3] [46]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[28])
);
defparam \data_out[46] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[47]  (
	.I0(\mem[1] [47]),
	.I1(\mem[2]_RNI5F331 [47]),
	.I2(\mem[3] [47]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[29])
);
defparam \data_out[47] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[48]  (
	.I0(\mem[1] [48]),
	.I1(\mem[2]_RNI7H331 [48]),
	.I2(\mem[3] [48]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[30])
);
defparam \data_out[48] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[49]  (
	.I0(\mem[1] [49]),
	.I1(\mem[2]_RNI9J331 [49]),
	.I2(\mem[3] [49]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[31])
);
defparam \data_out[49] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[50]  (
	.I0(\mem[1] [50]),
	.I1(\mem[2]_RNIP4531 [50]),
	.I2(\mem[3] [50]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[32])
);
defparam \data_out[50] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[51]  (
	.I0(\mem[1] [51]),
	.I1(\mem[2]_RNIR6531 [51]),
	.I2(\mem[3] [51]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[33])
);
defparam \data_out[51] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[52]  (
	.I0(\mem[1] [52]),
	.I1(\mem[2]_RNIT8531 [52]),
	.I2(\mem[3] [52]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[34])
);
defparam \data_out[52] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[53]  (
	.I0(\mem[1] [53]),
	.I1(\mem[2]_RNIVA531 [53]),
	.I2(\mem[3] [53]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[35])
);
defparam \data_out[53] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[54]  (
	.I0(\mem[1] [54]),
	.I1(\mem[2]_RNI1D531 [54]),
	.I2(\mem[3] [54]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[36])
);
defparam \data_out[54] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[55]  (
	.I0(\mem[1] [55]),
	.I1(\mem[2]_RNI3F531 [55]),
	.I2(\mem[3] [55]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[37])
);
defparam \data_out[55] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[56]  (
	.I0(\mem[1] [56]),
	.I1(\mem[2]_RNI5H531 [56]),
	.I2(\mem[3] [56]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[38])
);
defparam \data_out[56] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[57]  (
	.I0(\mem[1] [57]),
	.I1(\mem[2]_RNI7J531 [57]),
	.I2(\mem[3] [57]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awaddr_s1[39])
);
defparam \data_out[57] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[58]  (
	.I0(\mem[1] [58]),
	.I1(\mem[2]_RNI9L531 [58]),
	.I2(\mem[3] [58]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[0])
);
defparam \data_out[58] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[59]  (
	.I0(\mem[1] [59]),
	.I1(\mem[2]_RNIBN531 [59]),
	.I2(\mem[3] [59]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[1])
);
defparam \data_out[59] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[60]  (
	.I0(\mem[1] [60]),
	.I1(\mem[2]_RNIR8731 [60]),
	.I2(\mem[3] [60]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[2])
);
defparam \data_out[60] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[61]  (
	.I0(\mem[1] [61]),
	.I1(\mem[2]_RNITA731 [61]),
	.I2(\mem[3] [61]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[3])
);
defparam \data_out[61] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[62]  (
	.I0(\mem[1] [62]),
	.I1(\mem[2]_RNIVC731 [62]),
	.I2(\mem[3] [62]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[4])
);
defparam \data_out[62] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[63]  (
	.I0(\mem[1] [63]),
	.I1(\mem[2]_RNI1F731 [63]),
	.I2(\mem[3] [63]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[5])
);
defparam \data_out[63] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[64]  (
	.I0(\mem[1] [64]),
	.I1(\mem[2]_RNI3H731 [64]),
	.I2(\mem[3] [64]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[6])
);
defparam \data_out[64] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[65]  (
	.I0(\mem[1] [65]),
	.I1(\mem[2]_RNI5J731 [65]),
	.I2(\mem[3] [65]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[7])
);
defparam \data_out[65] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[66]  (
	.I0(\mem[1] [66]),
	.I1(\mem[2]_RNI7L731 [66]),
	.I2(\mem[3] [66]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[8])
);
defparam \data_out[66] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[67]  (
	.I0(\mem[1] [67]),
	.I1(\mem[2]_RNI9N731 [67]),
	.I2(\mem[3] [67]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[9])
);
defparam \data_out[67] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[68]  (
	.I0(\mem[1] [68]),
	.I1(\mem[2]_RNIBP731 [68]),
	.I2(\mem[3] [68]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[10])
);
defparam \data_out[68] .INIT=64'hF0CCAACC00000000;
// @42:198
  LUT6 \data_out[69]  (
	.I0(\mem[1] [69]),
	.I1(\mem[2]_RNIDR731 [69]),
	.I2(\mem[3] [69]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(awvalid_s1),
	.O(awid_s1[11])
);
defparam \data_out[69] .INIT=64'hF0CCAACC00000000;
// @42:150
  oursring_asyc_DW_axi_x2x_bcm07_Z3_3 U_FIFO_CTL (
	.rd_addr_int(rd_addr_int[1:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.awvalid_s1(awvalid_s1),
	.awready_s1(awready_s1),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.aw_push_full(aw_push_full),
	.awvalid_m(awvalid_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.awready_m(awready_m)
);
// @42:187
  oursring_asyc_DW_axi_x2x_bcm57_70s_4s_0s_2s_18446744073709551615s_3_0 U_FIFO_MEM (
	.\mem[3] (\mem[3] [69:0]),
	.\mem[1] (\mem[1] [69:0]),
	.awprot_m(awprot_m[2:0]),
	.awcache_m(awcache_m[3:0]),
	.awlock_m(awlock_m[1:0]),
	.awburst_m(awburst_m[1:0]),
	.awsize_m(awsize_m[2:0]),
	.awlen_m(awlen_m[3:0]),
	.awaddr_m(awaddr_m[39:0]),
	.awid_m(awid_m[11:0]),
	.wr_addr_int(wr_addr_int[1:0]),
	.\mem[0]_RNIJJUU_0 (\mem[0]_RNIJJUU [2]),
	.\mem[0]_RNINNUU_0 (\mem[0]_RNINNUU [4]),
	.\mem[0]_RNILLUU_0 (\mem[0]_RNILLUU [3]),
	.\mem[0]_RNIPPUU_0 (\mem[0]_RNIPPUU [5]),
	.\mem[0]_RNIRRUU_0 (\mem[0]_RNIRRUU [6]),
	.\mem[0]_RNIVVUU_0 (\mem[0]_RNIVVUU [8]),
	.\mem[0]_RNITTUU_0 (\mem[0]_RNITTUU [7]),
	.\mem[0]_RNI12VU_0 (\mem[0]_RNI12VU [9]),
	.\mem[2]_RNIHKS21_0 (\mem[2]_RNIHKS21 [10]),
	.\mem[2]_RNILOS21_0 (\mem[2]_RNILOS21 [12]),
	.\mem[2]_RNIJMS21_0 (\mem[2]_RNIJMS21 [11]),
	.\mem[2]_RNINQS21_0 (\mem[2]_RNINQS21 [13]),
	.\mem[2]_RNIPSS21_0 (\mem[2]_RNIPSS21 [14]),
	.\mem[2]_RNIT0T21_0 (\mem[2]_RNIT0T21 [16]),
	.\mem[2]_RNIRUS21_0 (\mem[2]_RNIRUS21 [15]),
	.\mem[2]_RNIV2T21_0 (\mem[2]_RNIV2T21 [17]),
	.\mem[2]_RNI15T21_0 (\mem[2]_RNI15T21 [18]),
	.\mem[2]_RNILQU21_0 (\mem[2]_RNILQU21 [21]),
	.\mem[2]_RNI37T21_0 (\mem[2]_RNI37T21 [19]),
	.\mem[2]_RNINSU21_0 (\mem[2]_RNINSU21 [22]),
	.\mem[2]_RNIJOU21_0 (\mem[2]_RNIJOU21 [20]),
	.\mem[2]_RNIPUU21_0 (\mem[2]_RNIPUU21 [23]),
	.\mem[2]_RNIR0V21_0 (\mem[2]_RNIR0V21 [24]),
	.\mem[2]_RNIV4V21_0 (\mem[2]_RNIV4V21 [26]),
	.\mem[2]_RNIT2V21_0 (\mem[2]_RNIT2V21 [25]),
	.\mem[2]_RNI17V21_0 (\mem[2]_RNI17V21 [27]),
	.\mem[2]_RNI39V21_0 (\mem[2]_RNI39V21 [28]),
	.\mem[2]_RNILS031_0 (\mem[2]_RNILS031 [30]),
	.\mem[2]_RNI5BV21_0 (\mem[2]_RNI5BV21 [29]),
	.\mem[2]_RNINU031_0 (\mem[2]_RNINU031 [31]),
	.\mem[2]_RNIR2131_0 (\mem[2]_RNIR2131 [33]),
	.\mem[2]_RNIV6131_0 (\mem[2]_RNIV6131 [35]),
	.\mem[2]_RNIP0131_0 (\mem[2]_RNIP0131 [32]),
	.\mem[2]_RNI19131_0 (\mem[2]_RNI19131 [36]),
	.\mem[2]_RNIT4131_0 (\mem[2]_RNIT4131 [34]),
	.\mem[2]_RNI5D131_0 (\mem[2]_RNI5D131 [38]),
	.\mem[2]_RNI3B131_0 (\mem[2]_RNI3B131 [37]),
	.\mem[2]_RNI7F131_0 (\mem[2]_RNI7F131 [39]),
	.\mem[2]_RNIN0331_0 (\mem[2]_RNIN0331 [40]),
	.\mem[2]_RNIT6331_0 (\mem[2]_RNIT6331 [43]),
	.\mem[2]_RNIP2331_0 (\mem[2]_RNIP2331 [41]),
	.\mem[2]_RNIV8331_0 (\mem[2]_RNIV8331 [44]),
	.\mem[2]_RNIR4331_0 (\mem[2]_RNIR4331 [42]),
	.\mem[2]_RNI1B331_0 (\mem[2]_RNI1B331 [45]),
	.\mem[2]_RNI3D331_0 (\mem[2]_RNI3D331 [46]),
	.\mem[2]_RNI7H331_0 (\mem[2]_RNI7H331 [48]),
	.\mem[2]_RNI5F331_0 (\mem[2]_RNI5F331 [47]),
	.\mem[2]_RNI9J331_0 (\mem[2]_RNI9J331 [49]),
	.\mem[2]_RNIP4531_0 (\mem[2]_RNIP4531 [50]),
	.\mem[2]_RNIT8531_0 (\mem[2]_RNIT8531 [52]),
	.\mem[2]_RNIR6531_0 (\mem[2]_RNIR6531 [51]),
	.\mem[2]_RNIVA531_0 (\mem[2]_RNIVA531 [53]),
	.\mem[2]_RNI1D531_0 (\mem[2]_RNI1D531 [54]),
	.\mem[2]_RNI5H531_0 (\mem[2]_RNI5H531 [56]),
	.\mem[2]_RNI3F531_0 (\mem[2]_RNI3F531 [55]),
	.\mem[2]_RNIBN531_0 (\mem[2]_RNIBN531 [59]),
	.\mem[2]_RNI7J531_0 (\mem[2]_RNI7J531 [57]),
	.\mem[2]_RNIR8731_0 (\mem[2]_RNIR8731 [60]),
	.\mem[2]_RNI9L531_0 (\mem[2]_RNI9L531 [58]),
	.\mem[2]_RNITA731_0 (\mem[2]_RNITA731 [61]),
	.\mem[2]_RNIVC731_0 (\mem[2]_RNIVC731 [62]),
	.\mem[2]_RNI3H731_0 (\mem[2]_RNI3H731 [64]),
	.\mem[0]_RNIHHUU_0 (\mem[0]_RNIHHUU [1]),
	.\mem[2]_RNI5J731_0 (\mem[2]_RNI5J731 [65]),
	.\mem[2]_RNI1F731_0 (\mem[2]_RNI1F731 [63]),
	.\mem[2]_RNI7L731_0 (\mem[2]_RNI7L731 [66]),
	.\mem[0]_RNIFFUU_0 (\mem[0]_RNIFFUU [0]),
	.\mem[2]_RNIBP731_0 (\mem[2]_RNIBP731 [68]),
	.\mem[2]_RNI9N731_0 (\mem[2]_RNI9N731 [67]),
	.\mem[2]_RNIDR731_0 (\mem[2]_RNIDR731 [69]),
	.rd_addr_int_0(rd_addr_int[1]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.awvalid_m(awvalid_m),
	.aw_push_full(aw_push_full)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm66_Z4_0 */

module oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s_0 (
  awprot_s1,
  awcache_s1,
  awlock_s1,
  awburst_s1,
  awsize_s1,
  awlen_s1,
  awaddr_s1,
  awid_s1,
  awprot_m,
  awcache_m,
  awlock_m,
  awburst_m,
  awsize_m,
  awlen_m,
  awaddr_m,
  awid_m,
  awvalid_s1,
  awready_s1,
  aclk_s,
  aresetn_s_i,
  awvalid_m,
  aclk_m,
  aresetn_m_i,
  awready_m
)
;
output [2:0] awprot_s1 ;
output [3:0] awcache_s1 ;
output [1:0] awlock_s1 ;
output [1:0] awburst_s1 ;
output [2:0] awsize_s1 ;
output [3:0] awlen_s1 ;
output [39:0] awaddr_s1 ;
output [11:0] awid_s1 ;
input [2:0] awprot_m ;
input [3:0] awcache_m ;
input [1:0] awlock_m ;
input [1:0] awburst_m ;
input [2:0] awsize_m ;
input [3:0] awlen_m ;
input [39:0] awaddr_m ;
input [11:0] awid_m ;
output awvalid_s1 ;
input awready_s1 ;
input aclk_s ;
input aresetn_s_i ;
input awvalid_m ;
input aclk_m ;
input aresetn_m_i ;
output awready_m ;
wire awvalid_s1 ;
wire awready_s1 ;
wire aclk_s ;
wire aresetn_s_i ;
wire awvalid_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire awready_m ;
wire GND ;
wire VCC ;
// @43:178
  oursring_asyc_DW_axi_x2x_bcm66_Z4_0 U_dclk_fifo (
	.awid_m(awid_m[11:0]),
	.awaddr_m(awaddr_m[39:0]),
	.awlen_m(awlen_m[3:0]),
	.awsize_m(awsize_m[2:0]),
	.awburst_m(awburst_m[1:0]),
	.awlock_m(awlock_m[1:0]),
	.awcache_m(awcache_m[3:0]),
	.awprot_m(awprot_m[2:0]),
	.awid_s1(awid_s1[11:0]),
	.awaddr_s1(awaddr_s1[39:0]),
	.awlen_s1(awlen_s1[3:0]),
	.awsize_s1(awsize_s1[2:0]),
	.awburst_s1(awburst_s1[1:0]),
	.awlock_s1(awlock_s1[1:0]),
	.awcache_s1(awcache_s1[3:0]),
	.awprot_s1(awprot_s1[2:0]),
	.awready_m(awready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.awvalid_m(awvalid_m),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.awready_s1(awready_s1),
	.awvalid_s1(awvalid_s1)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s_0 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_3 (
  pop_addr_g,
  raw_sync,
  aresetn_m_i,
  aclk_m
)
;
input [2:0] pop_addr_g ;
output [2:0] raw_sync ;
input aresetn_m_i ;
input aclk_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(pop_addr_g[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(pop_addr_g[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(pop_addr_g[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_3 */

module oursring_asyc_DW_axi_x2x_bcm05_Z1_2_1 (
  pop_addr_g,
  push_addr_g,
  count_int_fast,
  wready_m,
  aresetn_m_i,
  aclk_m,
  \mem[3]_0_sqmuxa ,
  full_int_fast_1z,
  wvalid_m
)
;
input [2:0] pop_addr_g ;
output [2:0] push_addr_g ;
output [1:0] count_int_fast ;
output wready_m ;
input aresetn_m_i ;
input aclk_m ;
output \mem[3]_0_sqmuxa  ;
output full_int_fast_1z ;
input wvalid_m ;
wire wready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire \mem[3]_0_sqmuxa  ;
wire full_int_fast_1z ;
wire wvalid_m ;
wire [0:0] w_bus_push_full;
wire [2:1] advanced_count_2;
wire [2:0] raw_sync;
wire [1:0] func_bin2gray;
wire VCC ;
wire N_1659 ;
wire N_1658 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire ANC0 ;
wire next_full ;
wire next_full_fast ;
wire GND ;
// @39:305
  LUT6 next_full_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(ANC0),
	.I4(advanced_count_2[1]),
	.I5(advanced_count_2[2]),
	.O(next_full)
);
defparam next_full_cZ.INIT=64'h0408020110208040;
// @40:159
  LUT4 \count_int_fast_RNIL1K01[0]  (
	.I0(count_int_fast[0]),
	.I1(count_int_fast[1]),
	.I2(full_int_fast_1z),
	.I3(wvalid_m),
	.O(\mem[3]_0_sqmuxa )
);
defparam \count_int_fast_RNIL1K01[0] .INIT=16'h0800;
// @40:159
  LUT3 \count_int_RNI5CQL[0]  (
	.I0(w_bus_push_full[0]),
	.I1(count_int_fast[0]),
	.I2(wvalid_m),
	.O(ANC0)
);
defparam \count_int_RNI5CQL[0] .INIT=8'h9C;
// @39:324
  LUT4 \func_bin2gray_i[0]  (
	.I0(w_bus_push_full[0]),
	.I1(count_int_fast[0]),
	.I2(count_int_fast[1]),
	.I3(wvalid_m),
	.O(func_bin2gray[0])
);
defparam \func_bin2gray_i[0] .INIT=16'h2D3C;
// @39:324
  LUT5 \func_bin2gray_0_a2[1]  (
	.I0(w_bus_push_full[0]),
	.I1(count_int_fast[0]),
	.I2(count_int_fast[1]),
	.I3(push_addr_g[2]),
	.I4(wvalid_m),
	.O(func_bin2gray[1])
);
defparam \func_bin2gray_0_a2[1] .INIT=32'h0BF40FF0;
// @39:305
  LUT6 next_full_fast_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(ANC0),
	.I4(advanced_count_2[1]),
	.I5(advanced_count_2[2]),
	.O(next_full_fast)
);
defparam next_full_fast_cZ.INIT=64'h0408020110208040;
// @39:237
  FDC full_int_fast_Z (
	.Q(full_int_fast_1z),
	.D(next_full_fast),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC full_int_Z (
	.Q(w_bus_push_full[0]),
	.D(next_full),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(push_addr_g[0]),
	.D(func_bin2gray[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(push_addr_g[2]),
	.D(advanced_count_2[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(count_int_fast[1]),
	.D(advanced_count_2[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(count_int_fast[0]),
	.D(ANC0),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(push_addr_g[1]),
	.D(func_bin2gray[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @40:159
  INV full_int_RNIAROA (
	.I(w_bus_push_full[0]),
	.O(wready_m)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_3 U_sync (
	.pop_addr_g(pop_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000382" *)  LUT5 \count_int_RNIO30S_lut6_2_o6[2]  (
	.I0(w_bus_push_full[0]),
	.I1(count_int_fast[0]),
	.I2(count_int_fast[1]),
	.I3(push_addr_g[2]),
	.I4(wvalid_m),
	.O(advanced_count_2[2])
);
defparam \count_int_RNIO30S_lut6_2_o6[2] .INIT=32'hBF40FF00;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000382" *)  LUT4 \count_int_RNIO30S_lut6_2_o5[2]  (
	.I0(w_bus_push_full[0]),
	.I1(count_int_fast[0]),
	.I2(count_int_fast[1]),
	.I3(wvalid_m),
	.O(advanced_count_2[1])
);
defparam \count_int_RNIO30S_lut6_2_o5[2] .INIT=16'hB4F0;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z1_2_1 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_2 (
  push_addr_g,
  raw_sync,
  aresetn_s_i,
  aclk_s
)
;
input [2:0] push_addr_g ;
output [2:0] raw_sync ;
input aresetn_s_i ;
input aclk_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(push_addr_g[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(push_addr_g[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(push_addr_g[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_2 */

module oursring_asyc_DW_axi_x2x_bcm05_Z2_2_1 (
  push_addr_g,
  pop_addr_g,
  rd_addr_int,
  aresetn_s_i,
  aclk_s,
  rd_addr_int_0_rep1,
  rd_addr_int_1_rep1,
  wready_s1,
  wvalid_s1
)
;
input [2:0] push_addr_g ;
output [2:0] pop_addr_g ;
output [1:0] rd_addr_int ;
input aresetn_s_i ;
input aclk_s ;
output rd_addr_int_0_rep1 ;
output rd_addr_int_1_rep1 ;
input wready_s1 ;
output wvalid_s1 ;
wire aresetn_s_i ;
wire aclk_s ;
wire rd_addr_int_0_rep1 ;
wire rd_addr_int_1_rep1 ;
wire wready_s1 ;
wire wvalid_s1 ;
wire [1:0] rd_addr_int_fast;
wire [2:0] advanced_count_4;
wire [2:0] raw_sync;
wire [1:0] this_addr_g_int_7;
wire VCC ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire un6_next_empty_i ;
wire advanced_count_4_1_rep1 ;
wire advanced_count_4_1_rep2 ;
wire advanced_count_4_1_rep3 ;
wire advanced_count_4_0_rep1 ;
wire advanced_count_4_0_rep2 ;
wire advanced_count_4_0_rep3 ;
wire advanced_count_4_2_rep1 ;
wire GND ;
// @39:237
  LUT6 empty_int_RNO (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_4[0]),
	.I4(advanced_count_4[1]),
	.I5(advanced_count_4[2]),
	.O(un6_next_empty_i)
);
defparam empty_int_RNO.INIT=64'hEFDF7FBFFBF7FDFE;
// @40:186
  LUT3 empty_int_RNO_0 (
	.I0(rd_addr_int_fast[0]),
	.I1(wvalid_s1),
	.I2(wready_s1),
	.O(advanced_count_4[0])
);
defparam empty_int_RNO_0.INIT=8'h6A;
// @39:324
  LUT4 \un3_func_bin2gray_6_i[0]  (
	.I0(rd_addr_int_1_rep1),
	.I1(rd_addr_int_0_rep1),
	.I2(wready_s1),
	.I3(wvalid_s1),
	.O(this_addr_g_int_7[0])
);
defparam \un3_func_bin2gray_6_i[0] .INIT=16'h5666;
// @39:324
  LUT5 \un3_func_bin2gray_6_0_a2[1]  (
	.I0(rd_addr_int_0_rep1),
	.I1(pop_addr_g[2]),
	.I2(rd_addr_int_1_rep1),
	.I3(wvalid_s1),
	.I4(wready_s1),
	.O(this_addr_g_int_7[1])
);
defparam \un3_func_bin2gray_6_0_a2[1] .INIT=32'h363C3C3C;
// @40:186
  LUT4 \count_int_RNO[1]  (
	.I0(wvalid_s1),
	.I1(rd_addr_int_fast[0]),
	.I2(rd_addr_int_fast[1]),
	.I3(wready_s1),
	.O(advanced_count_4_1_rep1)
);
defparam \count_int_RNO[1] .INIT=16'h78F0;
// @40:186
  LUT4 count_int_1_rep1_RNO (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(wvalid_s1),
	.I3(wready_s1),
	.O(advanced_count_4_1_rep2)
);
defparam count_int_1_rep1_RNO.INIT=16'h6CCC;
// @40:186
  LUT4 \count_int_fast_RNO[1]  (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(wvalid_s1),
	.I3(wready_s1),
	.O(advanced_count_4_1_rep3)
);
defparam \count_int_fast_RNO[1] .INIT=16'h6CCC;
// @40:186
  LUT3 \count_int_RNO[0]  (
	.I0(wvalid_s1),
	.I1(rd_addr_int_fast[0]),
	.I2(wready_s1),
	.O(advanced_count_4_0_rep1)
);
defparam \count_int_RNO[0] .INIT=8'h6C;
// @40:186
  LUT3 count_int_0_rep1_RNO (
	.I0(rd_addr_int_fast[0]),
	.I1(wvalid_s1),
	.I2(wready_s1),
	.O(advanced_count_4_0_rep2)
);
defparam count_int_0_rep1_RNO.INIT=8'h6A;
// @40:186
  LUT3 \count_int_fast_RNO[0]  (
	.I0(rd_addr_int_fast[0]),
	.I1(wready_s1),
	.I2(wvalid_s1),
	.O(advanced_count_4_0_rep3)
);
defparam \count_int_fast_RNO[0] .INIT=8'h6A;
// @39:360
  LUT5 \count_int_RNO[2]  (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(pop_addr_g[2]),
	.I3(wvalid_s1),
	.I4(wready_s1),
	.O(advanced_count_4_2_rep1)
);
defparam \count_int_RNO[2] .INIT=32'h78F0F0F0;
// @39:237
  FDC count_int_0_rep1_Z (
	.Q(rd_addr_int_0_rep1),
	.D(advanced_count_4_0_rep2),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_fast_Z[0]  (
	.Q(rd_addr_int_fast[0]),
	.D(advanced_count_4_0_rep3),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC count_int_1_rep1_Z (
	.Q(rd_addr_int_1_rep1),
	.D(advanced_count_4_1_rep2),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_fast_Z[1]  (
	.Q(rd_addr_int_fast[1]),
	.D(advanced_count_4_1_rep3),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC empty_int_Z (
	.Q(wvalid_s1),
	.D(un6_next_empty_i),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(rd_addr_int[1]),
	.D(advanced_count_4_1_rep1),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(rd_addr_int[0]),
	.D(advanced_count_4_0_rep1),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(pop_addr_g[1]),
	.D(this_addr_g_int_7[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(pop_addr_g[0]),
	.D(this_addr_g_int_7[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(pop_addr_g[2]),
	.D(advanced_count_4_2_rep1),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_2 U_sync (
	.push_addr_g(push_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000383" *)  LUT4 empty_int_RNO_1_lut6_2_o6 (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(wvalid_s1),
	.I3(wready_s1),
	.O(advanced_count_4[1])
);
defparam empty_int_RNO_1_lut6_2_o6.INIT=16'h6CCC;
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000383" *)  LUT5 empty_int_RNO_1_lut6_2_o5 (
	.I0(rd_addr_int_fast[0]),
	.I1(rd_addr_int_fast[1]),
	.I2(wvalid_s1),
	.I3(pop_addr_g[2]),
	.I4(wready_s1),
	.O(advanced_count_4[2])
);
defparam empty_int_RNO_1_lut6_2_o5.INIT=32'h7F80FF00;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z2_2_1 */

module oursring_asyc_DW_axi_x2x_bcm07_Z3_4 (
  rd_addr_int,
  count_int_fast,
  wvalid_s1,
  wready_s1,
  rd_addr_int_1_rep1,
  rd_addr_int_0_rep1,
  aclk_s,
  aresetn_s_i,
  wvalid_m,
  full_int_fast,
  \mem[3]_0_sqmuxa ,
  aclk_m,
  aresetn_m_i,
  wready_m
)
;
output [1:0] rd_addr_int ;
output [1:0] count_int_fast ;
output wvalid_s1 ;
input wready_s1 ;
output rd_addr_int_1_rep1 ;
output rd_addr_int_0_rep1 ;
input aclk_s ;
input aresetn_s_i ;
input wvalid_m ;
output full_int_fast ;
output \mem[3]_0_sqmuxa  ;
input aclk_m ;
input aresetn_m_i ;
output wready_m ;
wire wvalid_s1 ;
wire wready_s1 ;
wire rd_addr_int_1_rep1 ;
wire rd_addr_int_0_rep1 ;
wire aclk_s ;
wire aresetn_s_i ;
wire wvalid_m ;
wire full_int_fast ;
wire \mem[3]_0_sqmuxa  ;
wire aclk_m ;
wire aresetn_m_i ;
wire wready_m ;
wire [2:0] pop_addr_g;
wire [2:0] push_addr_g;
wire GND ;
wire VCC ;
// @40:159
  oursring_asyc_DW_axi_x2x_bcm05_Z1_2_1 U_PUSH_FIFOFCTL (
	.pop_addr_g(pop_addr_g[2:0]),
	.push_addr_g(push_addr_g[2:0]),
	.count_int_fast(count_int_fast[1:0]),
	.wready_m(wready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.full_int_fast_1z(full_int_fast),
	.wvalid_m(wvalid_m)
);
// @40:186
  oursring_asyc_DW_axi_x2x_bcm05_Z2_2_1 U_POP_FIFOFCTL (
	.push_addr_g(push_addr_g[2:0]),
	.pop_addr_g(pop_addr_g[2:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1),
	.rd_addr_int_1_rep1(rd_addr_int_1_rep1),
	.wready_s1(wready_s1),
	.wvalid_s1(wvalid_s1)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm07_Z3_4 */

module oursring_asyc_DW_axi_x2x_bcm57_85s_4s_0s_2s_18446744073709551615s (
  \mem[3] ,
  \mem[1] ,
  wstrb_m,
  wdata_m,
  wid_m,
  count_int_fast,
  rd_addr_int_0,
  \mem[3]_0_sqmuxa ,
  wlast_m,
  aresetn_m_i,
  aclk_m,
  wlast_s1,
  wvalid_s1,
  rd_addr_int_0_rep1,
  rd_addr_int_1_rep1,
  N_1318,
  N_1310,
  wvalid_m,
  full_int_fast,
  N_1269,
  N_1271,
  N_1270,
  N_1272,
  N_1274,
  N_1276,
  N_1275,
  N_1277,
  N_1279,
  N_1281,
  N_1280,
  N_1282,
  N_1284,
  N_1291,
  N_1287,
  N_1292,
  N_1289,
  N_1296,
  N_1288,
  N_1297,
  N_1294,
  N_1298,
  N_1295,
  N_1299,
  N_1273,
  N_1300,
  N_1293,
  N_1302,
  N_1304,
  N_1307,
  N_1305,
  N_1309,
  N_1311,
  N_1314,
  N_1290,
  N_1319,
  N_1312,
  N_1320,
  N_1286,
  N_1323,
  N_1285,
  N_1324,
  N_1317,
  N_1325,
  N_1315,
  N_1326,
  N_1321,
  N_1328,
  N_1327,
  N_1329,
  N_1283,
  N_1332,
  N_1331,
  N_1333,
  N_1330,
  N_1335,
  N_1334,
  N_1336,
  N_1313,
  N_1337,
  N_1303,
  N_1338,
  N_1316,
  N_1340,
  N_1308,
  N_1341,
  N_1339,
  N_1343,
  N_1342,
  N_1344,
  N_1345,
  N_1347,
  N_1306,
  N_1348,
  N_1301,
  N_1349,
  N_1346,
  N_1350,
  N_1322,
  N_1351,
  N_1278,
  N_1352
)
;
output [84:1] \mem[3]  ;
output [84:1] \mem[1]  ;
input [7:0] wstrb_m ;
input [63:0] wdata_m ;
input [11:0] wid_m ;
input [1:0] count_int_fast ;
input rd_addr_int_0 ;
input \mem[3]_0_sqmuxa  ;
input wlast_m ;
input aresetn_m_i ;
input aclk_m ;
output wlast_s1 ;
input wvalid_s1 ;
input rd_addr_int_0_rep1 ;
input rd_addr_int_1_rep1 ;
output N_1318 ;
output N_1310 ;
input wvalid_m ;
input full_int_fast ;
output N_1269 ;
output N_1271 ;
output N_1270 ;
output N_1272 ;
output N_1274 ;
output N_1276 ;
output N_1275 ;
output N_1277 ;
output N_1279 ;
output N_1281 ;
output N_1280 ;
output N_1282 ;
output N_1284 ;
output N_1291 ;
output N_1287 ;
output N_1292 ;
output N_1289 ;
output N_1296 ;
output N_1288 ;
output N_1297 ;
output N_1294 ;
output N_1298 ;
output N_1295 ;
output N_1299 ;
output N_1273 ;
output N_1300 ;
output N_1293 ;
output N_1302 ;
output N_1304 ;
output N_1307 ;
output N_1305 ;
output N_1309 ;
output N_1311 ;
output N_1314 ;
output N_1290 ;
output N_1319 ;
output N_1312 ;
output N_1320 ;
output N_1286 ;
output N_1323 ;
output N_1285 ;
output N_1324 ;
output N_1317 ;
output N_1325 ;
output N_1315 ;
output N_1326 ;
output N_1321 ;
output N_1328 ;
output N_1327 ;
output N_1329 ;
output N_1283 ;
output N_1332 ;
output N_1331 ;
output N_1333 ;
output N_1330 ;
output N_1335 ;
output N_1334 ;
output N_1336 ;
output N_1313 ;
output N_1337 ;
output N_1303 ;
output N_1338 ;
output N_1316 ;
output N_1340 ;
output N_1308 ;
output N_1341 ;
output N_1339 ;
output N_1343 ;
output N_1342 ;
output N_1344 ;
output N_1345 ;
output N_1347 ;
output N_1306 ;
output N_1348 ;
output N_1301 ;
output N_1349 ;
output N_1346 ;
output N_1350 ;
output N_1322 ;
output N_1351 ;
output N_1278 ;
output N_1352 ;
wire rd_addr_int_0 ;
wire \mem[3]_0_sqmuxa  ;
wire wlast_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire wlast_s1 ;
wire wvalid_s1 ;
wire rd_addr_int_0_rep1 ;
wire rd_addr_int_1_rep1 ;
wire N_1318 ;
wire N_1310 ;
wire wvalid_m ;
wire full_int_fast ;
wire N_1269 ;
wire N_1271 ;
wire N_1270 ;
wire N_1272 ;
wire N_1274 ;
wire N_1276 ;
wire N_1275 ;
wire N_1277 ;
wire N_1279 ;
wire N_1281 ;
wire N_1280 ;
wire N_1282 ;
wire N_1284 ;
wire N_1291 ;
wire N_1287 ;
wire N_1292 ;
wire N_1289 ;
wire N_1296 ;
wire N_1288 ;
wire N_1297 ;
wire N_1294 ;
wire N_1298 ;
wire N_1295 ;
wire N_1299 ;
wire N_1273 ;
wire N_1300 ;
wire N_1293 ;
wire N_1302 ;
wire N_1304 ;
wire N_1307 ;
wire N_1305 ;
wire N_1309 ;
wire N_1311 ;
wire N_1314 ;
wire N_1290 ;
wire N_1319 ;
wire N_1312 ;
wire N_1320 ;
wire N_1286 ;
wire N_1323 ;
wire N_1285 ;
wire N_1324 ;
wire N_1317 ;
wire N_1325 ;
wire N_1315 ;
wire N_1326 ;
wire N_1321 ;
wire N_1328 ;
wire N_1327 ;
wire N_1329 ;
wire N_1283 ;
wire N_1332 ;
wire N_1331 ;
wire N_1333 ;
wire N_1330 ;
wire N_1335 ;
wire N_1334 ;
wire N_1336 ;
wire N_1313 ;
wire N_1337 ;
wire N_1303 ;
wire N_1338 ;
wire N_1316 ;
wire N_1340 ;
wire N_1308 ;
wire N_1341 ;
wire N_1339 ;
wire N_1343 ;
wire N_1342 ;
wire N_1344 ;
wire N_1345 ;
wire N_1347 ;
wire N_1306 ;
wire N_1348 ;
wire N_1301 ;
wire N_1349 ;
wire N_1346 ;
wire N_1350 ;
wire N_1322 ;
wire N_1351 ;
wire N_1278 ;
wire N_1352 ;
wire [84:0] \mem[0] ;
wire [84:0] \mem[2] ;
wire [0:0] \mem[3]_Z ;
wire [0:0] \mem[1]_RNICHDN ;
wire [0:0] \mem[1]_Z ;
wire VCC ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire GND ;
// @11:191
  LUT4 \mem[0]_0_sqmuxa_cZ  (
	.I0(count_int_fast[0]),
	.I1(count_int_fast[1]),
	.I2(full_int_fast),
	.I3(wvalid_m),
	.O(\mem[0]_0_sqmuxa )
);
defparam \mem[0]_0_sqmuxa_cZ .INIT=16'h0100;
// @11:191
  LUT4 \mem[2]_0_sqmuxa_cZ  (
	.I0(count_int_fast[0]),
	.I1(count_int_fast[1]),
	.I2(full_int_fast),
	.I3(wvalid_m),
	.O(\mem[2]_0_sqmuxa )
);
defparam \mem[2]_0_sqmuxa_cZ .INIT=16'h0400;
// @11:191
  LUT4 \mem[1]_0_sqmuxa_cZ  (
	.I0(count_int_fast[0]),
	.I1(count_int_fast[1]),
	.I2(full_int_fast),
	.I3(wvalid_m),
	.O(\mem[1]_0_sqmuxa )
);
defparam \mem[1]_0_sqmuxa_cZ .INIT=16'h0200;
// @42:187
  LUT3 \mem[0]_RNIQ9CT[42]  (
	.I0(\mem[0] [42]),
	.I1(\mem[2] [42]),
	.I2(rd_addr_int_0),
	.O(N_1310)
);
defparam \mem[0]_RNIQ9CT[42] .INIT=8'hCA;
// @42:187
  LUT3 \mem[0]_RNIO9ET[50]  (
	.I0(\mem[0] [50]),
	.I1(\mem[2] [50]),
	.I2(rd_addr_int_0),
	.O(N_1318)
);
defparam \mem[0]_RNIO9ET[50] .INIT=8'hCA;
// @42:187
  LUT6 \mem[0]_RNI3TQM1[0]  (
	.I0(\mem[0] [0]),
	.I1(\mem[3]_Z [0]),
	.I2(rd_addr_int_1_rep1),
	.I3(rd_addr_int_0_rep1),
	.I4(\mem[1]_RNICHDN [0]),
	.I5(wvalid_s1),
	.O(wlast_s1)
);
defparam \mem[0]_RNI3TQM1[0] .INIT=64'hCFFAC00A00000000;
// @42:187
  LUT3 \mem[1]_RNICHDN_cZ[0]  (
	.I0(\mem[1]_Z [0]),
	.I1(\mem[2] [0]),
	.I2(rd_addr_int_0_rep1),
	.O(\mem[1]_RNICHDN [0])
);
defparam \mem[1]_RNICHDN_cZ[0] .INIT=8'hAC;
// @11:161
  FDCE \mem_Z[0][84]  (
	.Q(\mem[0] [84]),
	.D(wid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][83]  (
	.Q(\mem[0] [83]),
	.D(wid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][82]  (
	.Q(\mem[0] [82]),
	.D(wid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][81]  (
	.Q(\mem[0] [81]),
	.D(wid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][80]  (
	.Q(\mem[0] [80]),
	.D(wid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][79]  (
	.Q(\mem[0] [79]),
	.D(wid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][78]  (
	.Q(\mem[0] [78]),
	.D(wid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][77]  (
	.Q(\mem[0] [77]),
	.D(wid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][76]  (
	.Q(\mem[0] [76]),
	.D(wid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][75]  (
	.Q(\mem[0] [75]),
	.D(wid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][74]  (
	.Q(\mem[0] [74]),
	.D(wid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][73]  (
	.Q(\mem[0] [73]),
	.D(wid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][72]  (
	.Q(\mem[0] [72]),
	.D(wdata_m[63]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][71]  (
	.Q(\mem[0] [71]),
	.D(wdata_m[62]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][70]  (
	.Q(\mem[0] [70]),
	.D(wdata_m[61]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][69]  (
	.Q(\mem[0] [69]),
	.D(wdata_m[60]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][68]  (
	.Q(\mem[0] [68]),
	.D(wdata_m[59]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][67]  (
	.Q(\mem[0] [67]),
	.D(wdata_m[58]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][66]  (
	.Q(\mem[0] [66]),
	.D(wdata_m[57]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][65]  (
	.Q(\mem[0] [65]),
	.D(wdata_m[56]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][64]  (
	.Q(\mem[0] [64]),
	.D(wdata_m[55]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][63]  (
	.Q(\mem[0] [63]),
	.D(wdata_m[54]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][62]  (
	.Q(\mem[0] [62]),
	.D(wdata_m[53]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][61]  (
	.Q(\mem[0] [61]),
	.D(wdata_m[52]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][60]  (
	.Q(\mem[0] [60]),
	.D(wdata_m[51]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][59]  (
	.Q(\mem[0] [59]),
	.D(wdata_m[50]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][58]  (
	.Q(\mem[0] [58]),
	.D(wdata_m[49]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][57]  (
	.Q(\mem[0] [57]),
	.D(wdata_m[48]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][56]  (
	.Q(\mem[0] [56]),
	.D(wdata_m[47]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][55]  (
	.Q(\mem[0] [55]),
	.D(wdata_m[46]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][54]  (
	.Q(\mem[0] [54]),
	.D(wdata_m[45]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][53]  (
	.Q(\mem[0] [53]),
	.D(wdata_m[44]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][52]  (
	.Q(\mem[0] [52]),
	.D(wdata_m[43]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][51]  (
	.Q(\mem[0] [51]),
	.D(wdata_m[42]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][50]  (
	.Q(\mem[0] [50]),
	.D(wdata_m[41]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][49]  (
	.Q(\mem[0] [49]),
	.D(wdata_m[40]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][48]  (
	.Q(\mem[0] [48]),
	.D(wdata_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][47]  (
	.Q(\mem[0] [47]),
	.D(wdata_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][46]  (
	.Q(\mem[0] [46]),
	.D(wdata_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][45]  (
	.Q(\mem[0] [45]),
	.D(wdata_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][44]  (
	.Q(\mem[0] [44]),
	.D(wdata_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][43]  (
	.Q(\mem[0] [43]),
	.D(wdata_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][42]  (
	.Q(\mem[0] [42]),
	.D(wdata_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][41]  (
	.Q(\mem[0] [41]),
	.D(wdata_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][40]  (
	.Q(\mem[0] [40]),
	.D(wdata_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][39]  (
	.Q(\mem[0] [39]),
	.D(wdata_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][38]  (
	.Q(\mem[0] [38]),
	.D(wdata_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][37]  (
	.Q(\mem[0] [37]),
	.D(wdata_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][36]  (
	.Q(\mem[0] [36]),
	.D(wdata_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][35]  (
	.Q(\mem[0] [35]),
	.D(wdata_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][34]  (
	.Q(\mem[0] [34]),
	.D(wdata_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][33]  (
	.Q(\mem[0] [33]),
	.D(wdata_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][32]  (
	.Q(\mem[0] [32]),
	.D(wdata_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][31]  (
	.Q(\mem[0] [31]),
	.D(wdata_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][30]  (
	.Q(\mem[0] [30]),
	.D(wdata_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][29]  (
	.Q(\mem[0] [29]),
	.D(wdata_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][28]  (
	.Q(\mem[0] [28]),
	.D(wdata_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][27]  (
	.Q(\mem[0] [27]),
	.D(wdata_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][26]  (
	.Q(\mem[0] [26]),
	.D(wdata_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][25]  (
	.Q(\mem[0] [25]),
	.D(wdata_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][24]  (
	.Q(\mem[0] [24]),
	.D(wdata_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][23]  (
	.Q(\mem[0] [23]),
	.D(wdata_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][22]  (
	.Q(\mem[0] [22]),
	.D(wdata_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][21]  (
	.Q(\mem[0] [21]),
	.D(wdata_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][20]  (
	.Q(\mem[0] [20]),
	.D(wdata_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][19]  (
	.Q(\mem[0] [19]),
	.D(wdata_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][18]  (
	.Q(\mem[0] [18]),
	.D(wdata_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][17]  (
	.Q(\mem[0] [17]),
	.D(wdata_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][16]  (
	.Q(\mem[0] [16]),
	.D(wdata_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][15]  (
	.Q(\mem[0] [15]),
	.D(wdata_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][14]  (
	.Q(\mem[0] [14]),
	.D(wdata_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][13]  (
	.Q(\mem[0] [13]),
	.D(wdata_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][12]  (
	.Q(\mem[0] [12]),
	.D(wdata_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][11]  (
	.Q(\mem[0] [11]),
	.D(wdata_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][10]  (
	.Q(\mem[0] [10]),
	.D(wdata_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][9]  (
	.Q(\mem[0] [9]),
	.D(wdata_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][8]  (
	.Q(\mem[0] [8]),
	.D(wstrb_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][7]  (
	.Q(\mem[0] [7]),
	.D(wstrb_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][6]  (
	.Q(\mem[0] [6]),
	.D(wstrb_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][5]  (
	.Q(\mem[0] [5]),
	.D(wstrb_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][4]  (
	.Q(\mem[0] [4]),
	.D(wstrb_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][3]  (
	.Q(\mem[0] [3]),
	.D(wstrb_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][2]  (
	.Q(\mem[0] [2]),
	.D(wstrb_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][1]  (
	.Q(\mem[0] [1]),
	.D(wstrb_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][0]  (
	.Q(\mem[0] [0]),
	.D(wlast_m),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][84]  (
	.Q(\mem[1] [84]),
	.D(wid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][83]  (
	.Q(\mem[1] [83]),
	.D(wid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][82]  (
	.Q(\mem[1] [82]),
	.D(wid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][81]  (
	.Q(\mem[1] [81]),
	.D(wid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][80]  (
	.Q(\mem[1] [80]),
	.D(wid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][79]  (
	.Q(\mem[1] [79]),
	.D(wid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][78]  (
	.Q(\mem[1] [78]),
	.D(wid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][77]  (
	.Q(\mem[1] [77]),
	.D(wid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][76]  (
	.Q(\mem[1] [76]),
	.D(wid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][75]  (
	.Q(\mem[1] [75]),
	.D(wid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][74]  (
	.Q(\mem[1] [74]),
	.D(wid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][73]  (
	.Q(\mem[1] [73]),
	.D(wid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][72]  (
	.Q(\mem[1] [72]),
	.D(wdata_m[63]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][71]  (
	.Q(\mem[1] [71]),
	.D(wdata_m[62]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][70]  (
	.Q(\mem[1] [70]),
	.D(wdata_m[61]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][69]  (
	.Q(\mem[1] [69]),
	.D(wdata_m[60]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][68]  (
	.Q(\mem[1] [68]),
	.D(wdata_m[59]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][67]  (
	.Q(\mem[1] [67]),
	.D(wdata_m[58]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][66]  (
	.Q(\mem[1] [66]),
	.D(wdata_m[57]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][65]  (
	.Q(\mem[1] [65]),
	.D(wdata_m[56]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][64]  (
	.Q(\mem[1] [64]),
	.D(wdata_m[55]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][63]  (
	.Q(\mem[1] [63]),
	.D(wdata_m[54]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][62]  (
	.Q(\mem[1] [62]),
	.D(wdata_m[53]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][61]  (
	.Q(\mem[1] [61]),
	.D(wdata_m[52]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][60]  (
	.Q(\mem[1] [60]),
	.D(wdata_m[51]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][59]  (
	.Q(\mem[1] [59]),
	.D(wdata_m[50]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][58]  (
	.Q(\mem[1] [58]),
	.D(wdata_m[49]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][57]  (
	.Q(\mem[1] [57]),
	.D(wdata_m[48]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][56]  (
	.Q(\mem[1] [56]),
	.D(wdata_m[47]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][55]  (
	.Q(\mem[1] [55]),
	.D(wdata_m[46]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][54]  (
	.Q(\mem[1] [54]),
	.D(wdata_m[45]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][53]  (
	.Q(\mem[1] [53]),
	.D(wdata_m[44]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][52]  (
	.Q(\mem[1] [52]),
	.D(wdata_m[43]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][51]  (
	.Q(\mem[1] [51]),
	.D(wdata_m[42]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][50]  (
	.Q(\mem[1] [50]),
	.D(wdata_m[41]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][49]  (
	.Q(\mem[1] [49]),
	.D(wdata_m[40]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][48]  (
	.Q(\mem[1] [48]),
	.D(wdata_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][47]  (
	.Q(\mem[1] [47]),
	.D(wdata_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][46]  (
	.Q(\mem[1] [46]),
	.D(wdata_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][45]  (
	.Q(\mem[1] [45]),
	.D(wdata_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][44]  (
	.Q(\mem[1] [44]),
	.D(wdata_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][43]  (
	.Q(\mem[1] [43]),
	.D(wdata_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][42]  (
	.Q(\mem[1] [42]),
	.D(wdata_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][41]  (
	.Q(\mem[1] [41]),
	.D(wdata_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][40]  (
	.Q(\mem[1] [40]),
	.D(wdata_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][39]  (
	.Q(\mem[1] [39]),
	.D(wdata_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][38]  (
	.Q(\mem[1] [38]),
	.D(wdata_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][37]  (
	.Q(\mem[1] [37]),
	.D(wdata_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][36]  (
	.Q(\mem[1] [36]),
	.D(wdata_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][35]  (
	.Q(\mem[1] [35]),
	.D(wdata_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][34]  (
	.Q(\mem[1] [34]),
	.D(wdata_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][33]  (
	.Q(\mem[1] [33]),
	.D(wdata_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][32]  (
	.Q(\mem[1] [32]),
	.D(wdata_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][31]  (
	.Q(\mem[1] [31]),
	.D(wdata_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][30]  (
	.Q(\mem[1] [30]),
	.D(wdata_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][29]  (
	.Q(\mem[1] [29]),
	.D(wdata_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][28]  (
	.Q(\mem[1] [28]),
	.D(wdata_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][27]  (
	.Q(\mem[1] [27]),
	.D(wdata_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][26]  (
	.Q(\mem[1] [26]),
	.D(wdata_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][25]  (
	.Q(\mem[1] [25]),
	.D(wdata_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][24]  (
	.Q(\mem[1] [24]),
	.D(wdata_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][23]  (
	.Q(\mem[1] [23]),
	.D(wdata_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][22]  (
	.Q(\mem[1] [22]),
	.D(wdata_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][21]  (
	.Q(\mem[1] [21]),
	.D(wdata_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][20]  (
	.Q(\mem[1] [20]),
	.D(wdata_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][19]  (
	.Q(\mem[1] [19]),
	.D(wdata_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][18]  (
	.Q(\mem[1] [18]),
	.D(wdata_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][17]  (
	.Q(\mem[1] [17]),
	.D(wdata_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][16]  (
	.Q(\mem[1] [16]),
	.D(wdata_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][15]  (
	.Q(\mem[1] [15]),
	.D(wdata_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][14]  (
	.Q(\mem[1] [14]),
	.D(wdata_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][13]  (
	.Q(\mem[1] [13]),
	.D(wdata_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][12]  (
	.Q(\mem[1] [12]),
	.D(wdata_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][11]  (
	.Q(\mem[1] [11]),
	.D(wdata_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][10]  (
	.Q(\mem[1] [10]),
	.D(wdata_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][9]  (
	.Q(\mem[1] [9]),
	.D(wdata_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][8]  (
	.Q(\mem[1] [8]),
	.D(wstrb_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][7]  (
	.Q(\mem[1] [7]),
	.D(wstrb_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][6]  (
	.Q(\mem[1] [6]),
	.D(wstrb_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][5]  (
	.Q(\mem[1] [5]),
	.D(wstrb_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][4]  (
	.Q(\mem[1] [4]),
	.D(wstrb_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][3]  (
	.Q(\mem[1] [3]),
	.D(wstrb_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][2]  (
	.Q(\mem[1] [2]),
	.D(wstrb_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][1]  (
	.Q(\mem[1] [1]),
	.D(wstrb_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][0]  (
	.Q(\mem[1]_Z [0]),
	.D(wlast_m),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][84]  (
	.Q(\mem[2] [84]),
	.D(wid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][83]  (
	.Q(\mem[2] [83]),
	.D(wid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][82]  (
	.Q(\mem[2] [82]),
	.D(wid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][81]  (
	.Q(\mem[2] [81]),
	.D(wid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][80]  (
	.Q(\mem[2] [80]),
	.D(wid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][79]  (
	.Q(\mem[2] [79]),
	.D(wid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][78]  (
	.Q(\mem[2] [78]),
	.D(wid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][77]  (
	.Q(\mem[2] [77]),
	.D(wid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][76]  (
	.Q(\mem[2] [76]),
	.D(wid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][75]  (
	.Q(\mem[2] [75]),
	.D(wid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][74]  (
	.Q(\mem[2] [74]),
	.D(wid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][73]  (
	.Q(\mem[2] [73]),
	.D(wid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][72]  (
	.Q(\mem[2] [72]),
	.D(wdata_m[63]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][71]  (
	.Q(\mem[2] [71]),
	.D(wdata_m[62]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][70]  (
	.Q(\mem[2] [70]),
	.D(wdata_m[61]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][69]  (
	.Q(\mem[2] [69]),
	.D(wdata_m[60]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][68]  (
	.Q(\mem[2] [68]),
	.D(wdata_m[59]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][67]  (
	.Q(\mem[2] [67]),
	.D(wdata_m[58]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][66]  (
	.Q(\mem[2] [66]),
	.D(wdata_m[57]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][65]  (
	.Q(\mem[2] [65]),
	.D(wdata_m[56]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][64]  (
	.Q(\mem[2] [64]),
	.D(wdata_m[55]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][63]  (
	.Q(\mem[2] [63]),
	.D(wdata_m[54]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][62]  (
	.Q(\mem[2] [62]),
	.D(wdata_m[53]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][61]  (
	.Q(\mem[2] [61]),
	.D(wdata_m[52]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][60]  (
	.Q(\mem[2] [60]),
	.D(wdata_m[51]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][59]  (
	.Q(\mem[2] [59]),
	.D(wdata_m[50]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][58]  (
	.Q(\mem[2] [58]),
	.D(wdata_m[49]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][57]  (
	.Q(\mem[2] [57]),
	.D(wdata_m[48]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][56]  (
	.Q(\mem[2] [56]),
	.D(wdata_m[47]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][55]  (
	.Q(\mem[2] [55]),
	.D(wdata_m[46]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][54]  (
	.Q(\mem[2] [54]),
	.D(wdata_m[45]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][53]  (
	.Q(\mem[2] [53]),
	.D(wdata_m[44]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][52]  (
	.Q(\mem[2] [52]),
	.D(wdata_m[43]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][51]  (
	.Q(\mem[2] [51]),
	.D(wdata_m[42]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][50]  (
	.Q(\mem[2] [50]),
	.D(wdata_m[41]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][49]  (
	.Q(\mem[2] [49]),
	.D(wdata_m[40]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][48]  (
	.Q(\mem[2] [48]),
	.D(wdata_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][47]  (
	.Q(\mem[2] [47]),
	.D(wdata_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][46]  (
	.Q(\mem[2] [46]),
	.D(wdata_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][45]  (
	.Q(\mem[2] [45]),
	.D(wdata_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][44]  (
	.Q(\mem[2] [44]),
	.D(wdata_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][43]  (
	.Q(\mem[2] [43]),
	.D(wdata_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][42]  (
	.Q(\mem[2] [42]),
	.D(wdata_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][41]  (
	.Q(\mem[2] [41]),
	.D(wdata_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][40]  (
	.Q(\mem[2] [40]),
	.D(wdata_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][39]  (
	.Q(\mem[2] [39]),
	.D(wdata_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][38]  (
	.Q(\mem[2] [38]),
	.D(wdata_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][37]  (
	.Q(\mem[2] [37]),
	.D(wdata_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][36]  (
	.Q(\mem[2] [36]),
	.D(wdata_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][35]  (
	.Q(\mem[2] [35]),
	.D(wdata_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][34]  (
	.Q(\mem[2] [34]),
	.D(wdata_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][33]  (
	.Q(\mem[2] [33]),
	.D(wdata_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][32]  (
	.Q(\mem[2] [32]),
	.D(wdata_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][31]  (
	.Q(\mem[2] [31]),
	.D(wdata_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][30]  (
	.Q(\mem[2] [30]),
	.D(wdata_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][29]  (
	.Q(\mem[2] [29]),
	.D(wdata_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][28]  (
	.Q(\mem[2] [28]),
	.D(wdata_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][27]  (
	.Q(\mem[2] [27]),
	.D(wdata_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][26]  (
	.Q(\mem[2] [26]),
	.D(wdata_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][25]  (
	.Q(\mem[2] [25]),
	.D(wdata_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][24]  (
	.Q(\mem[2] [24]),
	.D(wdata_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][23]  (
	.Q(\mem[2] [23]),
	.D(wdata_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][22]  (
	.Q(\mem[2] [22]),
	.D(wdata_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][21]  (
	.Q(\mem[2] [21]),
	.D(wdata_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][20]  (
	.Q(\mem[2] [20]),
	.D(wdata_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][19]  (
	.Q(\mem[2] [19]),
	.D(wdata_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][18]  (
	.Q(\mem[2] [18]),
	.D(wdata_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][17]  (
	.Q(\mem[2] [17]),
	.D(wdata_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][16]  (
	.Q(\mem[2] [16]),
	.D(wdata_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][15]  (
	.Q(\mem[2] [15]),
	.D(wdata_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][14]  (
	.Q(\mem[2] [14]),
	.D(wdata_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][13]  (
	.Q(\mem[2] [13]),
	.D(wdata_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][12]  (
	.Q(\mem[2] [12]),
	.D(wdata_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][11]  (
	.Q(\mem[2] [11]),
	.D(wdata_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][10]  (
	.Q(\mem[2] [10]),
	.D(wdata_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][9]  (
	.Q(\mem[2] [9]),
	.D(wdata_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][8]  (
	.Q(\mem[2] [8]),
	.D(wstrb_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][7]  (
	.Q(\mem[2] [7]),
	.D(wstrb_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][6]  (
	.Q(\mem[2] [6]),
	.D(wstrb_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][5]  (
	.Q(\mem[2] [5]),
	.D(wstrb_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][4]  (
	.Q(\mem[2] [4]),
	.D(wstrb_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][3]  (
	.Q(\mem[2] [3]),
	.D(wstrb_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][2]  (
	.Q(\mem[2] [2]),
	.D(wstrb_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][1]  (
	.Q(\mem[2] [1]),
	.D(wstrb_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][0]  (
	.Q(\mem[2] [0]),
	.D(wlast_m),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][84]  (
	.Q(\mem[3] [84]),
	.D(wid_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][83]  (
	.Q(\mem[3] [83]),
	.D(wid_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][82]  (
	.Q(\mem[3] [82]),
	.D(wid_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][81]  (
	.Q(\mem[3] [81]),
	.D(wid_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][80]  (
	.Q(\mem[3] [80]),
	.D(wid_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][79]  (
	.Q(\mem[3] [79]),
	.D(wid_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][78]  (
	.Q(\mem[3] [78]),
	.D(wid_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][77]  (
	.Q(\mem[3] [77]),
	.D(wid_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][76]  (
	.Q(\mem[3] [76]),
	.D(wid_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][75]  (
	.Q(\mem[3] [75]),
	.D(wid_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][74]  (
	.Q(\mem[3] [74]),
	.D(wid_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][73]  (
	.Q(\mem[3] [73]),
	.D(wid_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][72]  (
	.Q(\mem[3] [72]),
	.D(wdata_m[63]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][71]  (
	.Q(\mem[3] [71]),
	.D(wdata_m[62]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][70]  (
	.Q(\mem[3] [70]),
	.D(wdata_m[61]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][69]  (
	.Q(\mem[3] [69]),
	.D(wdata_m[60]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][68]  (
	.Q(\mem[3] [68]),
	.D(wdata_m[59]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][67]  (
	.Q(\mem[3] [67]),
	.D(wdata_m[58]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][66]  (
	.Q(\mem[3] [66]),
	.D(wdata_m[57]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][65]  (
	.Q(\mem[3] [65]),
	.D(wdata_m[56]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][64]  (
	.Q(\mem[3] [64]),
	.D(wdata_m[55]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][63]  (
	.Q(\mem[3] [63]),
	.D(wdata_m[54]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][62]  (
	.Q(\mem[3] [62]),
	.D(wdata_m[53]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][61]  (
	.Q(\mem[3] [61]),
	.D(wdata_m[52]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][60]  (
	.Q(\mem[3] [60]),
	.D(wdata_m[51]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][59]  (
	.Q(\mem[3] [59]),
	.D(wdata_m[50]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][58]  (
	.Q(\mem[3] [58]),
	.D(wdata_m[49]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][57]  (
	.Q(\mem[3] [57]),
	.D(wdata_m[48]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][56]  (
	.Q(\mem[3] [56]),
	.D(wdata_m[47]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][55]  (
	.Q(\mem[3] [55]),
	.D(wdata_m[46]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][54]  (
	.Q(\mem[3] [54]),
	.D(wdata_m[45]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][53]  (
	.Q(\mem[3] [53]),
	.D(wdata_m[44]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][52]  (
	.Q(\mem[3] [52]),
	.D(wdata_m[43]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][51]  (
	.Q(\mem[3] [51]),
	.D(wdata_m[42]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][50]  (
	.Q(\mem[3] [50]),
	.D(wdata_m[41]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][49]  (
	.Q(\mem[3] [49]),
	.D(wdata_m[40]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][48]  (
	.Q(\mem[3] [48]),
	.D(wdata_m[39]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][47]  (
	.Q(\mem[3] [47]),
	.D(wdata_m[38]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][46]  (
	.Q(\mem[3] [46]),
	.D(wdata_m[37]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][45]  (
	.Q(\mem[3] [45]),
	.D(wdata_m[36]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][44]  (
	.Q(\mem[3] [44]),
	.D(wdata_m[35]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][43]  (
	.Q(\mem[3] [43]),
	.D(wdata_m[34]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][42]  (
	.Q(\mem[3] [42]),
	.D(wdata_m[33]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][41]  (
	.Q(\mem[3] [41]),
	.D(wdata_m[32]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][40]  (
	.Q(\mem[3] [40]),
	.D(wdata_m[31]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][39]  (
	.Q(\mem[3] [39]),
	.D(wdata_m[30]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][38]  (
	.Q(\mem[3] [38]),
	.D(wdata_m[29]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][37]  (
	.Q(\mem[3] [37]),
	.D(wdata_m[28]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][36]  (
	.Q(\mem[3] [36]),
	.D(wdata_m[27]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][35]  (
	.Q(\mem[3] [35]),
	.D(wdata_m[26]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][34]  (
	.Q(\mem[3] [34]),
	.D(wdata_m[25]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][33]  (
	.Q(\mem[3] [33]),
	.D(wdata_m[24]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][32]  (
	.Q(\mem[3] [32]),
	.D(wdata_m[23]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][31]  (
	.Q(\mem[3] [31]),
	.D(wdata_m[22]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][30]  (
	.Q(\mem[3] [30]),
	.D(wdata_m[21]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][29]  (
	.Q(\mem[3] [29]),
	.D(wdata_m[20]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][28]  (
	.Q(\mem[3] [28]),
	.D(wdata_m[19]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][27]  (
	.Q(\mem[3] [27]),
	.D(wdata_m[18]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][26]  (
	.Q(\mem[3] [26]),
	.D(wdata_m[17]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][25]  (
	.Q(\mem[3] [25]),
	.D(wdata_m[16]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][24]  (
	.Q(\mem[3] [24]),
	.D(wdata_m[15]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][23]  (
	.Q(\mem[3] [23]),
	.D(wdata_m[14]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][22]  (
	.Q(\mem[3] [22]),
	.D(wdata_m[13]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][21]  (
	.Q(\mem[3] [21]),
	.D(wdata_m[12]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][20]  (
	.Q(\mem[3] [20]),
	.D(wdata_m[11]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][19]  (
	.Q(\mem[3] [19]),
	.D(wdata_m[10]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][18]  (
	.Q(\mem[3] [18]),
	.D(wdata_m[9]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][17]  (
	.Q(\mem[3] [17]),
	.D(wdata_m[8]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][16]  (
	.Q(\mem[3] [16]),
	.D(wdata_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][15]  (
	.Q(\mem[3] [15]),
	.D(wdata_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][14]  (
	.Q(\mem[3] [14]),
	.D(wdata_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][13]  (
	.Q(\mem[3] [13]),
	.D(wdata_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][12]  (
	.Q(\mem[3] [12]),
	.D(wdata_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][11]  (
	.Q(\mem[3] [11]),
	.D(wdata_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][10]  (
	.Q(\mem[3] [10]),
	.D(wdata_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][9]  (
	.Q(\mem[3] [9]),
	.D(wdata_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][8]  (
	.Q(\mem[3] [8]),
	.D(wstrb_m[7]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][7]  (
	.Q(\mem[3] [7]),
	.D(wstrb_m[6]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][6]  (
	.Q(\mem[3] [6]),
	.D(wstrb_m[5]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][5]  (
	.Q(\mem[3] [5]),
	.D(wstrb_m[4]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][4]  (
	.Q(\mem[3] [4]),
	.D(wstrb_m[3]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][3]  (
	.Q(\mem[3] [3]),
	.D(wstrb_m[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][2]  (
	.Q(\mem[3] [2]),
	.D(wstrb_m[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][1]  (
	.Q(\mem[3] [1]),
	.D(wstrb_m[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][0]  (
	.Q(\mem[3]_Z [0]),
	.D(wlast_m),
	.C(aclk_m),
	.CLR(aresetn_m_i),
	.CE(\mem[3]_0_sqmuxa )
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000384" *)  LUT3 \mem[0]_RNIKS1E_lut6_2_o6[3]  (
	.I0(\mem[0] [3]),
	.I1(\mem[2] [3]),
	.I2(rd_addr_int_0),
	.O(N_1271)
);
defparam \mem[0]_RNIKS1E_lut6_2_o6[3] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000384" *)  LUT3 \mem[0]_RNIKS1E_lut6_2_o5[3]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [1]),
	.I2(\mem[2] [1]),
	.O(N_1269)
);
defparam \mem[0]_RNIKS1E_lut6_2_o5[3] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000385" *)  LUT3 \mem[0]_RNIMU1E_lut6_2_o6[4]  (
	.I0(\mem[0] [4]),
	.I1(\mem[2] [4]),
	.I2(rd_addr_int_0),
	.O(N_1272)
);
defparam \mem[0]_RNIMU1E_lut6_2_o6[4] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000385" *)  LUT3 \mem[0]_RNIMU1E_lut6_2_o5[4]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [2]),
	.I2(\mem[2] [2]),
	.O(N_1270)
);
defparam \mem[0]_RNIMU1E_lut6_2_o5[4] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000386" *)  LUT3 \mem[0]_RNIU62E_lut6_2_o6[8]  (
	.I0(\mem[0] [8]),
	.I1(\mem[2] [8]),
	.I2(rd_addr_int_0),
	.O(N_1276)
);
defparam \mem[0]_RNIU62E_lut6_2_o6[8] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000386" *)  LUT3 \mem[0]_RNIU62E_lut6_2_o5[8]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [6]),
	.I2(\mem[2] [6]),
	.O(N_1274)
);
defparam \mem[0]_RNIU62E_lut6_2_o5[8] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000387" *)  LUT3 \mem[0]_RNI092E_lut6_2_o6[9]  (
	.I0(\mem[0] [9]),
	.I1(\mem[2] [9]),
	.I2(rd_addr_int_0),
	.O(N_1277)
);
defparam \mem[0]_RNI092E_lut6_2_o6[9] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000387" *)  LUT3 \mem[0]_RNI092E_lut6_2_o5[9]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [7]),
	.I2(\mem[2] [7]),
	.O(N_1275)
);
defparam \mem[0]_RNI092E_lut6_2_o5[9] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000388" *)  LUT3 \mem[0]_RNIMV5T_lut6_2_o6[13]  (
	.I0(\mem[0] [13]),
	.I1(\mem[2] [13]),
	.I2(rd_addr_int_0),
	.O(N_1281)
);
defparam \mem[0]_RNIMV5T_lut6_2_o6[13] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000388" *)  LUT3 \mem[0]_RNIMV5T_lut6_2_o5[13]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [11]),
	.I2(\mem[2] [11]),
	.O(N_1279)
);
defparam \mem[0]_RNIMV5T_lut6_2_o5[13] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000389" *)  LUT3 \mem[0]_RNIO16T_lut6_2_o6[14]  (
	.I0(\mem[0] [14]),
	.I1(\mem[2] [14]),
	.I2(rd_addr_int_0),
	.O(N_1282)
);
defparam \mem[0]_RNIO16T_lut6_2_o6[14] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000389" *)  LUT3 \mem[0]_RNIO16T_lut6_2_o5[14]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [12]),
	.I2(\mem[2] [12]),
	.O(N_1280)
);
defparam \mem[0]_RNIO16T_lut6_2_o5[14] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000390" *)  LUT3 \mem[0]_RNIO38T_lut6_2_o6[23]  (
	.I0(\mem[0] [23]),
	.I1(\mem[2] [23]),
	.I2(rd_addr_int_0),
	.O(N_1291)
);
defparam \mem[0]_RNIO38T_lut6_2_o6[23] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000390" *)  LUT3 \mem[0]_RNIO38T_lut6_2_o5[23]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [16]),
	.I2(\mem[2] [16]),
	.O(N_1284)
);
defparam \mem[0]_RNIO38T_lut6_2_o5[23] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000391" *)  LUT3 \mem[0]_RNIQ58T_lut6_2_o6[24]  (
	.I0(\mem[0] [24]),
	.I1(\mem[2] [24]),
	.I2(rd_addr_int_0),
	.O(N_1292)
);
defparam \mem[0]_RNIQ58T_lut6_2_o6[24] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000391" *)  LUT3 \mem[0]_RNIQ58T_lut6_2_o5[24]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [19]),
	.I2(\mem[2] [19]),
	.O(N_1287)
);
defparam \mem[0]_RNIQ58T_lut6_2_o5[24] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000392" *)  LUT3 \mem[0]_RNI2E8T_lut6_2_o6[28]  (
	.I0(\mem[0] [28]),
	.I1(\mem[2] [28]),
	.I2(rd_addr_int_0),
	.O(N_1296)
);
defparam \mem[0]_RNI2E8T_lut6_2_o6[28] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000392" *)  LUT3 \mem[0]_RNI2E8T_lut6_2_o5[28]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [21]),
	.I2(\mem[2] [21]),
	.O(N_1289)
);
defparam \mem[0]_RNI2E8T_lut6_2_o5[28] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000393" *)  LUT3 \mem[0]_RNI4G8T_lut6_2_o6[29]  (
	.I0(\mem[0] [29]),
	.I1(\mem[2] [29]),
	.I2(rd_addr_int_0),
	.O(N_1297)
);
defparam \mem[0]_RNI4G8T_lut6_2_o6[29] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000393" *)  LUT3 \mem[0]_RNI4G8T_lut6_2_o5[29]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [20]),
	.I2(\mem[2] [20]),
	.O(N_1288)
);
defparam \mem[0]_RNI4G8T_lut6_2_o5[29] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000394" *)  LUT3 \mem[0]_RNIK1AT_lut6_2_o6[30]  (
	.I0(\mem[0] [30]),
	.I1(\mem[2] [30]),
	.I2(rd_addr_int_0),
	.O(N_1298)
);
defparam \mem[0]_RNIK1AT_lut6_2_o6[30] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000394" *)  LUT3 \mem[0]_RNIK1AT_lut6_2_o5[30]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [26]),
	.I2(\mem[2] [26]),
	.O(N_1294)
);
defparam \mem[0]_RNIK1AT_lut6_2_o5[30] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000395" *)  LUT3 \mem[0]_RNIM3AT_lut6_2_o6[31]  (
	.I0(\mem[0] [31]),
	.I1(\mem[2] [31]),
	.I2(rd_addr_int_0),
	.O(N_1299)
);
defparam \mem[0]_RNIM3AT_lut6_2_o6[31] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000395" *)  LUT3 \mem[0]_RNIM3AT_lut6_2_o5[31]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [27]),
	.I2(\mem[2] [27]),
	.O(N_1295)
);
defparam \mem[0]_RNIM3AT_lut6_2_o5[31] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000396" *)  LUT3 \mem[0]_RNIO5AT_lut6_2_o6[32]  (
	.I0(\mem[0] [32]),
	.I1(\mem[2] [32]),
	.I2(rd_addr_int_0),
	.O(N_1300)
);
defparam \mem[0]_RNIO5AT_lut6_2_o6[32] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000396" *)  LUT3 \mem[0]_RNIO5AT_lut6_2_o5[32]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [5]),
	.I2(\mem[2] [5]),
	.O(N_1273)
);
defparam \mem[0]_RNIO5AT_lut6_2_o5[32] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000397" *)  LUT3 \mem[0]_RNIS9AT_lut6_2_o6[34]  (
	.I0(\mem[0] [34]),
	.I1(\mem[2] [34]),
	.I2(rd_addr_int_0),
	.O(N_1302)
);
defparam \mem[0]_RNIS9AT_lut6_2_o6[34] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000397" *)  LUT3 \mem[0]_RNIS9AT_lut6_2_o5[34]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [25]),
	.I2(\mem[2] [25]),
	.O(N_1293)
);
defparam \mem[0]_RNIS9AT_lut6_2_o5[34] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000398" *)  LUT3 \mem[0]_RNI6KAT_lut6_2_o6[39]  (
	.I0(\mem[0] [39]),
	.I1(\mem[2] [39]),
	.I2(rd_addr_int_0),
	.O(N_1307)
);
defparam \mem[0]_RNI6KAT_lut6_2_o6[39] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000398" *)  LUT3 \mem[0]_RNI6KAT_lut6_2_o5[39]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [36]),
	.I2(\mem[2] [36]),
	.O(N_1304)
);
defparam \mem[0]_RNI6KAT_lut6_2_o5[39] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000399" *)  LUT3 \mem[0]_RNIO7CT_lut6_2_o6[41]  (
	.I0(\mem[0] [41]),
	.I1(\mem[2] [41]),
	.I2(rd_addr_int_0),
	.O(N_1309)
);
defparam \mem[0]_RNIO7CT_lut6_2_o6[41] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000399" *)  LUT3 \mem[0]_RNIO7CT_lut6_2_o5[41]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [37]),
	.I2(\mem[2] [37]),
	.O(N_1305)
);
defparam \mem[0]_RNIO7CT_lut6_2_o5[41] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000400" *)  LUT3 \mem[0]_RNI2ICT_lut6_2_o6[46]  (
	.I0(\mem[0] [46]),
	.I1(\mem[2] [46]),
	.I2(rd_addr_int_0),
	.O(N_1314)
);
defparam \mem[0]_RNI2ICT_lut6_2_o6[46] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000400" *)  LUT3 \mem[0]_RNI2ICT_lut6_2_o5[46]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [43]),
	.I2(\mem[2] [43]),
	.O(N_1311)
);
defparam \mem[0]_RNI2ICT_lut6_2_o5[46] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000401" *)  LUT3 \mem[0]_RNIQBET_lut6_2_o6[51]  (
	.I0(\mem[0] [51]),
	.I1(\mem[2] [51]),
	.I2(rd_addr_int_0),
	.O(N_1319)
);
defparam \mem[0]_RNIQBET_lut6_2_o6[51] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000401" *)  LUT3 \mem[0]_RNIQBET_lut6_2_o5[51]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [22]),
	.I2(\mem[2] [22]),
	.O(N_1290)
);
defparam \mem[0]_RNIQBET_lut6_2_o5[51] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000402" *)  LUT3 \mem[0]_RNISDET_lut6_2_o6[52]  (
	.I0(\mem[0] [52]),
	.I1(\mem[2] [52]),
	.I2(rd_addr_int_0),
	.O(N_1320)
);
defparam \mem[0]_RNISDET_lut6_2_o6[52] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000402" *)  LUT3 \mem[0]_RNISDET_lut6_2_o5[52]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [44]),
	.I2(\mem[2] [44]),
	.O(N_1312)
);
defparam \mem[0]_RNISDET_lut6_2_o5[52] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000403" *)  LUT3 \mem[0]_RNI2KET_lut6_2_o6[55]  (
	.I0(\mem[0] [55]),
	.I1(\mem[2] [55]),
	.I2(rd_addr_int_0),
	.O(N_1323)
);
defparam \mem[0]_RNI2KET_lut6_2_o6[55] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000403" *)  LUT3 \mem[0]_RNI2KET_lut6_2_o5[55]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [18]),
	.I2(\mem[2] [18]),
	.O(N_1286)
);
defparam \mem[0]_RNI2KET_lut6_2_o5[55] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000404" *)  LUT3 \mem[0]_RNI4MET_lut6_2_o6[56]  (
	.I0(\mem[0] [56]),
	.I1(\mem[2] [56]),
	.I2(rd_addr_int_0),
	.O(N_1324)
);
defparam \mem[0]_RNI4MET_lut6_2_o6[56] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000404" *)  LUT3 \mem[0]_RNI4MET_lut6_2_o5[56]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [17]),
	.I2(\mem[2] [17]),
	.O(N_1285)
);
defparam \mem[0]_RNI4MET_lut6_2_o5[56] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000405" *)  LUT3 \mem[0]_RNI6OET_lut6_2_o6[57]  (
	.I0(\mem[0] [57]),
	.I1(\mem[2] [57]),
	.I2(rd_addr_int_0),
	.O(N_1325)
);
defparam \mem[0]_RNI6OET_lut6_2_o6[57] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000405" *)  LUT3 \mem[0]_RNI6OET_lut6_2_o5[57]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [49]),
	.I2(\mem[2] [49]),
	.O(N_1317)
);
defparam \mem[0]_RNI6OET_lut6_2_o5[57] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000406" *)  LUT3 \mem[0]_RNI8QET_lut6_2_o6[58]  (
	.I0(\mem[0] [58]),
	.I1(\mem[2] [58]),
	.I2(rd_addr_int_0),
	.O(N_1326)
);
defparam \mem[0]_RNI8QET_lut6_2_o6[58] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000406" *)  LUT3 \mem[0]_RNI8QET_lut6_2_o5[58]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [47]),
	.I2(\mem[2] [47]),
	.O(N_1315)
);
defparam \mem[0]_RNI8QET_lut6_2_o5[58] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000407" *)  LUT3 \mem[0]_RNIQDGT_lut6_2_o6[60]  (
	.I0(\mem[0] [60]),
	.I1(\mem[2] [60]),
	.I2(rd_addr_int_0),
	.O(N_1328)
);
defparam \mem[0]_RNIQDGT_lut6_2_o6[60] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000407" *)  LUT3 \mem[0]_RNIQDGT_lut6_2_o5[60]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [53]),
	.I2(\mem[2] [53]),
	.O(N_1321)
);
defparam \mem[0]_RNIQDGT_lut6_2_o5[60] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000408" *)  LUT3 \mem[0]_RNISFGT_lut6_2_o6[61]  (
	.I0(\mem[0] [61]),
	.I1(\mem[2] [61]),
	.I2(rd_addr_int_0),
	.O(N_1329)
);
defparam \mem[0]_RNISFGT_lut6_2_o6[61] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000408" *)  LUT3 \mem[0]_RNISFGT_lut6_2_o5[61]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [59]),
	.I2(\mem[2] [59]),
	.O(N_1327)
);
defparam \mem[0]_RNISFGT_lut6_2_o5[61] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000409" *)  LUT3 \mem[0]_RNI2MGT_lut6_2_o6[64]  (
	.I0(\mem[0] [64]),
	.I1(\mem[2] [64]),
	.I2(rd_addr_int_0),
	.O(N_1332)
);
defparam \mem[0]_RNI2MGT_lut6_2_o6[64] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000409" *)  LUT3 \mem[0]_RNI2MGT_lut6_2_o5[64]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [15]),
	.I2(\mem[2] [15]),
	.O(N_1283)
);
defparam \mem[0]_RNI2MGT_lut6_2_o5[64] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000410" *)  LUT3 \mem[0]_RNI4OGT_lut6_2_o6[65]  (
	.I0(\mem[0] [65]),
	.I1(\mem[2] [65]),
	.I2(rd_addr_int_0),
	.O(N_1333)
);
defparam \mem[0]_RNI4OGT_lut6_2_o6[65] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000410" *)  LUT3 \mem[0]_RNI4OGT_lut6_2_o5[65]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [63]),
	.I2(\mem[2] [63]),
	.O(N_1331)
);
defparam \mem[0]_RNI4OGT_lut6_2_o5[65] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000411" *)  LUT3 \mem[0]_RNI8SGT_lut6_2_o6[67]  (
	.I0(\mem[0] [67]),
	.I1(\mem[2] [67]),
	.I2(rd_addr_int_0),
	.O(N_1335)
);
defparam \mem[0]_RNI8SGT_lut6_2_o6[67] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000411" *)  LUT3 \mem[0]_RNI8SGT_lut6_2_o5[67]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [62]),
	.I2(\mem[2] [62]),
	.O(N_1330)
);
defparam \mem[0]_RNI8SGT_lut6_2_o5[67] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000412" *)  LUT3 \mem[0]_RNIAUGT_lut6_2_o6[68]  (
	.I0(\mem[0] [68]),
	.I1(\mem[2] [68]),
	.I2(rd_addr_int_0),
	.O(N_1336)
);
defparam \mem[0]_RNIAUGT_lut6_2_o6[68] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000412" *)  LUT3 \mem[0]_RNIAUGT_lut6_2_o5[68]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [66]),
	.I2(\mem[2] [66]),
	.O(N_1334)
);
defparam \mem[0]_RNIAUGT_lut6_2_o5[68] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000413" *)  LUT3 \mem[0]_RNIC0HT_lut6_2_o6[69]  (
	.I0(\mem[0] [69]),
	.I1(\mem[2] [69]),
	.I2(rd_addr_int_0),
	.O(N_1337)
);
defparam \mem[0]_RNIC0HT_lut6_2_o6[69] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000413" *)  LUT3 \mem[0]_RNIC0HT_lut6_2_o5[69]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [45]),
	.I2(\mem[2] [45]),
	.O(N_1313)
);
defparam \mem[0]_RNIC0HT_lut6_2_o5[69] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000414" *)  LUT3 \mem[0]_RNISHIT_lut6_2_o6[70]  (
	.I0(\mem[0] [70]),
	.I1(\mem[2] [70]),
	.I2(rd_addr_int_0),
	.O(N_1338)
);
defparam \mem[0]_RNISHIT_lut6_2_o6[70] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000414" *)  LUT3 \mem[0]_RNISHIT_lut6_2_o5[70]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [35]),
	.I2(\mem[2] [35]),
	.O(N_1303)
);
defparam \mem[0]_RNISHIT_lut6_2_o5[70] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000415" *)  LUT3 \mem[0]_RNI0MIT_lut6_2_o6[72]  (
	.I0(\mem[0] [72]),
	.I1(\mem[2] [72]),
	.I2(rd_addr_int_0),
	.O(N_1340)
);
defparam \mem[0]_RNI0MIT_lut6_2_o6[72] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000415" *)  LUT3 \mem[0]_RNI0MIT_lut6_2_o5[72]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [48]),
	.I2(\mem[2] [48]),
	.O(N_1316)
);
defparam \mem[0]_RNI0MIT_lut6_2_o5[72] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000416" *)  LUT3 \mem[0]_RNI2OIT_lut6_2_o6[73]  (
	.I0(\mem[0] [73]),
	.I1(\mem[2] [73]),
	.I2(rd_addr_int_0),
	.O(N_1341)
);
defparam \mem[0]_RNI2OIT_lut6_2_o6[73] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000416" *)  LUT3 \mem[0]_RNI2OIT_lut6_2_o5[73]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [40]),
	.I2(\mem[2] [40]),
	.O(N_1308)
);
defparam \mem[0]_RNI2OIT_lut6_2_o5[73] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000417" *)  LUT3 \mem[0]_RNI6SIT_lut6_2_o6[75]  (
	.I0(\mem[0] [75]),
	.I1(\mem[2] [75]),
	.I2(rd_addr_int_0),
	.O(N_1343)
);
defparam \mem[0]_RNI6SIT_lut6_2_o6[75] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000417" *)  LUT3 \mem[0]_RNI6SIT_lut6_2_o5[75]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [71]),
	.I2(\mem[2] [71]),
	.O(N_1339)
);
defparam \mem[0]_RNI6SIT_lut6_2_o5[75] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000418" *)  LUT3 \mem[0]_RNI8UIT_lut6_2_o6[76]  (
	.I0(\mem[0] [76]),
	.I1(\mem[2] [76]),
	.I2(rd_addr_int_0),
	.O(N_1344)
);
defparam \mem[0]_RNI8UIT_lut6_2_o6[76] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000418" *)  LUT3 \mem[0]_RNI8UIT_lut6_2_o5[76]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [74]),
	.I2(\mem[2] [74]),
	.O(N_1342)
);
defparam \mem[0]_RNI8UIT_lut6_2_o5[76] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000419" *)  LUT3 \mem[0]_RNIE4JT_lut6_2_o6[79]  (
	.I0(\mem[0] [79]),
	.I1(\mem[2] [79]),
	.I2(rd_addr_int_0),
	.O(N_1347)
);
defparam \mem[0]_RNIE4JT_lut6_2_o6[79] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000419" *)  LUT3 \mem[0]_RNIE4JT_lut6_2_o5[79]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [77]),
	.I2(\mem[2] [77]),
	.O(N_1345)
);
defparam \mem[0]_RNIE4JT_lut6_2_o5[79] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000420" *)  LUT3 \mem[0]_RNIULKT_lut6_2_o6[80]  (
	.I0(\mem[0] [80]),
	.I1(\mem[2] [80]),
	.I2(rd_addr_int_0),
	.O(N_1348)
);
defparam \mem[0]_RNIULKT_lut6_2_o6[80] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000420" *)  LUT3 \mem[0]_RNIULKT_lut6_2_o5[80]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [38]),
	.I2(\mem[2] [38]),
	.O(N_1306)
);
defparam \mem[0]_RNIULKT_lut6_2_o5[80] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000421" *)  LUT3 \mem[0]_RNI0OKT_lut6_2_o6[81]  (
	.I0(\mem[0] [81]),
	.I1(\mem[2] [81]),
	.I2(rd_addr_int_0),
	.O(N_1349)
);
defparam \mem[0]_RNI0OKT_lut6_2_o6[81] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000421" *)  LUT3 \mem[0]_RNI0OKT_lut6_2_o5[81]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [33]),
	.I2(\mem[2] [33]),
	.O(N_1301)
);
defparam \mem[0]_RNI0OKT_lut6_2_o5[81] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000422" *)  LUT3 \mem[0]_RNI2QKT_lut6_2_o6[82]  (
	.I0(\mem[0] [82]),
	.I1(\mem[2] [82]),
	.I2(rd_addr_int_0),
	.O(N_1350)
);
defparam \mem[0]_RNI2QKT_lut6_2_o6[82] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000422" *)  LUT3 \mem[0]_RNI2QKT_lut6_2_o5[82]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [78]),
	.I2(\mem[2] [78]),
	.O(N_1346)
);
defparam \mem[0]_RNI2QKT_lut6_2_o5[82] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000423" *)  LUT3 \mem[0]_RNI4SKT_lut6_2_o6[83]  (
	.I0(\mem[0] [83]),
	.I1(\mem[2] [83]),
	.I2(rd_addr_int_0),
	.O(N_1351)
);
defparam \mem[0]_RNI4SKT_lut6_2_o6[83] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000423" *)  LUT3 \mem[0]_RNI4SKT_lut6_2_o5[83]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [54]),
	.I2(\mem[2] [54]),
	.O(N_1322)
);
defparam \mem[0]_RNI4SKT_lut6_2_o5[83] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000424" *)  LUT3 \mem[0]_RNI6UKT_lut6_2_o6[84]  (
	.I0(\mem[0] [84]),
	.I1(\mem[2] [84]),
	.I2(rd_addr_int_0),
	.O(N_1352)
);
defparam \mem[0]_RNI6UKT_lut6_2_o6[84] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000424" *)  LUT3 \mem[0]_RNI6UKT_lut6_2_o5[84]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [10]),
	.I2(\mem[2] [10]),
	.O(N_1278)
);
defparam \mem[0]_RNI6UKT_lut6_2_o5[84] .INIT=8'hE4;
endmodule /* oursring_asyc_DW_axi_x2x_bcm57_85s_4s_0s_2s_18446744073709551615s */

module oursring_asyc_DW_axi_x2x_bcm66_Z6 (
  wid_m,
  wdata_m,
  wstrb_m,
  \mem[1] ,
  \mem[3] ,
  rd_addr_int,
  N_1352,
  N_1278,
  N_1351,
  N_1322,
  N_1350,
  N_1346,
  N_1349,
  N_1301,
  N_1348,
  N_1306,
  N_1347,
  N_1345,
  N_1344,
  N_1342,
  N_1343,
  N_1339,
  N_1341,
  N_1308,
  N_1340,
  N_1316,
  N_1338,
  N_1303,
  N_1337,
  N_1313,
  N_1336,
  N_1334,
  N_1335,
  N_1330,
  N_1333,
  N_1331,
  N_1332,
  N_1283,
  N_1329,
  N_1327,
  N_1328,
  N_1321,
  N_1326,
  N_1315,
  N_1325,
  N_1317,
  N_1324,
  N_1285,
  N_1323,
  N_1286,
  N_1320,
  N_1312,
  N_1319,
  N_1290,
  N_1314,
  N_1311,
  N_1309,
  N_1305,
  N_1307,
  N_1304,
  N_1302,
  N_1293,
  N_1300,
  N_1273,
  N_1299,
  N_1295,
  N_1298,
  N_1294,
  N_1297,
  N_1288,
  N_1296,
  N_1289,
  N_1292,
  N_1287,
  N_1291,
  N_1284,
  N_1282,
  N_1280,
  N_1281,
  N_1279,
  N_1277,
  N_1275,
  N_1276,
  N_1274,
  N_1272,
  N_1270,
  N_1271,
  N_1269,
  N_1310,
  N_1318,
  wlast_s1,
  wlast_m,
  wready_m,
  aresetn_m_i,
  aclk_m,
  wvalid_m,
  aresetn_s_i,
  aclk_s,
  wready_s1,
  wvalid_s1
)
;
input [11:0] wid_m ;
input [63:0] wdata_m ;
input [7:0] wstrb_m ;
output [84:1] \mem[1]  ;
output [84:1] \mem[3]  ;
output [1:0] rd_addr_int ;
output N_1352 ;
output N_1278 ;
output N_1351 ;
output N_1322 ;
output N_1350 ;
output N_1346 ;
output N_1349 ;
output N_1301 ;
output N_1348 ;
output N_1306 ;
output N_1347 ;
output N_1345 ;
output N_1344 ;
output N_1342 ;
output N_1343 ;
output N_1339 ;
output N_1341 ;
output N_1308 ;
output N_1340 ;
output N_1316 ;
output N_1338 ;
output N_1303 ;
output N_1337 ;
output N_1313 ;
output N_1336 ;
output N_1334 ;
output N_1335 ;
output N_1330 ;
output N_1333 ;
output N_1331 ;
output N_1332 ;
output N_1283 ;
output N_1329 ;
output N_1327 ;
output N_1328 ;
output N_1321 ;
output N_1326 ;
output N_1315 ;
output N_1325 ;
output N_1317 ;
output N_1324 ;
output N_1285 ;
output N_1323 ;
output N_1286 ;
output N_1320 ;
output N_1312 ;
output N_1319 ;
output N_1290 ;
output N_1314 ;
output N_1311 ;
output N_1309 ;
output N_1305 ;
output N_1307 ;
output N_1304 ;
output N_1302 ;
output N_1293 ;
output N_1300 ;
output N_1273 ;
output N_1299 ;
output N_1295 ;
output N_1298 ;
output N_1294 ;
output N_1297 ;
output N_1288 ;
output N_1296 ;
output N_1289 ;
output N_1292 ;
output N_1287 ;
output N_1291 ;
output N_1284 ;
output N_1282 ;
output N_1280 ;
output N_1281 ;
output N_1279 ;
output N_1277 ;
output N_1275 ;
output N_1276 ;
output N_1274 ;
output N_1272 ;
output N_1270 ;
output N_1271 ;
output N_1269 ;
output N_1310 ;
output N_1318 ;
output wlast_s1 ;
input wlast_m ;
output wready_m ;
input aresetn_m_i ;
input aclk_m ;
input wvalid_m ;
input aresetn_s_i ;
input aclk_s ;
input wready_s1 ;
output wvalid_s1 ;
wire N_1352 ;
wire N_1278 ;
wire N_1351 ;
wire N_1322 ;
wire N_1350 ;
wire N_1346 ;
wire N_1349 ;
wire N_1301 ;
wire N_1348 ;
wire N_1306 ;
wire N_1347 ;
wire N_1345 ;
wire N_1344 ;
wire N_1342 ;
wire N_1343 ;
wire N_1339 ;
wire N_1341 ;
wire N_1308 ;
wire N_1340 ;
wire N_1316 ;
wire N_1338 ;
wire N_1303 ;
wire N_1337 ;
wire N_1313 ;
wire N_1336 ;
wire N_1334 ;
wire N_1335 ;
wire N_1330 ;
wire N_1333 ;
wire N_1331 ;
wire N_1332 ;
wire N_1283 ;
wire N_1329 ;
wire N_1327 ;
wire N_1328 ;
wire N_1321 ;
wire N_1326 ;
wire N_1315 ;
wire N_1325 ;
wire N_1317 ;
wire N_1324 ;
wire N_1285 ;
wire N_1323 ;
wire N_1286 ;
wire N_1320 ;
wire N_1312 ;
wire N_1319 ;
wire N_1290 ;
wire N_1314 ;
wire N_1311 ;
wire N_1309 ;
wire N_1305 ;
wire N_1307 ;
wire N_1304 ;
wire N_1302 ;
wire N_1293 ;
wire N_1300 ;
wire N_1273 ;
wire N_1299 ;
wire N_1295 ;
wire N_1298 ;
wire N_1294 ;
wire N_1297 ;
wire N_1288 ;
wire N_1296 ;
wire N_1289 ;
wire N_1292 ;
wire N_1287 ;
wire N_1291 ;
wire N_1284 ;
wire N_1282 ;
wire N_1280 ;
wire N_1281 ;
wire N_1279 ;
wire N_1277 ;
wire N_1275 ;
wire N_1276 ;
wire N_1274 ;
wire N_1272 ;
wire N_1270 ;
wire N_1271 ;
wire N_1269 ;
wire N_1310 ;
wire N_1318 ;
wire wlast_s1 ;
wire wlast_m ;
wire wready_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire wvalid_m ;
wire aresetn_s_i ;
wire aclk_s ;
wire wready_s1 ;
wire wvalid_s1 ;
wire [1:0] count_int_fast;
wire rd_addr_int_1_rep1 ;
wire rd_addr_int_0_rep1 ;
wire full_int_fast ;
wire \mem[3]_0_sqmuxa  ;
wire GND ;
wire VCC ;
// @42:150
  oursring_asyc_DW_axi_x2x_bcm07_Z3_4 U_FIFO_CTL (
	.rd_addr_int(rd_addr_int[1:0]),
	.count_int_fast(count_int_fast[1:0]),
	.wvalid_s1(wvalid_s1),
	.wready_s1(wready_s1),
	.rd_addr_int_1_rep1(rd_addr_int_1_rep1),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.wvalid_m(wvalid_m),
	.full_int_fast(full_int_fast),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.wready_m(wready_m)
);
// @42:187
  oursring_asyc_DW_axi_x2x_bcm57_85s_4s_0s_2s_18446744073709551615s U_FIFO_MEM (
	.\mem[3] (\mem[3] [84:1]),
	.\mem[1] (\mem[1] [84:1]),
	.wstrb_m(wstrb_m[7:0]),
	.wdata_m(wdata_m[63:0]),
	.wid_m(wid_m[11:0]),
	.count_int_fast(count_int_fast[1:0]),
	.rd_addr_int_0(rd_addr_int[1]),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.wlast_m(wlast_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.wlast_s1(wlast_s1),
	.wvalid_s1(wvalid_s1),
	.rd_addr_int_0_rep1(rd_addr_int_0_rep1),
	.rd_addr_int_1_rep1(rd_addr_int_1_rep1),
	.N_1318(N_1318),
	.N_1310(N_1310),
	.wvalid_m(wvalid_m),
	.full_int_fast(full_int_fast),
	.N_1269(N_1269),
	.N_1271(N_1271),
	.N_1270(N_1270),
	.N_1272(N_1272),
	.N_1274(N_1274),
	.N_1276(N_1276),
	.N_1275(N_1275),
	.N_1277(N_1277),
	.N_1279(N_1279),
	.N_1281(N_1281),
	.N_1280(N_1280),
	.N_1282(N_1282),
	.N_1284(N_1284),
	.N_1291(N_1291),
	.N_1287(N_1287),
	.N_1292(N_1292),
	.N_1289(N_1289),
	.N_1296(N_1296),
	.N_1288(N_1288),
	.N_1297(N_1297),
	.N_1294(N_1294),
	.N_1298(N_1298),
	.N_1295(N_1295),
	.N_1299(N_1299),
	.N_1273(N_1273),
	.N_1300(N_1300),
	.N_1293(N_1293),
	.N_1302(N_1302),
	.N_1304(N_1304),
	.N_1307(N_1307),
	.N_1305(N_1305),
	.N_1309(N_1309),
	.N_1311(N_1311),
	.N_1314(N_1314),
	.N_1290(N_1290),
	.N_1319(N_1319),
	.N_1312(N_1312),
	.N_1320(N_1320),
	.N_1286(N_1286),
	.N_1323(N_1323),
	.N_1285(N_1285),
	.N_1324(N_1324),
	.N_1317(N_1317),
	.N_1325(N_1325),
	.N_1315(N_1315),
	.N_1326(N_1326),
	.N_1321(N_1321),
	.N_1328(N_1328),
	.N_1327(N_1327),
	.N_1329(N_1329),
	.N_1283(N_1283),
	.N_1332(N_1332),
	.N_1331(N_1331),
	.N_1333(N_1333),
	.N_1330(N_1330),
	.N_1335(N_1335),
	.N_1334(N_1334),
	.N_1336(N_1336),
	.N_1313(N_1313),
	.N_1337(N_1337),
	.N_1303(N_1303),
	.N_1338(N_1338),
	.N_1316(N_1316),
	.N_1340(N_1340),
	.N_1308(N_1308),
	.N_1341(N_1341),
	.N_1339(N_1339),
	.N_1343(N_1343),
	.N_1342(N_1342),
	.N_1344(N_1344),
	.N_1345(N_1345),
	.N_1347(N_1347),
	.N_1306(N_1306),
	.N_1348(N_1348),
	.N_1301(N_1301),
	.N_1349(N_1349),
	.N_1346(N_1346),
	.N_1350(N_1350),
	.N_1322(N_1322),
	.N_1351(N_1351),
	.N_1278(N_1278),
	.N_1352(N_1352)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm66_Z6 */

module oursring_asyc_DW_axi_x2x_w_ch_fifos_2s_2s_3s_1s_85s_4s_2s_85s (
  rd_addr_int,
  \mem[3] ,
  \mem[1] ,
  wstrb_m,
  wdata_m,
  wid_m,
  wvalid_s1,
  wready_s1,
  aclk_s,
  aresetn_s_i,
  wvalid_m,
  aclk_m,
  aresetn_m_i,
  wready_m,
  wlast_m,
  wlast_s1,
  N_1318,
  N_1310,
  N_1269,
  N_1271,
  N_1270,
  N_1272,
  N_1274,
  N_1276,
  N_1275,
  N_1277,
  N_1279,
  N_1281,
  N_1280,
  N_1282,
  N_1284,
  N_1291,
  N_1287,
  N_1292,
  N_1289,
  N_1296,
  N_1288,
  N_1297,
  N_1294,
  N_1298,
  N_1295,
  N_1299,
  N_1273,
  N_1300,
  N_1293,
  N_1302,
  N_1304,
  N_1307,
  N_1305,
  N_1309,
  N_1311,
  N_1314,
  N_1290,
  N_1319,
  N_1312,
  N_1320,
  N_1286,
  N_1323,
  N_1285,
  N_1324,
  N_1317,
  N_1325,
  N_1315,
  N_1326,
  N_1321,
  N_1328,
  N_1327,
  N_1329,
  N_1283,
  N_1332,
  N_1331,
  N_1333,
  N_1330,
  N_1335,
  N_1334,
  N_1336,
  N_1313,
  N_1337,
  N_1303,
  N_1338,
  N_1316,
  N_1340,
  N_1308,
  N_1341,
  N_1339,
  N_1343,
  N_1342,
  N_1344,
  N_1345,
  N_1347,
  N_1306,
  N_1348,
  N_1301,
  N_1349,
  N_1346,
  N_1350,
  N_1322,
  N_1351,
  N_1278,
  N_1352
)
;
output [1:0] rd_addr_int ;
output [84:1] \mem[3]  ;
output [84:1] \mem[1]  ;
input [7:0] wstrb_m ;
input [63:0] wdata_m ;
input [11:0] wid_m ;
output wvalid_s1 ;
input wready_s1 ;
input aclk_s ;
input aresetn_s_i ;
input wvalid_m ;
input aclk_m ;
input aresetn_m_i ;
output wready_m ;
input wlast_m ;
output wlast_s1 ;
output N_1318 ;
output N_1310 ;
output N_1269 ;
output N_1271 ;
output N_1270 ;
output N_1272 ;
output N_1274 ;
output N_1276 ;
output N_1275 ;
output N_1277 ;
output N_1279 ;
output N_1281 ;
output N_1280 ;
output N_1282 ;
output N_1284 ;
output N_1291 ;
output N_1287 ;
output N_1292 ;
output N_1289 ;
output N_1296 ;
output N_1288 ;
output N_1297 ;
output N_1294 ;
output N_1298 ;
output N_1295 ;
output N_1299 ;
output N_1273 ;
output N_1300 ;
output N_1293 ;
output N_1302 ;
output N_1304 ;
output N_1307 ;
output N_1305 ;
output N_1309 ;
output N_1311 ;
output N_1314 ;
output N_1290 ;
output N_1319 ;
output N_1312 ;
output N_1320 ;
output N_1286 ;
output N_1323 ;
output N_1285 ;
output N_1324 ;
output N_1317 ;
output N_1325 ;
output N_1315 ;
output N_1326 ;
output N_1321 ;
output N_1328 ;
output N_1327 ;
output N_1329 ;
output N_1283 ;
output N_1332 ;
output N_1331 ;
output N_1333 ;
output N_1330 ;
output N_1335 ;
output N_1334 ;
output N_1336 ;
output N_1313 ;
output N_1337 ;
output N_1303 ;
output N_1338 ;
output N_1316 ;
output N_1340 ;
output N_1308 ;
output N_1341 ;
output N_1339 ;
output N_1343 ;
output N_1342 ;
output N_1344 ;
output N_1345 ;
output N_1347 ;
output N_1306 ;
output N_1348 ;
output N_1301 ;
output N_1349 ;
output N_1346 ;
output N_1350 ;
output N_1322 ;
output N_1351 ;
output N_1278 ;
output N_1352 ;
wire wvalid_s1 ;
wire wready_s1 ;
wire aclk_s ;
wire aresetn_s_i ;
wire wvalid_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire wready_m ;
wire wlast_m ;
wire wlast_s1 ;
wire N_1318 ;
wire N_1310 ;
wire N_1269 ;
wire N_1271 ;
wire N_1270 ;
wire N_1272 ;
wire N_1274 ;
wire N_1276 ;
wire N_1275 ;
wire N_1277 ;
wire N_1279 ;
wire N_1281 ;
wire N_1280 ;
wire N_1282 ;
wire N_1284 ;
wire N_1291 ;
wire N_1287 ;
wire N_1292 ;
wire N_1289 ;
wire N_1296 ;
wire N_1288 ;
wire N_1297 ;
wire N_1294 ;
wire N_1298 ;
wire N_1295 ;
wire N_1299 ;
wire N_1273 ;
wire N_1300 ;
wire N_1293 ;
wire N_1302 ;
wire N_1304 ;
wire N_1307 ;
wire N_1305 ;
wire N_1309 ;
wire N_1311 ;
wire N_1314 ;
wire N_1290 ;
wire N_1319 ;
wire N_1312 ;
wire N_1320 ;
wire N_1286 ;
wire N_1323 ;
wire N_1285 ;
wire N_1324 ;
wire N_1317 ;
wire N_1325 ;
wire N_1315 ;
wire N_1326 ;
wire N_1321 ;
wire N_1328 ;
wire N_1327 ;
wire N_1329 ;
wire N_1283 ;
wire N_1332 ;
wire N_1331 ;
wire N_1333 ;
wire N_1330 ;
wire N_1335 ;
wire N_1334 ;
wire N_1336 ;
wire N_1313 ;
wire N_1337 ;
wire N_1303 ;
wire N_1338 ;
wire N_1316 ;
wire N_1340 ;
wire N_1308 ;
wire N_1341 ;
wire N_1339 ;
wire N_1343 ;
wire N_1342 ;
wire N_1344 ;
wire N_1345 ;
wire N_1347 ;
wire N_1306 ;
wire N_1348 ;
wire N_1301 ;
wire N_1349 ;
wire N_1346 ;
wire N_1350 ;
wire N_1322 ;
wire N_1351 ;
wire N_1278 ;
wire N_1352 ;
wire GND ;
wire VCC ;
// @44:220
  oursring_asyc_DW_axi_x2x_bcm66_Z6 \Unrollbcm66[0].U_dclk_fifo0  (
	.wid_m(wid_m[11:0]),
	.wdata_m(wdata_m[63:0]),
	.wstrb_m(wstrb_m[7:0]),
	.\mem[1] (\mem[1] [84:1]),
	.\mem[3] (\mem[3] [84:1]),
	.rd_addr_int(rd_addr_int[1:0]),
	.N_1352(N_1352),
	.N_1278(N_1278),
	.N_1351(N_1351),
	.N_1322(N_1322),
	.N_1350(N_1350),
	.N_1346(N_1346),
	.N_1349(N_1349),
	.N_1301(N_1301),
	.N_1348(N_1348),
	.N_1306(N_1306),
	.N_1347(N_1347),
	.N_1345(N_1345),
	.N_1344(N_1344),
	.N_1342(N_1342),
	.N_1343(N_1343),
	.N_1339(N_1339),
	.N_1341(N_1341),
	.N_1308(N_1308),
	.N_1340(N_1340),
	.N_1316(N_1316),
	.N_1338(N_1338),
	.N_1303(N_1303),
	.N_1337(N_1337),
	.N_1313(N_1313),
	.N_1336(N_1336),
	.N_1334(N_1334),
	.N_1335(N_1335),
	.N_1330(N_1330),
	.N_1333(N_1333),
	.N_1331(N_1331),
	.N_1332(N_1332),
	.N_1283(N_1283),
	.N_1329(N_1329),
	.N_1327(N_1327),
	.N_1328(N_1328),
	.N_1321(N_1321),
	.N_1326(N_1326),
	.N_1315(N_1315),
	.N_1325(N_1325),
	.N_1317(N_1317),
	.N_1324(N_1324),
	.N_1285(N_1285),
	.N_1323(N_1323),
	.N_1286(N_1286),
	.N_1320(N_1320),
	.N_1312(N_1312),
	.N_1319(N_1319),
	.N_1290(N_1290),
	.N_1314(N_1314),
	.N_1311(N_1311),
	.N_1309(N_1309),
	.N_1305(N_1305),
	.N_1307(N_1307),
	.N_1304(N_1304),
	.N_1302(N_1302),
	.N_1293(N_1293),
	.N_1300(N_1300),
	.N_1273(N_1273),
	.N_1299(N_1299),
	.N_1295(N_1295),
	.N_1298(N_1298),
	.N_1294(N_1294),
	.N_1297(N_1297),
	.N_1288(N_1288),
	.N_1296(N_1296),
	.N_1289(N_1289),
	.N_1292(N_1292),
	.N_1287(N_1287),
	.N_1291(N_1291),
	.N_1284(N_1284),
	.N_1282(N_1282),
	.N_1280(N_1280),
	.N_1281(N_1281),
	.N_1279(N_1279),
	.N_1277(N_1277),
	.N_1275(N_1275),
	.N_1276(N_1276),
	.N_1274(N_1274),
	.N_1272(N_1272),
	.N_1270(N_1270),
	.N_1271(N_1271),
	.N_1269(N_1269),
	.N_1310(N_1310),
	.N_1318(N_1318),
	.wlast_s1(wlast_s1),
	.wlast_m(wlast_m),
	.wready_m(wready_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.wvalid_m(wvalid_m),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.wready_s1(wready_s1),
	.wvalid_s1(wvalid_s1)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_w_ch_fifos_2s_2s_3s_1s_85s_4s_2s_85s */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_3 (
  pop_addr_g,
  raw_sync,
  aresetn_s_i,
  aclk_s
)
;
input [2:0] pop_addr_g ;
output [2:0] raw_sync ;
input aresetn_s_i ;
input aclk_s ;
wire aresetn_s_i ;
wire aclk_s ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(pop_addr_g[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(pop_addr_g[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(pop_addr_g[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_3 */

module oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1_0 (
  pop_addr_g,
  push_addr_g,
  bready_s1,
  aresetn_s_i,
  aclk_s,
  \mem[3]_0_sqmuxa ,
  \mem[1]_0_sqmuxa ,
  \mem[0]_0_sqmuxa ,
  \mem[2]_0_sqmuxa ,
  bvalid_s1
)
;
input [2:0] pop_addr_g ;
output [2:0] push_addr_g ;
output bready_s1 ;
input aresetn_s_i ;
input aclk_s ;
output \mem[3]_0_sqmuxa  ;
output \mem[1]_0_sqmuxa  ;
output \mem[0]_0_sqmuxa  ;
output \mem[2]_0_sqmuxa  ;
input bvalid_s1 ;
wire bready_s1 ;
wire aresetn_s_i ;
wire aclk_s ;
wire \mem[3]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire bvalid_s1 ;
wire [1:0] wr_addr_int;
wire [2:1] advanced_count_2;
wire [2:0] raw_sync;
wire [1:0] func_bin2gray;
wire b_push_full ;
wire VCC ;
wire GND ;
wire ANC0 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire next_full ;
// @39:305
  LUT6 next_full_cZ (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(ANC0),
	.I4(advanced_count_2[1]),
	.I5(advanced_count_2[2]),
	.O(next_full)
);
defparam next_full_cZ.INIT=64'h0408020110208040;
// @40:159
  LUT4 \count_int_RNIH4PI1_0[1]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(\mem[3]_0_sqmuxa )
);
defparam \count_int_RNIH4PI1_0[1] .INIT=16'h2000;
// @39:324
  LUT4 \func_bin2gray_i[0]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(func_bin2gray[0])
);
defparam \func_bin2gray_i[0] .INIT=16'h595A;
// @39:324
  LUT5 \func_bin2gray_0_a2[1]  (
	.I0(push_addr_g[2]),
	.I1(wr_addr_int[1]),
	.I2(b_push_full),
	.I3(wr_addr_int[0]),
	.I4(bvalid_s1),
	.O(func_bin2gray[1])
);
defparam \func_bin2gray_0_a2[1] .INIT=32'h65666666;
// @39:237
  FDC full_int_Z (
	.Q(b_push_full),
	.D(next_full),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(push_addr_g[0]),
	.D(func_bin2gray[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(push_addr_g[2]),
	.D(advanced_count_2[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(wr_addr_int[1]),
	.D(advanced_count_2[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(wr_addr_int[0]),
	.D(ANC0),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(push_addr_g[1]),
	.D(func_bin2gray[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i)
);
// @40:159
  INV full_int_RNIL1ED (
	.I(b_push_full),
	.O(bready_s1)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_0_3 U_sync (
	.pop_addr_g(pop_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:159
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000425" *)  LUT4 \count_int_RNIH4PI1_lut6_2_o6[1]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(advanced_count_2[1])
);
defparam \count_int_RNIH4PI1_lut6_2_o6[1] .INIT=16'h9AAA;
// @40:159
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000425" *)  LUT4 \count_int_RNIH4PI1_lut6_2_o5[1]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(\mem[1]_0_sqmuxa )
);
defparam \count_int_RNIH4PI1_lut6_2_o5[1] .INIT=16'h1000;
// @40:159
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000426" *)  LUT3 \count_int_RNITM561_lut6_2_o6[0]  (
	.I0(b_push_full),
	.I1(wr_addr_int[0]),
	.I2(bvalid_s1),
	.O(ANC0)
);
defparam \count_int_RNITM561_lut6_2_o6[0] .INIT=8'h9C;
// @40:159
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000426" *)  LUT4 \count_int_RNITM561_lut6_2_o5[0]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(\mem[0]_0_sqmuxa )
);
defparam \count_int_RNITM561_lut6_2_o5[0] .INIT=16'h0100;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000427" *)  LUT5 \count_int_RNI6JCV1_lut6_2_o6[2]  (
	.I0(push_addr_g[2]),
	.I1(wr_addr_int[1]),
	.I2(b_push_full),
	.I3(wr_addr_int[0]),
	.I4(bvalid_s1),
	.O(advanced_count_2[2])
);
defparam \count_int_RNI6JCV1_lut6_2_o6[2] .INIT=32'hA6AAAAAA;
// @39:360
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000427" *)  LUT4 \count_int_RNI6JCV1_lut6_2_o5[2]  (
	.I0(wr_addr_int[1]),
	.I1(b_push_full),
	.I2(wr_addr_int[0]),
	.I3(bvalid_s1),
	.O(\mem[2]_0_sqmuxa )
);
defparam \count_int_RNI6JCV1_lut6_2_o5[2] .INIT=16'h0200;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1_0 */

module oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_4 (
  push_addr_g,
  raw_sync,
  aresetn_m_i,
  aclk_m
)
;
input [2:0] push_addr_g ;
output [2:0] raw_sync ;
input aresetn_m_i ;
input aclk_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire [2:0] sample_meta;
wire GND ;
wire VCC ;
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[2]  (
	.Q(raw_sync[2]),
	.D(sample_meta[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[1]  (
	.Q(raw_sync[1]),
	.D(sample_meta[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_syncl_Z[0]  (
	.Q(raw_sync[0]),
	.D(sample_meta[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[2]  (
	.Q(sample_meta[2]),
	.D(push_addr_g[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[1]  (
	.Q(sample_meta[1]),
	.D(push_addr_g[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
// @41:661
  FDC \GEN_FST2.sample_meta_Z[0]  (
	.Q(sample_meta[0]),
	.D(push_addr_g[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_4 */

module oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1_0 (
  push_addr_g,
  pop_addr_g,
  rd_addr_int,
  aresetn_m,
  aresetn_m_i_1z,
  aclk_m,
  bready_m,
  bvalid_m
)
;
input [2:0] push_addr_g ;
output [2:0] pop_addr_g ;
output [1:0] rd_addr_int ;
input aresetn_m ;
output aresetn_m_i_1z ;
input aclk_m ;
input bready_m ;
output bvalid_m ;
wire aresetn_m ;
wire aresetn_m_i_1z ;
wire aclk_m ;
wire bready_m ;
wire bvalid_m ;
wire [2:0] advanced_count_4;
wire [2:0] raw_sync;
wire [1:0] this_addr_g_int_7;
wire VCC ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire un6_next_empty_i ;
wire GND ;
// @39:237
  LUT6 empty_int_RNO (
	.I0(raw_sync[0]),
	.I1(raw_sync[1]),
	.I2(raw_sync[2]),
	.I3(advanced_count_4[0]),
	.I4(advanced_count_4[2]),
	.I5(advanced_count_4[1]),
	.O(un6_next_empty_i)
);
defparam empty_int_RNO.INIT=64'hEFDFFBF77FBFFDFE;
// @40:186
  LUT3 \count_int_RNI5PUQ[0]  (
	.I0(rd_addr_int[0]),
	.I1(bvalid_m),
	.I2(bready_m),
	.O(advanced_count_4[0])
);
defparam \count_int_RNI5PUQ[0] .INIT=8'h6A;
// @39:324
  LUT4 \un3_func_bin2gray_6_i[0]  (
	.I0(rd_addr_int[1]),
	.I1(rd_addr_int[0]),
	.I2(bvalid_m),
	.I3(bready_m),
	.O(this_addr_g_int_7[0])
);
defparam \un3_func_bin2gray_6_i[0] .INIT=16'h5666;
// @39:324
  LUT5 \un3_func_bin2gray_6_0_a2[1]  (
	.I0(pop_addr_g[2]),
	.I1(rd_addr_int[0]),
	.I2(bvalid_m),
	.I3(rd_addr_int[1]),
	.I4(bready_m),
	.O(this_addr_g_int_7[1])
);
defparam \un3_func_bin2gray_6_0_a2[1] .INIT=32'h556A55AA;
// @39:237
  FDC empty_int_Z (
	.Q(bvalid_m),
	.D(un6_next_empty_i),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  FDC \count_int_Z[1]  (
	.Q(rd_addr_int[1]),
	.D(advanced_count_4[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  FDC \count_int_Z[0]  (
	.Q(rd_addr_int[0]),
	.D(advanced_count_4[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  FDC \this_addr_g_int_Z[1]  (
	.Q(pop_addr_g[1]),
	.D(this_addr_g_int_7[1]),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  FDC \this_addr_g_int_Z[0]  (
	.Q(pop_addr_g[0]),
	.D(this_addr_g_int_7[0]),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  FDC \count_int_Z[2]  (
	.Q(pop_addr_g[2]),
	.D(advanced_count_4[2]),
	.C(aclk_m),
	.CLR(aresetn_m_i_1z)
);
// @39:237
  INV aresetn_m_i (
	.I(aresetn_m),
	.O(aresetn_m_i_1z)
);
// @39:308
  oursring_asyc_DW_axi_x2x_bcm21_3s_10s_0s_1s_2s_4 U_sync (
	.push_addr_g(push_addr_g[2:0]),
	.raw_sync(raw_sync[2:0]),
	.aresetn_m_i(aresetn_m_i_1z),
	.aclk_m(aclk_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000428" *)  LUT4 \count_int_RNI8IAU_lut6_2_o6[0]  (
	.I0(rd_addr_int[0]),
	.I1(bvalid_m),
	.I2(rd_addr_int[1]),
	.I3(bready_m),
	.O(advanced_count_4[1])
);
defparam \count_int_RNI8IAU_lut6_2_o6[0] .INIT=16'h78F0;
// @40:186
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000428" *)  LUT5 \count_int_RNI8IAU_lut6_2_o5[0]  (
	.I0(pop_addr_g[2]),
	.I1(rd_addr_int[0]),
	.I2(bvalid_m),
	.I3(rd_addr_int[1]),
	.I4(bready_m),
	.O(advanced_count_4[2])
);
defparam \count_int_RNI8IAU_lut6_2_o5[0] .INIT=32'h6AAAAAAA;
endmodule /* oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1_0 */

module oursring_asyc_DW_axi_x2x_bcm07_Z3_2_0 (
  rd_addr_int,
  bvalid_m,
  bready_m,
  aclk_m,
  aresetn_m_i,
  aresetn_m,
  bvalid_s1,
  \mem[2]_0_sqmuxa ,
  \mem[0]_0_sqmuxa ,
  \mem[1]_0_sqmuxa ,
  \mem[3]_0_sqmuxa ,
  aclk_s,
  aresetn_s_i,
  bready_s1
)
;
output [1:0] rd_addr_int ;
output bvalid_m ;
input bready_m ;
input aclk_m ;
output aresetn_m_i ;
input aresetn_m ;
input bvalid_s1 ;
output \mem[2]_0_sqmuxa  ;
output \mem[0]_0_sqmuxa  ;
output \mem[1]_0_sqmuxa  ;
output \mem[3]_0_sqmuxa  ;
input aclk_s ;
input aresetn_s_i ;
output bready_s1 ;
wire bvalid_m ;
wire bready_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire aresetn_m ;
wire bvalid_s1 ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire \mem[3]_0_sqmuxa  ;
wire aclk_s ;
wire aresetn_s_i ;
wire bready_s1 ;
wire [2:0] pop_addr_g;
wire [2:0] push_addr_g;
wire GND ;
wire VCC ;
// @40:159
  oursring_asyc_DW_axi_x2x_bcm05_Z1_0_1_0 U_PUSH_FIFOFCTL (
	.pop_addr_g(pop_addr_g[2:0]),
	.push_addr_g(push_addr_g[2:0]),
	.bready_s1(bready_s1),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.\mem[1]_0_sqmuxa (\mem[1]_0_sqmuxa ),
	.\mem[0]_0_sqmuxa (\mem[0]_0_sqmuxa ),
	.\mem[2]_0_sqmuxa (\mem[2]_0_sqmuxa ),
	.bvalid_s1(bvalid_s1)
);
// @40:186
  oursring_asyc_DW_axi_x2x_bcm05_Z2_0_1_0 U_POP_FIFOFCTL (
	.push_addr_g(push_addr_g[2:0]),
	.pop_addr_g(pop_addr_g[2:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.aresetn_m(aresetn_m),
	.aresetn_m_i_1z(aresetn_m_i),
	.aclk_m(aclk_m),
	.bready_m(bready_m),
	.bvalid_m(bvalid_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm07_Z3_2_0 */

module oursring_asyc_DW_axi_x2x_bcm57_14s_4s_0s_2s_18446744073709551615s (
  \mem[3] ,
  \mem[1] ,
  bresp_s1,
  bid_s1,
  rd_addr_int_0,
  aresetn_s,
  \mem[3]_0_sqmuxa ,
  \mem[2]_0_sqmuxa ,
  \mem[1]_0_sqmuxa ,
  \mem[0]_0_sqmuxa ,
  aresetn_s_i_1z,
  aclk_s,
  N_513,
  N_515,
  N_514,
  N_516,
  N_517,
  N_519,
  N_518,
  N_520,
  N_521,
  N_523,
  N_522,
  N_524,
  N_525,
  N_526
)
;
output [13:0] \mem[3]  ;
output [13:0] \mem[1]  ;
input [1:0] bresp_s1 ;
input [11:0] bid_s1 ;
input rd_addr_int_0 ;
input aresetn_s ;
input \mem[3]_0_sqmuxa  ;
input \mem[2]_0_sqmuxa  ;
input \mem[1]_0_sqmuxa  ;
input \mem[0]_0_sqmuxa  ;
output aresetn_s_i_1z ;
input aclk_s ;
output N_513 ;
output N_515 ;
output N_514 ;
output N_516 ;
output N_517 ;
output N_519 ;
output N_518 ;
output N_520 ;
output N_521 ;
output N_523 ;
output N_522 ;
output N_524 ;
output N_525 ;
output N_526 ;
wire rd_addr_int_0 ;
wire aresetn_s ;
wire \mem[3]_0_sqmuxa  ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire \mem[0]_0_sqmuxa  ;
wire aresetn_s_i_1z ;
wire aclk_s ;
wire N_513 ;
wire N_515 ;
wire N_514 ;
wire N_516 ;
wire N_517 ;
wire N_519 ;
wire N_518 ;
wire N_520 ;
wire N_521 ;
wire N_523 ;
wire N_522 ;
wire N_524 ;
wire N_525 ;
wire N_526 ;
wire [13:0] \mem[0] ;
wire [13:0] \mem[2] ;
wire VCC ;
wire GND ;
// @11:161
  FDCE \mem_Z[0][13]  (
	.Q(\mem[0] [13]),
	.D(bid_s1[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][12]  (
	.Q(\mem[0] [12]),
	.D(bid_s1[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][11]  (
	.Q(\mem[0] [11]),
	.D(bid_s1[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][10]  (
	.Q(\mem[0] [10]),
	.D(bid_s1[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][9]  (
	.Q(\mem[0] [9]),
	.D(bid_s1[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][8]  (
	.Q(\mem[0] [8]),
	.D(bid_s1[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][7]  (
	.Q(\mem[0] [7]),
	.D(bid_s1[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][6]  (
	.Q(\mem[0] [6]),
	.D(bid_s1[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][5]  (
	.Q(\mem[0] [5]),
	.D(bid_s1[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][4]  (
	.Q(\mem[0] [4]),
	.D(bid_s1[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][3]  (
	.Q(\mem[0] [3]),
	.D(bid_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][2]  (
	.Q(\mem[0] [2]),
	.D(bid_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][1]  (
	.Q(\mem[0] [1]),
	.D(bresp_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[0][0]  (
	.Q(\mem[0] [0]),
	.D(bresp_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[0]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][13]  (
	.Q(\mem[1] [13]),
	.D(bid_s1[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][12]  (
	.Q(\mem[1] [12]),
	.D(bid_s1[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][11]  (
	.Q(\mem[1] [11]),
	.D(bid_s1[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][10]  (
	.Q(\mem[1] [10]),
	.D(bid_s1[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][9]  (
	.Q(\mem[1] [9]),
	.D(bid_s1[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][8]  (
	.Q(\mem[1] [8]),
	.D(bid_s1[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][7]  (
	.Q(\mem[1] [7]),
	.D(bid_s1[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][6]  (
	.Q(\mem[1] [6]),
	.D(bid_s1[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][5]  (
	.Q(\mem[1] [5]),
	.D(bid_s1[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][4]  (
	.Q(\mem[1] [4]),
	.D(bid_s1[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][3]  (
	.Q(\mem[1] [3]),
	.D(bid_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][2]  (
	.Q(\mem[1] [2]),
	.D(bid_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][1]  (
	.Q(\mem[1] [1]),
	.D(bresp_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[1][0]  (
	.Q(\mem[1] [0]),
	.D(bresp_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[1]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][13]  (
	.Q(\mem[2] [13]),
	.D(bid_s1[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][12]  (
	.Q(\mem[2] [12]),
	.D(bid_s1[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][11]  (
	.Q(\mem[2] [11]),
	.D(bid_s1[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][10]  (
	.Q(\mem[2] [10]),
	.D(bid_s1[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][9]  (
	.Q(\mem[2] [9]),
	.D(bid_s1[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][8]  (
	.Q(\mem[2] [8]),
	.D(bid_s1[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][7]  (
	.Q(\mem[2] [7]),
	.D(bid_s1[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][6]  (
	.Q(\mem[2] [6]),
	.D(bid_s1[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][5]  (
	.Q(\mem[2] [5]),
	.D(bid_s1[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][4]  (
	.Q(\mem[2] [4]),
	.D(bid_s1[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][3]  (
	.Q(\mem[2] [3]),
	.D(bid_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][2]  (
	.Q(\mem[2] [2]),
	.D(bid_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][1]  (
	.Q(\mem[2] [1]),
	.D(bresp_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[2][0]  (
	.Q(\mem[2] [0]),
	.D(bresp_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[2]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][13]  (
	.Q(\mem[3] [13]),
	.D(bid_s1[11]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][12]  (
	.Q(\mem[3] [12]),
	.D(bid_s1[10]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][11]  (
	.Q(\mem[3] [11]),
	.D(bid_s1[9]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][10]  (
	.Q(\mem[3] [10]),
	.D(bid_s1[8]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][9]  (
	.Q(\mem[3] [9]),
	.D(bid_s1[7]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][8]  (
	.Q(\mem[3] [8]),
	.D(bid_s1[6]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][7]  (
	.Q(\mem[3] [7]),
	.D(bid_s1[5]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][6]  (
	.Q(\mem[3] [6]),
	.D(bid_s1[4]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][5]  (
	.Q(\mem[3] [5]),
	.D(bid_s1[3]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][4]  (
	.Q(\mem[3] [4]),
	.D(bid_s1[2]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][3]  (
	.Q(\mem[3] [3]),
	.D(bid_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][2]  (
	.Q(\mem[3] [2]),
	.D(bid_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][1]  (
	.Q(\mem[3] [1]),
	.D(bresp_s1[1]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  FDCE \mem_Z[3][0]  (
	.Q(\mem[3] [0]),
	.D(bresp_s1[0]),
	.C(aclk_s),
	.CLR(aresetn_s_i_1z),
	.CE(\mem[3]_0_sqmuxa )
);
// @11:161
  INV aresetn_s_i (
	.I(aresetn_s),
	.O(aresetn_s_i_1z)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000429" *)  LUT3 \mem[0]_RNIJ47Q_lut6_2_o6[2]  (
	.I0(\mem[0] [2]),
	.I1(\mem[2] [2]),
	.I2(rd_addr_int_0),
	.O(N_515)
);
defparam \mem[0]_RNIJ47Q_lut6_2_o6[2] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000429" *)  LUT3 \mem[0]_RNIJ47Q_lut6_2_o5[2]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [0]),
	.I2(\mem[2] [0]),
	.O(N_513)
);
defparam \mem[0]_RNIJ47Q_lut6_2_o5[2] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000430" *)  LUT3 \mem[0]_RNIL67Q_lut6_2_o6[3]  (
	.I0(\mem[0] [3]),
	.I1(\mem[2] [3]),
	.I2(rd_addr_int_0),
	.O(N_516)
);
defparam \mem[0]_RNIL67Q_lut6_2_o6[3] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000430" *)  LUT3 \mem[0]_RNIL67Q_lut6_2_o5[3]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [1]),
	.I2(\mem[2] [1]),
	.O(N_514)
);
defparam \mem[0]_RNIL67Q_lut6_2_o5[3] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000431" *)  LUT3 \mem[0]_RNIRC7Q_lut6_2_o6[6]  (
	.I0(\mem[0] [6]),
	.I1(\mem[2] [6]),
	.I2(rd_addr_int_0),
	.O(N_519)
);
defparam \mem[0]_RNIRC7Q_lut6_2_o6[6] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000431" *)  LUT3 \mem[0]_RNIRC7Q_lut6_2_o5[6]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [4]),
	.I2(\mem[2] [4]),
	.O(N_517)
);
defparam \mem[0]_RNIRC7Q_lut6_2_o5[6] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000432" *)  LUT3 \mem[0]_RNITE7Q_lut6_2_o6[7]  (
	.I0(\mem[0] [7]),
	.I1(\mem[2] [7]),
	.I2(rd_addr_int_0),
	.O(N_520)
);
defparam \mem[0]_RNITE7Q_lut6_2_o6[7] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000432" *)  LUT3 \mem[0]_RNITE7Q_lut6_2_o5[7]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [5]),
	.I2(\mem[2] [5]),
	.O(N_518)
);
defparam \mem[0]_RNITE7Q_lut6_2_o5[7] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000433" *)  LUT3 \mem[2]_RNIHPDL_lut6_2_o6[10]  (
	.I0(\mem[0] [10]),
	.I1(\mem[2] [10]),
	.I2(rd_addr_int_0),
	.O(N_523)
);
defparam \mem[2]_RNIHPDL_lut6_2_o6[10] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000433" *)  LUT3 \mem[2]_RNIHPDL_lut6_2_o5[10]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [8]),
	.I2(\mem[2] [8]),
	.O(N_521)
);
defparam \mem[2]_RNIHPDL_lut6_2_o5[10] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000434" *)  LUT3 \mem[2]_RNIJRDL_lut6_2_o6[11]  (
	.I0(\mem[0] [11]),
	.I1(\mem[2] [11]),
	.I2(rd_addr_int_0),
	.O(N_524)
);
defparam \mem[2]_RNIJRDL_lut6_2_o6[11] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000434" *)  LUT3 \mem[2]_RNIJRDL_lut6_2_o5[11]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [9]),
	.I2(\mem[2] [9]),
	.O(N_522)
);
defparam \mem[2]_RNIJRDL_lut6_2_o5[11] .INIT=8'hE4;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000435" *)  LUT3 \mem[2]_RNINVDL_lut6_2_o6[13]  (
	.I0(\mem[0] [13]),
	.I1(\mem[2] [13]),
	.I2(rd_addr_int_0),
	.O(N_526)
);
defparam \mem[2]_RNINVDL_lut6_2_o6[13] .INIT=8'hCA;
// @42:187
(* HLUTNM="oursring_asyc_DW_axi_x2x_lutnm000435" *)  LUT3 \mem[2]_RNINVDL_lut6_2_o5[13]  (
	.I0(rd_addr_int_0),
	.I1(\mem[0] [12]),
	.I2(\mem[2] [12]),
	.O(N_525)
);
defparam \mem[2]_RNINVDL_lut6_2_o5[13] .INIT=8'hE4;
endmodule /* oursring_asyc_DW_axi_x2x_bcm57_14s_4s_0s_2s_18446744073709551615s */

module oursring_asyc_DW_axi_x2x_bcm66_Z7 (
  bid_s1,
  bresp_s1,
  bid_m,
  bresp_m,
  aresetn_s,
  bready_s1,
  aresetn_s_i,
  aclk_s,
  bvalid_s1,
  aresetn_m,
  aresetn_m_i,
  aclk_m,
  bready_m,
  bvalid_m
)
;
input [11:0] bid_s1 ;
input [1:0] bresp_s1 ;
output [11:0] bid_m ;
output [1:0] bresp_m ;
input aresetn_s ;
output bready_s1 ;
output aresetn_s_i ;
input aclk_s ;
input bvalid_s1 ;
input aresetn_m ;
output aresetn_m_i ;
input aclk_m ;
input bready_m ;
output bvalid_m ;
wire aresetn_s ;
wire bready_s1 ;
wire aresetn_s_i ;
wire aclk_s ;
wire bvalid_s1 ;
wire aresetn_m ;
wire aresetn_m_i ;
wire aclk_m ;
wire bready_m ;
wire bvalid_m ;
wire [13:0] \mem[1] ;
wire [13:0] \mem[3] ;
wire [1:0] rd_addr_int;
wire N_513 ;
wire N_514 ;
wire N_515 ;
wire N_516 ;
wire N_517 ;
wire N_518 ;
wire N_519 ;
wire N_520 ;
wire N_521 ;
wire N_522 ;
wire N_523 ;
wire N_524 ;
wire N_525 ;
wire N_526 ;
wire \mem[2]_0_sqmuxa  ;
wire \mem[0]_0_sqmuxa  ;
wire \mem[1]_0_sqmuxa  ;
wire \mem[3]_0_sqmuxa  ;
wire GND ;
wire VCC ;
// @42:198
  LUT6 \data_out[0]  (
	.I0(N_513),
	.I1(\mem[1] [0]),
	.I2(\mem[3] [0]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bresp_m[0])
);
defparam \data_out[0] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[1]  (
	.I0(N_514),
	.I1(\mem[1] [1]),
	.I2(\mem[3] [1]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bresp_m[1])
);
defparam \data_out[1] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[2]  (
	.I0(N_515),
	.I1(\mem[1] [2]),
	.I2(\mem[3] [2]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[0])
);
defparam \data_out[2] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[3]  (
	.I0(N_516),
	.I1(\mem[1] [3]),
	.I2(\mem[3] [3]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[1])
);
defparam \data_out[3] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[4]  (
	.I0(N_517),
	.I1(\mem[1] [4]),
	.I2(\mem[3] [4]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[2])
);
defparam \data_out[4] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[5]  (
	.I0(N_518),
	.I1(\mem[1] [5]),
	.I2(\mem[3] [5]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[3])
);
defparam \data_out[5] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[6]  (
	.I0(N_519),
	.I1(\mem[1] [6]),
	.I2(\mem[3] [6]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[4])
);
defparam \data_out[6] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[7]  (
	.I0(N_520),
	.I1(\mem[1] [7]),
	.I2(\mem[3] [7]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[5])
);
defparam \data_out[7] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[8]  (
	.I0(N_521),
	.I1(\mem[1] [8]),
	.I2(\mem[3] [8]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[6])
);
defparam \data_out[8] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[9]  (
	.I0(N_522),
	.I1(\mem[1] [9]),
	.I2(\mem[3] [9]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[7])
);
defparam \data_out[9] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[10]  (
	.I0(N_523),
	.I1(\mem[1] [10]),
	.I2(\mem[3] [10]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[8])
);
defparam \data_out[10] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[11]  (
	.I0(N_524),
	.I1(\mem[1] [11]),
	.I2(\mem[3] [11]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[9])
);
defparam \data_out[11] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[12]  (
	.I0(N_525),
	.I1(\mem[1] [12]),
	.I2(\mem[3] [12]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[10])
);
defparam \data_out[12] .INIT=64'hF0AACCAA00000000;
// @42:198
  LUT6 \data_out[13]  (
	.I0(N_526),
	.I1(\mem[1] [13]),
	.I2(\mem[3] [13]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(bvalid_m),
	.O(bid_m[11])
);
defparam \data_out[13] .INIT=64'hF0AACCAA00000000;
// @42:150
  oursring_asyc_DW_axi_x2x_bcm07_Z3_2_0 U_FIFO_CTL (
	.rd_addr_int(rd_addr_int[1:0]),
	.bvalid_m(bvalid_m),
	.bready_m(bready_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.aresetn_m(aresetn_m),
	.bvalid_s1(bvalid_s1),
	.\mem[2]_0_sqmuxa (\mem[2]_0_sqmuxa ),
	.\mem[0]_0_sqmuxa (\mem[0]_0_sqmuxa ),
	.\mem[1]_0_sqmuxa (\mem[1]_0_sqmuxa ),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.bready_s1(bready_s1)
);
// @42:187
  oursring_asyc_DW_axi_x2x_bcm57_14s_4s_0s_2s_18446744073709551615s U_FIFO_MEM (
	.\mem[3] (\mem[3] [13:0]),
	.\mem[1] (\mem[1] [13:0]),
	.bresp_s1(bresp_s1[1:0]),
	.bid_s1(bid_s1[11:0]),
	.rd_addr_int_0(rd_addr_int[1]),
	.aresetn_s(aresetn_s),
	.\mem[3]_0_sqmuxa (\mem[3]_0_sqmuxa ),
	.\mem[2]_0_sqmuxa (\mem[2]_0_sqmuxa ),
	.\mem[1]_0_sqmuxa (\mem[1]_0_sqmuxa ),
	.\mem[0]_0_sqmuxa (\mem[0]_0_sqmuxa ),
	.aresetn_s_i_1z(aresetn_s_i),
	.aclk_s(aclk_s),
	.N_513(N_513),
	.N_515(N_515),
	.N_514(N_514),
	.N_516(N_516),
	.N_517(N_517),
	.N_519(N_519),
	.N_518(N_518),
	.N_520(N_520),
	.N_521(N_521),
	.N_523(N_523),
	.N_522(N_522),
	.N_524(N_524),
	.N_525(N_525),
	.N_526(N_526)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_bcm66_Z7 */

module oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_14s_4s_2s (
  bresp_m,
  bid_m,
  bresp_s1,
  bid_s1,
  bvalid_m,
  bready_m,
  aclk_m,
  aresetn_m_i,
  aresetn_m,
  bvalid_s1,
  aclk_s,
  aresetn_s_i,
  bready_s1,
  aresetn_s
)
;
output [1:0] bresp_m ;
output [11:0] bid_m ;
input [1:0] bresp_s1 ;
input [11:0] bid_s1 ;
output bvalid_m ;
input bready_m ;
input aclk_m ;
output aresetn_m_i ;
input aresetn_m ;
input bvalid_s1 ;
input aclk_s ;
output aresetn_s_i ;
output bready_s1 ;
input aresetn_s ;
wire bvalid_m ;
wire bready_m ;
wire aclk_m ;
wire aresetn_m_i ;
wire aresetn_m ;
wire bvalid_s1 ;
wire aclk_s ;
wire aresetn_s_i ;
wire bready_s1 ;
wire aresetn_s ;
wire GND ;
wire VCC ;
// @43:178
  oursring_asyc_DW_axi_x2x_bcm66_Z7 U_dclk_fifo (
	.bid_s1(bid_s1[11:0]),
	.bresp_s1(bresp_s1[1:0]),
	.bid_m(bid_m[11:0]),
	.bresp_m(bresp_m[1:0]),
	.aresetn_s(aresetn_s),
	.bready_s1(bready_s1),
	.aresetn_s_i(aresetn_s_i),
	.aclk_s(aclk_s),
	.bvalid_s1(bvalid_s1),
	.aresetn_m(aresetn_m),
	.aresetn_m_i(aresetn_m_i),
	.aclk_m(aclk_m),
	.bready_m(bready_m),
	.bvalid_m(bvalid_m)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_14s_4s_2s */

module oursring_asyc_DW_axi_x2x_sp_w (
  wdata_s1,
  \mem[3] ,
  \mem[1] ,
  wstrb_s1,
  wid_s1,
  rd_addr_int,
  N_1328,
  N_1329,
  N_1319,
  N_1320,
  N_1310,
  N_1311,
  N_1271,
  N_1272,
  N_1352,
  N_1330,
  N_1318,
  N_1321,
  N_1309,
  N_1312,
  N_1270,
  N_1273,
  N_1351,
  N_1331,
  N_1317,
  N_1322,
  N_1308,
  N_1283,
  N_1269,
  N_1274,
  N_1350,
  N_1332,
  N_1316,
  N_1323,
  N_1307,
  N_1284,
  N_1275,
  N_1349,
  N_1333,
  N_1315,
  N_1324,
  N_1306,
  N_1285,
  N_1297,
  N_1276,
  N_1348,
  N_1334,
  N_1314,
  N_1325,
  N_1305,
  N_1286,
  N_1296,
  N_1277,
  N_1347,
  N_1335,
  N_1313,
  N_1326,
  N_1304,
  N_1287,
  N_1295,
  N_1278,
  N_1346,
  N_1336,
  N_1342,
  N_1327,
  N_1303,
  N_1288,
  N_1294,
  N_1279,
  N_1345,
  N_1337,
  N_1341,
  N_1298,
  N_1302,
  N_1289,
  N_1293,
  N_1280,
  N_1343,
  N_1344,
  N_1338,
  N_1339,
  N_1340,
  N_1299,
  N_1300,
  N_1301,
  N_1290,
  N_1291,
  N_1292,
  N_1281,
  wvalid_s1,
  N_1282
)
;
output [63:0] wdata_s1 ;
input [84:1] \mem[3]  ;
input [84:1] \mem[1]  ;
output [7:0] wstrb_s1 ;
output [11:0] wid_s1 ;
input [1:0] rd_addr_int ;
input N_1328 ;
input N_1329 ;
input N_1319 ;
input N_1320 ;
input N_1310 ;
input N_1311 ;
input N_1271 ;
input N_1272 ;
input N_1352 ;
input N_1330 ;
input N_1318 ;
input N_1321 ;
input N_1309 ;
input N_1312 ;
input N_1270 ;
input N_1273 ;
input N_1351 ;
input N_1331 ;
input N_1317 ;
input N_1322 ;
input N_1308 ;
input N_1283 ;
input N_1269 ;
input N_1274 ;
input N_1350 ;
input N_1332 ;
input N_1316 ;
input N_1323 ;
input N_1307 ;
input N_1284 ;
input N_1275 ;
input N_1349 ;
input N_1333 ;
input N_1315 ;
input N_1324 ;
input N_1306 ;
input N_1285 ;
input N_1297 ;
input N_1276 ;
input N_1348 ;
input N_1334 ;
input N_1314 ;
input N_1325 ;
input N_1305 ;
input N_1286 ;
input N_1296 ;
input N_1277 ;
input N_1347 ;
input N_1335 ;
input N_1313 ;
input N_1326 ;
input N_1304 ;
input N_1287 ;
input N_1295 ;
input N_1278 ;
input N_1346 ;
input N_1336 ;
input N_1342 ;
input N_1327 ;
input N_1303 ;
input N_1288 ;
input N_1294 ;
input N_1279 ;
input N_1345 ;
input N_1337 ;
input N_1341 ;
input N_1298 ;
input N_1302 ;
input N_1289 ;
input N_1293 ;
input N_1280 ;
input N_1343 ;
input N_1344 ;
input N_1338 ;
input N_1339 ;
input N_1340 ;
input N_1299 ;
input N_1300 ;
input N_1301 ;
input N_1290 ;
input N_1291 ;
input N_1292 ;
input N_1281 ;
input wvalid_s1 ;
input N_1282 ;
wire N_1328 ;
wire N_1329 ;
wire N_1319 ;
wire N_1320 ;
wire N_1310 ;
wire N_1311 ;
wire N_1271 ;
wire N_1272 ;
wire N_1352 ;
wire N_1330 ;
wire N_1318 ;
wire N_1321 ;
wire N_1309 ;
wire N_1312 ;
wire N_1270 ;
wire N_1273 ;
wire N_1351 ;
wire N_1331 ;
wire N_1317 ;
wire N_1322 ;
wire N_1308 ;
wire N_1283 ;
wire N_1269 ;
wire N_1274 ;
wire N_1350 ;
wire N_1332 ;
wire N_1316 ;
wire N_1323 ;
wire N_1307 ;
wire N_1284 ;
wire N_1275 ;
wire N_1349 ;
wire N_1333 ;
wire N_1315 ;
wire N_1324 ;
wire N_1306 ;
wire N_1285 ;
wire N_1297 ;
wire N_1276 ;
wire N_1348 ;
wire N_1334 ;
wire N_1314 ;
wire N_1325 ;
wire N_1305 ;
wire N_1286 ;
wire N_1296 ;
wire N_1277 ;
wire N_1347 ;
wire N_1335 ;
wire N_1313 ;
wire N_1326 ;
wire N_1304 ;
wire N_1287 ;
wire N_1295 ;
wire N_1278 ;
wire N_1346 ;
wire N_1336 ;
wire N_1342 ;
wire N_1327 ;
wire N_1303 ;
wire N_1288 ;
wire N_1294 ;
wire N_1279 ;
wire N_1345 ;
wire N_1337 ;
wire N_1341 ;
wire N_1298 ;
wire N_1302 ;
wire N_1289 ;
wire N_1293 ;
wire N_1280 ;
wire N_1343 ;
wire N_1344 ;
wire N_1338 ;
wire N_1339 ;
wire N_1340 ;
wire N_1299 ;
wire N_1300 ;
wire N_1301 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1281 ;
wire wvalid_s1 ;
wire N_1282 ;
wire GND ;
wire VCC ;
// @15:2004
  LUT6 \payload_o_1_1[14]  (
	.I0(N_1282),
	.I1(\mem[1] [14]),
	.I2(\mem[3] [14]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[5])
);
defparam \payload_o_1_1[14] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[13]  (
	.I0(N_1281),
	.I1(\mem[1] [13]),
	.I2(\mem[3] [13]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[4])
);
defparam \payload_o_1_1[13] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[24]  (
	.I0(N_1292),
	.I1(\mem[1] [24]),
	.I2(\mem[3] [24]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[15])
);
defparam \payload_o_1_1[24] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[23]  (
	.I0(N_1291),
	.I1(\mem[1] [23]),
	.I2(\mem[3] [23]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[14])
);
defparam \payload_o_1_1[23] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[22]  (
	.I0(N_1290),
	.I1(\mem[1] [22]),
	.I2(\mem[3] [22]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[13])
);
defparam \payload_o_1_1[22] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[33]  (
	.I0(N_1301),
	.I1(\mem[1] [33]),
	.I2(\mem[3] [33]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[24])
);
defparam \payload_o_1_1[33] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[32]  (
	.I0(N_1300),
	.I1(\mem[1] [32]),
	.I2(\mem[3] [32]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[23])
);
defparam \payload_o_1_1[32] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[31]  (
	.I0(N_1299),
	.I1(\mem[1] [31]),
	.I2(\mem[3] [31]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[22])
);
defparam \payload_o_1_1[31] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[72]  (
	.I0(N_1340),
	.I1(\mem[1] [72]),
	.I2(\mem[3] [72]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[63])
);
defparam \payload_o_1_1[72] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[71]  (
	.I0(N_1339),
	.I1(\mem[1] [71]),
	.I2(\mem[3] [71]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[62])
);
defparam \payload_o_1_1[71] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[70]  (
	.I0(N_1338),
	.I1(\mem[1] [70]),
	.I2(\mem[3] [70]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[61])
);
defparam \payload_o_1_1[70] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[76]  (
	.I0(N_1344),
	.I1(\mem[1] [76]),
	.I2(\mem[3] [76]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[3])
);
defparam \payload_o_1_1[76] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[75]  (
	.I0(N_1343),
	.I1(\mem[1] [75]),
	.I2(\mem[3] [75]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[2])
);
defparam \payload_o_1_1[75] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[12]  (
	.I0(N_1280),
	.I1(\mem[1] [12]),
	.I2(\mem[3] [12]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[3])
);
defparam \payload_o_1_1[12] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[25]  (
	.I0(N_1293),
	.I1(\mem[1] [25]),
	.I2(\mem[3] [25]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[16])
);
defparam \payload_o_1_1[25] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[21]  (
	.I0(N_1289),
	.I1(\mem[1] [21]),
	.I2(\mem[3] [21]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[12])
);
defparam \payload_o_1_1[21] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[34]  (
	.I0(N_1302),
	.I1(\mem[1] [34]),
	.I2(\mem[3] [34]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[25])
);
defparam \payload_o_1_1[34] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[30]  (
	.I0(N_1298),
	.I1(\mem[1] [30]),
	.I2(\mem[3] [30]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[21])
);
defparam \payload_o_1_1[30] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[73]  (
	.I0(N_1341),
	.I1(\mem[1] [73]),
	.I2(\mem[3] [73]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[0])
);
defparam \payload_o_1_1[73] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[69]  (
	.I0(N_1337),
	.I1(\mem[1] [69]),
	.I2(\mem[3] [69]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[60])
);
defparam \payload_o_1_1[69] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[77]  (
	.I0(N_1345),
	.I1(\mem[1] [77]),
	.I2(\mem[3] [77]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[4])
);
defparam \payload_o_1_1[77] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[11]  (
	.I0(N_1279),
	.I1(\mem[1] [11]),
	.I2(\mem[3] [11]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[2])
);
defparam \payload_o_1_1[11] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[26]  (
	.I0(N_1294),
	.I1(\mem[1] [26]),
	.I2(\mem[3] [26]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[17])
);
defparam \payload_o_1_1[26] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[20]  (
	.I0(N_1288),
	.I1(\mem[1] [20]),
	.I2(\mem[3] [20]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[11])
);
defparam \payload_o_1_1[20] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[35]  (
	.I0(N_1303),
	.I1(\mem[1] [35]),
	.I2(\mem[3] [35]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[26])
);
defparam \payload_o_1_1[35] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[59]  (
	.I0(N_1327),
	.I1(\mem[1] [59]),
	.I2(\mem[3] [59]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[50])
);
defparam \payload_o_1_1[59] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[74]  (
	.I0(N_1342),
	.I1(\mem[1] [74]),
	.I2(\mem[3] [74]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[1])
);
defparam \payload_o_1_1[74] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[68]  (
	.I0(N_1336),
	.I1(\mem[1] [68]),
	.I2(\mem[3] [68]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[59])
);
defparam \payload_o_1_1[68] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[78]  (
	.I0(N_1346),
	.I1(\mem[1] [78]),
	.I2(\mem[3] [78]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[5])
);
defparam \payload_o_1_1[78] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[10]  (
	.I0(N_1278),
	.I1(\mem[1] [10]),
	.I2(\mem[3] [10]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[1])
);
defparam \payload_o_1_1[10] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[27]  (
	.I0(N_1295),
	.I1(\mem[1] [27]),
	.I2(\mem[3] [27]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[18])
);
defparam \payload_o_1_1[27] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[19]  (
	.I0(N_1287),
	.I1(\mem[1] [19]),
	.I2(\mem[3] [19]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[10])
);
defparam \payload_o_1_1[19] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[36]  (
	.I0(N_1304),
	.I1(\mem[1] [36]),
	.I2(\mem[3] [36]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[27])
);
defparam \payload_o_1_1[36] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[58]  (
	.I0(N_1326),
	.I1(\mem[1] [58]),
	.I2(\mem[3] [58]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[49])
);
defparam \payload_o_1_1[58] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[45]  (
	.I0(N_1313),
	.I1(\mem[1] [45]),
	.I2(\mem[3] [45]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[36])
);
defparam \payload_o_1_1[45] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[67]  (
	.I0(N_1335),
	.I1(\mem[1] [67]),
	.I2(\mem[3] [67]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[58])
);
defparam \payload_o_1_1[67] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[79]  (
	.I0(N_1347),
	.I1(\mem[1] [79]),
	.I2(\mem[3] [79]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[6])
);
defparam \payload_o_1_1[79] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[9]  (
	.I0(N_1277),
	.I1(\mem[1] [9]),
	.I2(\mem[3] [9]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[0])
);
defparam \payload_o_1_1[9] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[28]  (
	.I0(N_1296),
	.I1(\mem[1] [28]),
	.I2(\mem[3] [28]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[19])
);
defparam \payload_o_1_1[28] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[18]  (
	.I0(N_1286),
	.I1(\mem[1] [18]),
	.I2(\mem[3] [18]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[9])
);
defparam \payload_o_1_1[18] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[37]  (
	.I0(N_1305),
	.I1(\mem[1] [37]),
	.I2(\mem[3] [37]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[28])
);
defparam \payload_o_1_1[37] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[57]  (
	.I0(N_1325),
	.I1(\mem[1] [57]),
	.I2(\mem[3] [57]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[48])
);
defparam \payload_o_1_1[57] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[46]  (
	.I0(N_1314),
	.I1(\mem[1] [46]),
	.I2(\mem[3] [46]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[37])
);
defparam \payload_o_1_1[46] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[66]  (
	.I0(N_1334),
	.I1(\mem[1] [66]),
	.I2(\mem[3] [66]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[57])
);
defparam \payload_o_1_1[66] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[80]  (
	.I0(N_1348),
	.I1(\mem[1] [80]),
	.I2(\mem[3] [80]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[7])
);
defparam \payload_o_1_1[80] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[8]  (
	.I0(N_1276),
	.I1(\mem[1] [8]),
	.I2(\mem[3] [8]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[7])
);
defparam \payload_o_1_1[8] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[29]  (
	.I0(N_1297),
	.I1(\mem[1] [29]),
	.I2(\mem[3] [29]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[20])
);
defparam \payload_o_1_1[29] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[17]  (
	.I0(N_1285),
	.I1(\mem[1] [17]),
	.I2(\mem[3] [17]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[8])
);
defparam \payload_o_1_1[17] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[38]  (
	.I0(N_1306),
	.I1(\mem[1] [38]),
	.I2(\mem[3] [38]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[29])
);
defparam \payload_o_1_1[38] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[56]  (
	.I0(N_1324),
	.I1(\mem[1] [56]),
	.I2(\mem[3] [56]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[47])
);
defparam \payload_o_1_1[56] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[47]  (
	.I0(N_1315),
	.I1(\mem[1] [47]),
	.I2(\mem[3] [47]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[38])
);
defparam \payload_o_1_1[47] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[65]  (
	.I0(N_1333),
	.I1(\mem[1] [65]),
	.I2(\mem[3] [65]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[56])
);
defparam \payload_o_1_1[65] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[81]  (
	.I0(N_1349),
	.I1(\mem[1] [81]),
	.I2(\mem[3] [81]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[8])
);
defparam \payload_o_1_1[81] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[7]  (
	.I0(N_1275),
	.I1(\mem[1] [7]),
	.I2(\mem[3] [7]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[6])
);
defparam \payload_o_1_1[7] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[16]  (
	.I0(N_1284),
	.I1(\mem[1] [16]),
	.I2(\mem[3] [16]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[7])
);
defparam \payload_o_1_1[16] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[39]  (
	.I0(N_1307),
	.I1(\mem[1] [39]),
	.I2(\mem[3] [39]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[30])
);
defparam \payload_o_1_1[39] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[55]  (
	.I0(N_1323),
	.I1(\mem[1] [55]),
	.I2(\mem[3] [55]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[46])
);
defparam \payload_o_1_1[55] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[48]  (
	.I0(N_1316),
	.I1(\mem[1] [48]),
	.I2(\mem[3] [48]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[39])
);
defparam \payload_o_1_1[48] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[64]  (
	.I0(N_1332),
	.I1(\mem[1] [64]),
	.I2(\mem[3] [64]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[55])
);
defparam \payload_o_1_1[64] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[82]  (
	.I0(N_1350),
	.I1(\mem[1] [82]),
	.I2(\mem[3] [82]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[9])
);
defparam \payload_o_1_1[82] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[6]  (
	.I0(N_1274),
	.I1(\mem[1] [6]),
	.I2(\mem[3] [6]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[5])
);
defparam \payload_o_1_1[6] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[1]  (
	.I0(N_1269),
	.I1(\mem[1] [1]),
	.I2(\mem[3] [1]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[0])
);
defparam \payload_o_1_1[1] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[15]  (
	.I0(N_1283),
	.I1(\mem[1] [15]),
	.I2(\mem[3] [15]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[6])
);
defparam \payload_o_1_1[15] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[40]  (
	.I0(N_1308),
	.I1(\mem[1] [40]),
	.I2(\mem[3] [40]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[31])
);
defparam \payload_o_1_1[40] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[54]  (
	.I0(N_1322),
	.I1(\mem[1] [54]),
	.I2(\mem[3] [54]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[45])
);
defparam \payload_o_1_1[54] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[49]  (
	.I0(N_1317),
	.I1(\mem[1] [49]),
	.I2(\mem[3] [49]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[40])
);
defparam \payload_o_1_1[49] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[63]  (
	.I0(N_1331),
	.I1(\mem[1] [63]),
	.I2(\mem[3] [63]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[54])
);
defparam \payload_o_1_1[63] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[83]  (
	.I0(N_1351),
	.I1(\mem[1] [83]),
	.I2(\mem[3] [83]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[10])
);
defparam \payload_o_1_1[83] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[5]  (
	.I0(N_1273),
	.I1(\mem[1] [5]),
	.I2(\mem[3] [5]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[4])
);
defparam \payload_o_1_1[5] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[2]  (
	.I0(N_1270),
	.I1(\mem[1] [2]),
	.I2(\mem[3] [2]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[1])
);
defparam \payload_o_1_1[2] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[44]  (
	.I0(N_1312),
	.I1(\mem[1] [44]),
	.I2(\mem[3] [44]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[35])
);
defparam \payload_o_1_1[44] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[41]  (
	.I0(N_1309),
	.I1(\mem[1] [41]),
	.I2(\mem[3] [41]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[32])
);
defparam \payload_o_1_1[41] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[53]  (
	.I0(N_1321),
	.I1(\mem[1] [53]),
	.I2(\mem[3] [53]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[44])
);
defparam \payload_o_1_1[53] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[50]  (
	.I0(N_1318),
	.I1(\mem[1] [50]),
	.I2(\mem[3] [50]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[41])
);
defparam \payload_o_1_1[50] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[62]  (
	.I0(N_1330),
	.I1(\mem[1] [62]),
	.I2(\mem[3] [62]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[53])
);
defparam \payload_o_1_1[62] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[84]  (
	.I0(N_1352),
	.I1(\mem[1] [84]),
	.I2(\mem[3] [84]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wid_s1[11])
);
defparam \payload_o_1_1[84] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[4]  (
	.I0(N_1272),
	.I1(\mem[1] [4]),
	.I2(\mem[3] [4]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[3])
);
defparam \payload_o_1_1[4] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[3]  (
	.I0(N_1271),
	.I1(\mem[1] [3]),
	.I2(\mem[3] [3]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wstrb_s1[2])
);
defparam \payload_o_1_1[3] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[43]  (
	.I0(N_1311),
	.I1(\mem[1] [43]),
	.I2(\mem[3] [43]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[34])
);
defparam \payload_o_1_1[43] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[42]  (
	.I0(N_1310),
	.I1(\mem[1] [42]),
	.I2(\mem[3] [42]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[33])
);
defparam \payload_o_1_1[42] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[52]  (
	.I0(N_1320),
	.I1(\mem[1] [52]),
	.I2(\mem[3] [52]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[43])
);
defparam \payload_o_1_1[52] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[51]  (
	.I0(N_1319),
	.I1(\mem[1] [51]),
	.I2(\mem[3] [51]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[42])
);
defparam \payload_o_1_1[51] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[61]  (
	.I0(N_1329),
	.I1(\mem[1] [61]),
	.I2(\mem[3] [61]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[52])
);
defparam \payload_o_1_1[61] .INIT=64'hF0AACCAA00000000;
// @15:2004
  LUT6 \payload_o_1_1[60]  (
	.I0(N_1328),
	.I1(\mem[1] [60]),
	.I2(\mem[3] [60]),
	.I3(rd_addr_int[0]),
	.I4(rd_addr_int[1]),
	.I5(wvalid_s1),
	.O(wdata_s1[51])
);
defparam \payload_o_1_1[60] .INIT=64'hF0AACCAA00000000;
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sp_w */

module oursring_asyc_DW_axi_x2x_sp_w_top (
  rd_addr_int,
  wid_s1,
  wstrb_s1,
  \mem[1] ,
  \mem[3] ,
  wdata_s1,
  N_1282,
  wvalid_s1,
  N_1281,
  N_1292,
  N_1291,
  N_1290,
  N_1301,
  N_1300,
  N_1299,
  N_1340,
  N_1339,
  N_1338,
  N_1344,
  N_1343,
  N_1280,
  N_1293,
  N_1289,
  N_1302,
  N_1298,
  N_1341,
  N_1337,
  N_1345,
  N_1279,
  N_1294,
  N_1288,
  N_1303,
  N_1327,
  N_1342,
  N_1336,
  N_1346,
  N_1278,
  N_1295,
  N_1287,
  N_1304,
  N_1326,
  N_1313,
  N_1335,
  N_1347,
  N_1277,
  N_1296,
  N_1286,
  N_1305,
  N_1325,
  N_1314,
  N_1334,
  N_1348,
  N_1276,
  N_1297,
  N_1285,
  N_1306,
  N_1324,
  N_1315,
  N_1333,
  N_1349,
  N_1275,
  N_1284,
  N_1307,
  N_1323,
  N_1316,
  N_1332,
  N_1350,
  N_1274,
  N_1269,
  N_1283,
  N_1308,
  N_1322,
  N_1317,
  N_1331,
  N_1351,
  N_1273,
  N_1270,
  N_1312,
  N_1309,
  N_1321,
  N_1318,
  N_1330,
  N_1352,
  N_1272,
  N_1271,
  N_1311,
  N_1310,
  N_1320,
  N_1319,
  N_1329,
  N_1328
)
;
input [1:0] rd_addr_int ;
output [11:0] wid_s1 ;
output [7:0] wstrb_s1 ;
input [84:1] \mem[1]  ;
input [84:1] \mem[3]  ;
output [63:0] wdata_s1 ;
input N_1282 ;
input wvalid_s1 ;
input N_1281 ;
input N_1292 ;
input N_1291 ;
input N_1290 ;
input N_1301 ;
input N_1300 ;
input N_1299 ;
input N_1340 ;
input N_1339 ;
input N_1338 ;
input N_1344 ;
input N_1343 ;
input N_1280 ;
input N_1293 ;
input N_1289 ;
input N_1302 ;
input N_1298 ;
input N_1341 ;
input N_1337 ;
input N_1345 ;
input N_1279 ;
input N_1294 ;
input N_1288 ;
input N_1303 ;
input N_1327 ;
input N_1342 ;
input N_1336 ;
input N_1346 ;
input N_1278 ;
input N_1295 ;
input N_1287 ;
input N_1304 ;
input N_1326 ;
input N_1313 ;
input N_1335 ;
input N_1347 ;
input N_1277 ;
input N_1296 ;
input N_1286 ;
input N_1305 ;
input N_1325 ;
input N_1314 ;
input N_1334 ;
input N_1348 ;
input N_1276 ;
input N_1297 ;
input N_1285 ;
input N_1306 ;
input N_1324 ;
input N_1315 ;
input N_1333 ;
input N_1349 ;
input N_1275 ;
input N_1284 ;
input N_1307 ;
input N_1323 ;
input N_1316 ;
input N_1332 ;
input N_1350 ;
input N_1274 ;
input N_1269 ;
input N_1283 ;
input N_1308 ;
input N_1322 ;
input N_1317 ;
input N_1331 ;
input N_1351 ;
input N_1273 ;
input N_1270 ;
input N_1312 ;
input N_1309 ;
input N_1321 ;
input N_1318 ;
input N_1330 ;
input N_1352 ;
input N_1272 ;
input N_1271 ;
input N_1311 ;
input N_1310 ;
input N_1320 ;
input N_1319 ;
input N_1329 ;
input N_1328 ;
wire N_1282 ;
wire wvalid_s1 ;
wire N_1281 ;
wire N_1292 ;
wire N_1291 ;
wire N_1290 ;
wire N_1301 ;
wire N_1300 ;
wire N_1299 ;
wire N_1340 ;
wire N_1339 ;
wire N_1338 ;
wire N_1344 ;
wire N_1343 ;
wire N_1280 ;
wire N_1293 ;
wire N_1289 ;
wire N_1302 ;
wire N_1298 ;
wire N_1341 ;
wire N_1337 ;
wire N_1345 ;
wire N_1279 ;
wire N_1294 ;
wire N_1288 ;
wire N_1303 ;
wire N_1327 ;
wire N_1342 ;
wire N_1336 ;
wire N_1346 ;
wire N_1278 ;
wire N_1295 ;
wire N_1287 ;
wire N_1304 ;
wire N_1326 ;
wire N_1313 ;
wire N_1335 ;
wire N_1347 ;
wire N_1277 ;
wire N_1296 ;
wire N_1286 ;
wire N_1305 ;
wire N_1325 ;
wire N_1314 ;
wire N_1334 ;
wire N_1348 ;
wire N_1276 ;
wire N_1297 ;
wire N_1285 ;
wire N_1306 ;
wire N_1324 ;
wire N_1315 ;
wire N_1333 ;
wire N_1349 ;
wire N_1275 ;
wire N_1284 ;
wire N_1307 ;
wire N_1323 ;
wire N_1316 ;
wire N_1332 ;
wire N_1350 ;
wire N_1274 ;
wire N_1269 ;
wire N_1283 ;
wire N_1308 ;
wire N_1322 ;
wire N_1317 ;
wire N_1331 ;
wire N_1351 ;
wire N_1273 ;
wire N_1270 ;
wire N_1312 ;
wire N_1309 ;
wire N_1321 ;
wire N_1318 ;
wire N_1330 ;
wire N_1352 ;
wire N_1272 ;
wire N_1271 ;
wire N_1311 ;
wire N_1310 ;
wire N_1320 ;
wire N_1319 ;
wire N_1329 ;
wire N_1328 ;
wire GND ;
wire VCC ;
// @32:229
  oursring_asyc_DW_axi_x2x_sp_w U_DW_axi_x2x_sp_w1 (
	.wdata_s1(wdata_s1[63:0]),
	.\mem[3] (\mem[3] [84:1]),
	.\mem[1] (\mem[1] [84:1]),
	.wstrb_s1(wstrb_s1[7:0]),
	.wid_s1(wid_s1[11:0]),
	.rd_addr_int(rd_addr_int[1:0]),
	.N_1328(N_1328),
	.N_1329(N_1329),
	.N_1319(N_1319),
	.N_1320(N_1320),
	.N_1310(N_1310),
	.N_1311(N_1311),
	.N_1271(N_1271),
	.N_1272(N_1272),
	.N_1352(N_1352),
	.N_1330(N_1330),
	.N_1318(N_1318),
	.N_1321(N_1321),
	.N_1309(N_1309),
	.N_1312(N_1312),
	.N_1270(N_1270),
	.N_1273(N_1273),
	.N_1351(N_1351),
	.N_1331(N_1331),
	.N_1317(N_1317),
	.N_1322(N_1322),
	.N_1308(N_1308),
	.N_1283(N_1283),
	.N_1269(N_1269),
	.N_1274(N_1274),
	.N_1350(N_1350),
	.N_1332(N_1332),
	.N_1316(N_1316),
	.N_1323(N_1323),
	.N_1307(N_1307),
	.N_1284(N_1284),
	.N_1275(N_1275),
	.N_1349(N_1349),
	.N_1333(N_1333),
	.N_1315(N_1315),
	.N_1324(N_1324),
	.N_1306(N_1306),
	.N_1285(N_1285),
	.N_1297(N_1297),
	.N_1276(N_1276),
	.N_1348(N_1348),
	.N_1334(N_1334),
	.N_1314(N_1314),
	.N_1325(N_1325),
	.N_1305(N_1305),
	.N_1286(N_1286),
	.N_1296(N_1296),
	.N_1277(N_1277),
	.N_1347(N_1347),
	.N_1335(N_1335),
	.N_1313(N_1313),
	.N_1326(N_1326),
	.N_1304(N_1304),
	.N_1287(N_1287),
	.N_1295(N_1295),
	.N_1278(N_1278),
	.N_1346(N_1346),
	.N_1336(N_1336),
	.N_1342(N_1342),
	.N_1327(N_1327),
	.N_1303(N_1303),
	.N_1288(N_1288),
	.N_1294(N_1294),
	.N_1279(N_1279),
	.N_1345(N_1345),
	.N_1337(N_1337),
	.N_1341(N_1341),
	.N_1298(N_1298),
	.N_1302(N_1302),
	.N_1289(N_1289),
	.N_1293(N_1293),
	.N_1280(N_1280),
	.N_1343(N_1343),
	.N_1344(N_1344),
	.N_1338(N_1338),
	.N_1339(N_1339),
	.N_1340(N_1340),
	.N_1299(N_1299),
	.N_1300(N_1300),
	.N_1301(N_1301),
	.N_1290(N_1290),
	.N_1291(N_1291),
	.N_1292(N_1292),
	.N_1281(N_1281),
	.wvalid_s1(wvalid_s1),
	.N_1282(N_1282)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sp_w_top */

module oursring_asyc_DW_axi_x2x_sp (
  wdata_s1,
  \mem[3] ,
  \mem[1] ,
  wstrb_s1,
  wid_s1,
  rd_addr_int,
  N_1328,
  N_1329,
  N_1319,
  N_1320,
  N_1310,
  N_1311,
  N_1271,
  N_1272,
  N_1352,
  N_1330,
  N_1318,
  N_1321,
  N_1309,
  N_1312,
  N_1270,
  N_1273,
  N_1351,
  N_1331,
  N_1317,
  N_1322,
  N_1308,
  N_1283,
  N_1269,
  N_1274,
  N_1350,
  N_1332,
  N_1316,
  N_1323,
  N_1307,
  N_1284,
  N_1275,
  N_1349,
  N_1333,
  N_1315,
  N_1324,
  N_1306,
  N_1285,
  N_1297,
  N_1276,
  N_1348,
  N_1334,
  N_1314,
  N_1325,
  N_1305,
  N_1286,
  N_1296,
  N_1277,
  N_1347,
  N_1335,
  N_1313,
  N_1326,
  N_1304,
  N_1287,
  N_1295,
  N_1278,
  N_1346,
  N_1336,
  N_1342,
  N_1327,
  N_1303,
  N_1288,
  N_1294,
  N_1279,
  N_1345,
  N_1337,
  N_1341,
  N_1298,
  N_1302,
  N_1289,
  N_1293,
  N_1280,
  N_1343,
  N_1344,
  N_1338,
  N_1339,
  N_1340,
  N_1299,
  N_1300,
  N_1301,
  N_1290,
  N_1291,
  N_1292,
  N_1281,
  wvalid_s1,
  N_1282
)
;
output [63:0] wdata_s1 ;
input [84:1] \mem[3]  ;
input [84:1] \mem[1]  ;
output [7:0] wstrb_s1 ;
output [11:0] wid_s1 ;
input [1:0] rd_addr_int ;
input N_1328 ;
input N_1329 ;
input N_1319 ;
input N_1320 ;
input N_1310 ;
input N_1311 ;
input N_1271 ;
input N_1272 ;
input N_1352 ;
input N_1330 ;
input N_1318 ;
input N_1321 ;
input N_1309 ;
input N_1312 ;
input N_1270 ;
input N_1273 ;
input N_1351 ;
input N_1331 ;
input N_1317 ;
input N_1322 ;
input N_1308 ;
input N_1283 ;
input N_1269 ;
input N_1274 ;
input N_1350 ;
input N_1332 ;
input N_1316 ;
input N_1323 ;
input N_1307 ;
input N_1284 ;
input N_1275 ;
input N_1349 ;
input N_1333 ;
input N_1315 ;
input N_1324 ;
input N_1306 ;
input N_1285 ;
input N_1297 ;
input N_1276 ;
input N_1348 ;
input N_1334 ;
input N_1314 ;
input N_1325 ;
input N_1305 ;
input N_1286 ;
input N_1296 ;
input N_1277 ;
input N_1347 ;
input N_1335 ;
input N_1313 ;
input N_1326 ;
input N_1304 ;
input N_1287 ;
input N_1295 ;
input N_1278 ;
input N_1346 ;
input N_1336 ;
input N_1342 ;
input N_1327 ;
input N_1303 ;
input N_1288 ;
input N_1294 ;
input N_1279 ;
input N_1345 ;
input N_1337 ;
input N_1341 ;
input N_1298 ;
input N_1302 ;
input N_1289 ;
input N_1293 ;
input N_1280 ;
input N_1343 ;
input N_1344 ;
input N_1338 ;
input N_1339 ;
input N_1340 ;
input N_1299 ;
input N_1300 ;
input N_1301 ;
input N_1290 ;
input N_1291 ;
input N_1292 ;
input N_1281 ;
input wvalid_s1 ;
input N_1282 ;
wire N_1328 ;
wire N_1329 ;
wire N_1319 ;
wire N_1320 ;
wire N_1310 ;
wire N_1311 ;
wire N_1271 ;
wire N_1272 ;
wire N_1352 ;
wire N_1330 ;
wire N_1318 ;
wire N_1321 ;
wire N_1309 ;
wire N_1312 ;
wire N_1270 ;
wire N_1273 ;
wire N_1351 ;
wire N_1331 ;
wire N_1317 ;
wire N_1322 ;
wire N_1308 ;
wire N_1283 ;
wire N_1269 ;
wire N_1274 ;
wire N_1350 ;
wire N_1332 ;
wire N_1316 ;
wire N_1323 ;
wire N_1307 ;
wire N_1284 ;
wire N_1275 ;
wire N_1349 ;
wire N_1333 ;
wire N_1315 ;
wire N_1324 ;
wire N_1306 ;
wire N_1285 ;
wire N_1297 ;
wire N_1276 ;
wire N_1348 ;
wire N_1334 ;
wire N_1314 ;
wire N_1325 ;
wire N_1305 ;
wire N_1286 ;
wire N_1296 ;
wire N_1277 ;
wire N_1347 ;
wire N_1335 ;
wire N_1313 ;
wire N_1326 ;
wire N_1304 ;
wire N_1287 ;
wire N_1295 ;
wire N_1278 ;
wire N_1346 ;
wire N_1336 ;
wire N_1342 ;
wire N_1327 ;
wire N_1303 ;
wire N_1288 ;
wire N_1294 ;
wire N_1279 ;
wire N_1345 ;
wire N_1337 ;
wire N_1341 ;
wire N_1298 ;
wire N_1302 ;
wire N_1289 ;
wire N_1293 ;
wire N_1280 ;
wire N_1343 ;
wire N_1344 ;
wire N_1338 ;
wire N_1339 ;
wire N_1340 ;
wire N_1299 ;
wire N_1300 ;
wire N_1301 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1281 ;
wire wvalid_s1 ;
wire N_1282 ;
wire GND ;
wire VCC ;
// @33:556
  oursring_asyc_DW_axi_x2x_sp_w_top U_DW_axi_x2x_sp_w_top (
	.rd_addr_int(rd_addr_int[1:0]),
	.wid_s1(wid_s1[11:0]),
	.wstrb_s1(wstrb_s1[7:0]),
	.\mem[1] (\mem[1] [84:1]),
	.\mem[3] (\mem[3] [84:1]),
	.wdata_s1(wdata_s1[63:0]),
	.N_1282(N_1282),
	.wvalid_s1(wvalid_s1),
	.N_1281(N_1281),
	.N_1292(N_1292),
	.N_1291(N_1291),
	.N_1290(N_1290),
	.N_1301(N_1301),
	.N_1300(N_1300),
	.N_1299(N_1299),
	.N_1340(N_1340),
	.N_1339(N_1339),
	.N_1338(N_1338),
	.N_1344(N_1344),
	.N_1343(N_1343),
	.N_1280(N_1280),
	.N_1293(N_1293),
	.N_1289(N_1289),
	.N_1302(N_1302),
	.N_1298(N_1298),
	.N_1341(N_1341),
	.N_1337(N_1337),
	.N_1345(N_1345),
	.N_1279(N_1279),
	.N_1294(N_1294),
	.N_1288(N_1288),
	.N_1303(N_1303),
	.N_1327(N_1327),
	.N_1342(N_1342),
	.N_1336(N_1336),
	.N_1346(N_1346),
	.N_1278(N_1278),
	.N_1295(N_1295),
	.N_1287(N_1287),
	.N_1304(N_1304),
	.N_1326(N_1326),
	.N_1313(N_1313),
	.N_1335(N_1335),
	.N_1347(N_1347),
	.N_1277(N_1277),
	.N_1296(N_1296),
	.N_1286(N_1286),
	.N_1305(N_1305),
	.N_1325(N_1325),
	.N_1314(N_1314),
	.N_1334(N_1334),
	.N_1348(N_1348),
	.N_1276(N_1276),
	.N_1297(N_1297),
	.N_1285(N_1285),
	.N_1306(N_1306),
	.N_1324(N_1324),
	.N_1315(N_1315),
	.N_1333(N_1333),
	.N_1349(N_1349),
	.N_1275(N_1275),
	.N_1284(N_1284),
	.N_1307(N_1307),
	.N_1323(N_1323),
	.N_1316(N_1316),
	.N_1332(N_1332),
	.N_1350(N_1350),
	.N_1274(N_1274),
	.N_1269(N_1269),
	.N_1283(N_1283),
	.N_1308(N_1308),
	.N_1322(N_1322),
	.N_1317(N_1317),
	.N_1331(N_1331),
	.N_1351(N_1351),
	.N_1273(N_1273),
	.N_1270(N_1270),
	.N_1312(N_1312),
	.N_1309(N_1309),
	.N_1321(N_1321),
	.N_1318(N_1318),
	.N_1330(N_1330),
	.N_1352(N_1352),
	.N_1272(N_1272),
	.N_1271(N_1271),
	.N_1311(N_1311),
	.N_1310(N_1310),
	.N_1320(N_1320),
	.N_1319(N_1319),
	.N_1329(N_1329),
	.N_1328(N_1328)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* oursring_asyc_DW_axi_x2x_sp */

module oursring_asyc_DW_axi_x2x (
  aclk_m,
  aresetn_m,
  awvalid_m,
  awaddr_m,
  awid_m,
  awlen_m,
  awsize_m,
  awburst_m,
  awlock_m,
  awcache_m,
  awprot_m,
  awready_m,
  wvalid_m,
  wid_m,
  wdata_m,
  wstrb_m,
  wlast_m,
  wready_m,
  bvalid_m,
  bid_m,
  bresp_m,
  bready_m,
  arvalid_m,
  arid_m,
  araddr_m,
  arlen_m,
  arsize_m,
  arburst_m,
  arlock_m,
  arcache_m,
  arprot_m,
  arready_m,
  rvalid_m,
  rid_m,
  rdata_m,
  rresp_m,
  rlast_m,
  rready_m,
  aclk_s,
  aresetn_s,
  awvalid_s1,
  awaddr_s1,
  awid_s1,
  awlen_s1,
  awsize_s1,
  awburst_s1,
  awlock_s1,
  awcache_s1,
  awprot_s1,
  awready_s1,
  wvalid_s1,
  wid_s1,
  wdata_s1,
  wstrb_s1,
  wlast_s1,
  wready_s1,
  bvalid_s1,
  bid_s1,
  bresp_s1,
  bready_s1,
  arvalid_s,
  arid_s,
  araddr_s,
  arlen_s,
  arsize_s,
  arburst_s,
  arlock_s,
  arcache_s,
  arprot_s,
  arready_s,
  rvalid_s,
  rid_s,
  rdata_s,
  rresp_s,
  rlast_s,
  rready_s
)
;
input aclk_m ;
input aresetn_m ;
input awvalid_m ;
input [39:0] awaddr_m ;
input [11:0] awid_m ;
input [3:0] awlen_m ;
input [2:0] awsize_m ;
input [1:0] awburst_m ;
input [1:0] awlock_m ;
input [3:0] awcache_m ;
input [2:0] awprot_m ;
output awready_m ;
input wvalid_m ;
input [11:0] wid_m ;
input [63:0] wdata_m ;
input [7:0] wstrb_m ;
input wlast_m ;
output wready_m ;
output bvalid_m ;
output [11:0] bid_m ;
output [1:0] bresp_m ;
input bready_m ;
input arvalid_m ;
input [11:0] arid_m ;
input [39:0] araddr_m ;
input [3:0] arlen_m ;
input [2:0] arsize_m ;
input [1:0] arburst_m ;
input [1:0] arlock_m ;
input [3:0] arcache_m ;
input [2:0] arprot_m ;
output arready_m ;
output rvalid_m ;
output [11:0] rid_m ;
output [63:0] rdata_m ;
output [1:0] rresp_m ;
output rlast_m ;
input rready_m ;
input aclk_s ;
input aresetn_s ;
output awvalid_s1 ;
output [39:0] awaddr_s1 ;
output [11:0] awid_s1 ;
output [3:0] awlen_s1 ;
output [2:0] awsize_s1 ;
output [1:0] awburst_s1 ;
output [1:0] awlock_s1 ;
output [3:0] awcache_s1 ;
output [2:0] awprot_s1 ;
input awready_s1 ;
output wvalid_s1 ;
output [11:0] wid_s1 ;
output [63:0] wdata_s1 ;
output [7:0] wstrb_s1 ;
output wlast_s1 ;
input wready_s1 ;
input bvalid_s1 ;
input [11:0] bid_s1 ;
input [1:0] bresp_s1 ;
output bready_s1 ;
output arvalid_s ;
output [11:0] arid_s ;
output [39:0] araddr_s ;
output [3:0] arlen_s ;
output [2:0] arsize_s ;
output [1:0] arburst_s ;
output [1:0] arlock_s ;
output [3:0] arcache_s ;
output [2:0] arprot_s ;
input arready_s ;
input rvalid_s ;
input [11:0] rid_s ;
input [63:0] rdata_s ;
input [1:0] rresp_s ;
input rlast_s ;
output rready_s ;
wire aclk_m ;
wire aresetn_m ;
wire awvalid_m ;
wire awready_m ;
wire wvalid_m ;
wire wlast_m ;
wire wready_m ;
wire bvalid_m ;
wire bready_m ;
wire arvalid_m ;
wire arready_m ;
wire rvalid_m ;
wire rlast_m ;
wire rready_m ;
wire aclk_s ;
wire aresetn_s ;
wire awvalid_s1 ;
wire awready_s1 ;
wire wvalid_s1 ;
wire wlast_s1 ;
wire wready_s1 ;
wire bvalid_s1 ;
wire bready_s1 ;
wire arvalid_s ;
wire arready_s ;
wire rvalid_s ;
wire rlast_s ;
wire rready_s ;
wire [1:0] \U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.rd_addr_int ;
wire [84:1] \U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[1] ;
wire [84:1] \U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[3] ;
wire N_1352 ;
wire N_1351 ;
wire N_1350 ;
wire N_1349 ;
wire N_1348 ;
wire N_1347 ;
wire N_1346 ;
wire N_1345 ;
wire N_1344 ;
wire N_1343 ;
wire N_1342 ;
wire N_1341 ;
wire N_1340 ;
wire N_1339 ;
wire N_1338 ;
wire N_1337 ;
wire N_1336 ;
wire N_1335 ;
wire N_1334 ;
wire N_1333 ;
wire N_1332 ;
wire N_1331 ;
wire N_1330 ;
wire N_1329 ;
wire N_1328 ;
wire N_1327 ;
wire N_1326 ;
wire N_1325 ;
wire N_1324 ;
wire N_1323 ;
wire N_1322 ;
wire N_1321 ;
wire N_1320 ;
wire N_1319 ;
wire N_1318 ;
wire N_1317 ;
wire N_1316 ;
wire N_1315 ;
wire N_1314 ;
wire N_1313 ;
wire N_1312 ;
wire N_1311 ;
wire N_1310 ;
wire N_1309 ;
wire N_1308 ;
wire N_1307 ;
wire N_1306 ;
wire N_1305 ;
wire N_1304 ;
wire N_1303 ;
wire N_1302 ;
wire N_1301 ;
wire N_1300 ;
wire N_1299 ;
wire N_1298 ;
wire N_1297 ;
wire N_1296 ;
wire N_1295 ;
wire N_1294 ;
wire N_1293 ;
wire N_1292 ;
wire N_1291 ;
wire N_1290 ;
wire N_1289 ;
wire N_1288 ;
wire N_1287 ;
wire N_1286 ;
wire N_1285 ;
wire N_1284 ;
wire N_1283 ;
wire N_1282 ;
wire N_1281 ;
wire N_1280 ;
wire N_1279 ;
wire N_1278 ;
wire N_1277 ;
wire N_1276 ;
wire N_1275 ;
wire N_1274 ;
wire N_1273 ;
wire N_1272 ;
wire N_1271 ;
wire N_1270 ;
wire N_1269 ;
wire aresetn_s_i ;
wire aresetn_m_i ;
wire GND ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @47:636
  oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s U_AR_channel_fifo (
	.arprot_s(arprot_s[2:0]),
	.arcache_s(arcache_s[3:0]),
	.arlock_s(arlock_s[1:0]),
	.arburst_s(arburst_s[1:0]),
	.arsize_s(arsize_s[2:0]),
	.arlen_s(arlen_s[3:0]),
	.araddr_s(araddr_s[39:0]),
	.arid_s(arid_s[11:0]),
	.arprot_m(arprot_m[2:0]),
	.arcache_m(arcache_m[3:0]),
	.arlock_m(arlock_m[1:0]),
	.arburst_m(arburst_m[1:0]),
	.arsize_m(arsize_m[2:0]),
	.arlen_m(arlen_m[3:0]),
	.araddr_m(araddr_m[39:0]),
	.arid_m(arid_m[11:0]),
	.arvalid_s(arvalid_s),
	.arready_s(arready_s),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.arvalid_m(arvalid_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.arready_m(arready_m)
);
// @47:673
  oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_79s_4s_2s U_R_channel_fifo (
	.rid_m(rid_m[11:0]),
	.rdata_m(rdata_m[63:0]),
	.rresp_m(rresp_m[1:0]),
	.rresp_s(rresp_s[1:0]),
	.rdata_s(rdata_s[63:0]),
	.rid_s(rid_s[11:0]),
	.rvalid_m(rvalid_m),
	.rready_m(rready_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.rvalid_s(rvalid_s),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.rready_s(rready_s),
	.rlast_s(rlast_s),
	.rlast_m(rlast_m)
);
// @47:711
  oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_70s_4s_2s_0 U_AW_channel_fifo (
	.awprot_s1(awprot_s1[2:0]),
	.awcache_s1(awcache_s1[3:0]),
	.awlock_s1(awlock_s1[1:0]),
	.awburst_s1(awburst_s1[1:0]),
	.awsize_s1(awsize_s1[2:0]),
	.awlen_s1(awlen_s1[3:0]),
	.awaddr_s1(awaddr_s1[39:0]),
	.awid_s1(awid_s1[11:0]),
	.awprot_m(awprot_m[2:0]),
	.awcache_m(awcache_m[3:0]),
	.awlock_m(awlock_m[1:0]),
	.awburst_m(awburst_m[1:0]),
	.awsize_m(awsize_m[2:0]),
	.awlen_m(awlen_m[3:0]),
	.awaddr_m(awaddr_m[39:0]),
	.awid_m(awid_m[11:0]),
	.awvalid_s1(awvalid_s1),
	.awready_s1(awready_s1),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.awvalid_m(awvalid_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.awready_m(awready_m)
);
// @47:750
  oursring_asyc_DW_axi_x2x_w_ch_fifos_2s_2s_3s_1s_85s_4s_2s_85s U_W_channel_fifo (
	.rd_addr_int(\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.rd_addr_int [1:0]),
	.\mem[3] (\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[3] [84:1]),
	.\mem[1] (\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[1] [84:1]),
	.wstrb_m(wstrb_m[7:0]),
	.wdata_m(wdata_m[63:0]),
	.wid_m(wid_m[11:0]),
	.wvalid_s1(wvalid_s1),
	.wready_s1(wready_s1),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.wvalid_m(wvalid_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.wready_m(wready_m),
	.wlast_m(wlast_m),
	.wlast_s1(wlast_s1),
	.N_1318(N_1318),
	.N_1310(N_1310),
	.N_1269(N_1269),
	.N_1271(N_1271),
	.N_1270(N_1270),
	.N_1272(N_1272),
	.N_1274(N_1274),
	.N_1276(N_1276),
	.N_1275(N_1275),
	.N_1277(N_1277),
	.N_1279(N_1279),
	.N_1281(N_1281),
	.N_1280(N_1280),
	.N_1282(N_1282),
	.N_1284(N_1284),
	.N_1291(N_1291),
	.N_1287(N_1287),
	.N_1292(N_1292),
	.N_1289(N_1289),
	.N_1296(N_1296),
	.N_1288(N_1288),
	.N_1297(N_1297),
	.N_1294(N_1294),
	.N_1298(N_1298),
	.N_1295(N_1295),
	.N_1299(N_1299),
	.N_1273(N_1273),
	.N_1300(N_1300),
	.N_1293(N_1293),
	.N_1302(N_1302),
	.N_1304(N_1304),
	.N_1307(N_1307),
	.N_1305(N_1305),
	.N_1309(N_1309),
	.N_1311(N_1311),
	.N_1314(N_1314),
	.N_1290(N_1290),
	.N_1319(N_1319),
	.N_1312(N_1312),
	.N_1320(N_1320),
	.N_1286(N_1286),
	.N_1323(N_1323),
	.N_1285(N_1285),
	.N_1324(N_1324),
	.N_1317(N_1317),
	.N_1325(N_1325),
	.N_1315(N_1315),
	.N_1326(N_1326),
	.N_1321(N_1321),
	.N_1328(N_1328),
	.N_1327(N_1327),
	.N_1329(N_1329),
	.N_1283(N_1283),
	.N_1332(N_1332),
	.N_1331(N_1331),
	.N_1333(N_1333),
	.N_1330(N_1330),
	.N_1335(N_1335),
	.N_1334(N_1334),
	.N_1336(N_1336),
	.N_1313(N_1313),
	.N_1337(N_1337),
	.N_1303(N_1303),
	.N_1338(N_1338),
	.N_1316(N_1316),
	.N_1340(N_1340),
	.N_1308(N_1308),
	.N_1341(N_1341),
	.N_1339(N_1339),
	.N_1343(N_1343),
	.N_1342(N_1342),
	.N_1344(N_1344),
	.N_1345(N_1345),
	.N_1347(N_1347),
	.N_1306(N_1306),
	.N_1348(N_1348),
	.N_1301(N_1301),
	.N_1349(N_1349),
	.N_1346(N_1346),
	.N_1350(N_1350),
	.N_1322(N_1322),
	.N_1351(N_1351),
	.N_1278(N_1278),
	.N_1352(N_1352)
);
// @47:787
  oursring_asyc_DW_axi_x2x_sd_fifo_2s_2s_3s_14s_4s_2s U_B_channel_fifo (
	.bresp_m(bresp_m[1:0]),
	.bid_m(bid_m[11:0]),
	.bresp_s1(bresp_s1[1:0]),
	.bid_s1(bid_s1[11:0]),
	.bvalid_m(bvalid_m),
	.bready_m(bready_m),
	.aclk_m(aclk_m),
	.aresetn_m_i(aresetn_m_i),
	.aresetn_m(aresetn_m),
	.bvalid_s1(bvalid_s1),
	.aclk_s(aclk_s),
	.aresetn_s_i(aresetn_s_i),
	.bready_s1(bready_s1),
	.aresetn_s(aresetn_s)
);
// @47:826
  oursring_asyc_DW_axi_x2x_sp U_DW_axi_x2x_sp (
	.wdata_s1(wdata_s1[63:0]),
	.\mem[3] (\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[3] [84:1]),
	.\mem[1] (\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.U_FIFO_MEM.mem[1] [84:1]),
	.wstrb_s1(wstrb_s1[7:0]),
	.wid_s1(wid_s1[11:0]),
	.rd_addr_int(\U_W_channel_fifo.Unrollbcm66[0].U_dclk_fifo0.rd_addr_int [1:0]),
	.N_1328(N_1328),
	.N_1329(N_1329),
	.N_1319(N_1319),
	.N_1320(N_1320),
	.N_1310(N_1310),
	.N_1311(N_1311),
	.N_1271(N_1271),
	.N_1272(N_1272),
	.N_1352(N_1352),
	.N_1330(N_1330),
	.N_1318(N_1318),
	.N_1321(N_1321),
	.N_1309(N_1309),
	.N_1312(N_1312),
	.N_1270(N_1270),
	.N_1273(N_1273),
	.N_1351(N_1351),
	.N_1331(N_1331),
	.N_1317(N_1317),
	.N_1322(N_1322),
	.N_1308(N_1308),
	.N_1283(N_1283),
	.N_1269(N_1269),
	.N_1274(N_1274),
	.N_1350(N_1350),
	.N_1332(N_1332),
	.N_1316(N_1316),
	.N_1323(N_1323),
	.N_1307(N_1307),
	.N_1284(N_1284),
	.N_1275(N_1275),
	.N_1349(N_1349),
	.N_1333(N_1333),
	.N_1315(N_1315),
	.N_1324(N_1324),
	.N_1306(N_1306),
	.N_1285(N_1285),
	.N_1297(N_1297),
	.N_1276(N_1276),
	.N_1348(N_1348),
	.N_1334(N_1334),
	.N_1314(N_1314),
	.N_1325(N_1325),
	.N_1305(N_1305),
	.N_1286(N_1286),
	.N_1296(N_1296),
	.N_1277(N_1277),
	.N_1347(N_1347),
	.N_1335(N_1335),
	.N_1313(N_1313),
	.N_1326(N_1326),
	.N_1304(N_1304),
	.N_1287(N_1287),
	.N_1295(N_1295),
	.N_1278(N_1278),
	.N_1346(N_1346),
	.N_1336(N_1336),
	.N_1342(N_1342),
	.N_1327(N_1327),
	.N_1303(N_1303),
	.N_1288(N_1288),
	.N_1294(N_1294),
	.N_1279(N_1279),
	.N_1345(N_1345),
	.N_1337(N_1337),
	.N_1341(N_1341),
	.N_1298(N_1298),
	.N_1302(N_1302),
	.N_1289(N_1289),
	.N_1293(N_1293),
	.N_1280(N_1280),
	.N_1343(N_1343),
	.N_1344(N_1344),
	.N_1338(N_1338),
	.N_1339(N_1339),
	.N_1340(N_1340),
	.N_1299(N_1299),
	.N_1300(N_1300),
	.N_1301(N_1301),
	.N_1290(N_1290),
	.N_1291(N_1291),
	.N_1292(N_1292),
	.N_1281(N_1281),
	.wvalid_s1(wvalid_s1),
	.N_1282(N_1282)
);
endmodule /* oursring_asyc_DW_axi_x2x */

