// Seed: 2034410214
module module_0;
  assign id_1[1'b0] = id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd73,
    parameter id_8 = 32'd47
) (
    input  uwire id_0,
    output wand  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  wor   id_5
);
  defparam id_7.id_8 = 1; module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0();
  always @(id_5 or posedge id_3) $display;
  id_7 :
  assert property (@(posedge 1'b0) id_2[1 : 1|1])
  else $display;
endmodule
