<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/x86/ia32/thread.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('arch_2x86_2ia32_2thread_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">thread.h</div></div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2ia32_2thread_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2017 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_X86_IA32_THREAD_H_</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_X86_IA32_THREAD_H_</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#if defined(CONFIG_EAGER_FPU_SHARING) || defined(CONFIG_LAZY_FPU_SHARING)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef CONFIG_X86_SSE</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define FP_REG_SET_ALIGN  16</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define FP_REG_SET_ALIGN  4</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Unused, no special alignment requirements, use default alignment for</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * char buffers on this arch</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#af99d45d7fb31caf8f4abf9306fb654a3">   39</a></span><span class="preprocessor">#define FP_REG_SET_ALIGN  1</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_*_FP_SHARING */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * Bits for _thread_arch.flags, see their use in intstub.S et al.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#adb3b8047e5ebfc1305e7616991913818">   46</a></span><span class="preprocessor">#define X86_THREAD_FLAG_INT 0x01</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#a01b9d81506f2cacafd8b5c1341d30207">   47</a></span><span class="preprocessor">#define X86_THREAD_FLAG_EXC 0x02</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#a9976b965d1010def5c40f40be6930461">   48</a></span><span class="preprocessor">#define X86_THREAD_FLAG_ALL (X86_THREAD_FLAG_INT | X86_THREAD_FLAG_EXC)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#include &lt;<a class="code" href="stdint_8h.html">stdint.h</a>&gt;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#include &lt;<a class="code" href="mmustructs_8h.html">arch/x86/mmustructs.h</a>&gt;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * The following structure defines the set of &#39;non-volatile&#39; integer registers.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * These registers must be preserved by a called C function.  These are the</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * only registers that need to be saved/restored when a cooperative context</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * switch occurs.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">struct </span>_callee_saved {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> esp;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">         * The following registers are considered non-volatile, i.e.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">         * callee-save,</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">         * but their values are pushed onto the stack rather than stored in the</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">         * TCS</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">         * structure:</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">         *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">         *  unsigned long ebp;</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">         *  unsigned long ebx;</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">         *  unsigned long esi;</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">         *  unsigned long edi;</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">         */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>};</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="keyword">typedef</span> <span class="keyword">struct </span>_callee_saved _callee_saved_t;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * The macros CONFIG_{LAZY|EAGER}_FPU_SHARING shall be set to indicate that the</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * saving/restoring of the traditional x87 floating point (and MMX) registers</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * are supported by the kernel&#39;s context swapping code. The macro</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * CONFIG_X86_SSE shall _also_ be set if saving/restoring of the XMM</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * registers is also supported in the kernel&#39;s context swapping code.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#if defined(CONFIG_EAGER_FPU_SHARING) || defined(CONFIG_LAZY_FPU_SHARING)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* definition of a single x87 (floating point / MMX) register */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keyword">typedef</span> <span class="keyword">struct </span>s_FpReg {</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>[10]; <span class="comment">/* 80 bits: ST[0-7] */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>} tFpReg;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * The following is the &quot;normal&quot; floating point register save area, or</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * more accurately the save area required by the &#39;fnsave&#39; and &#39;frstor&#39;</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * instructions.  The structure matches the layout described in the</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * &quot;Intel(r) 64 and IA-32 Architectures Software Developer&#39;s Manual</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * Volume 1: Basic Architecture&quot;: Protected Mode x87 FPU State Image in</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * Memory, 32-Bit Format.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__FpRegSet.html">s_FpRegSet</a> {  <span class="comment">/* # of bytes: name of register */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fcw;      <span class="comment">/* 2  : x87 FPU control word */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> pad1;     <span class="comment">/* 2  : N/A */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fsw;      <span class="comment">/* 2  : x87 FPU status word */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> pad2;     <span class="comment">/* 2  : N/A */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ftw;      <span class="comment">/* 2  : x87 FPU tag word */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> pad3;     <span class="comment">/* 2  : N/A */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fpuip;      <span class="comment">/* 4  : x87 FPU instruction pointer offset */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> cs;       <span class="comment">/* 2  : x87 FPU instruction pointer selector */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fop : 11; <span class="comment">/* 2  : x87 FPU opcode */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> pad4 : 5; <span class="comment">/*    : 5 bits = 00000 */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fpudp;      <span class="comment">/* 4  : x87 FPU instr operand ptr offset */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ds;       <span class="comment">/* 2  : x87 FPU instr operand ptr selector */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> pad5;     <span class="comment">/* 2  : N/A */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        tFpReg fpReg[8];         <span class="comment">/* 80 : ST0 -&gt; ST7 */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>} <a class="code hl_struct" href="structs__FpRegSet.html">tFpRegSet</a> __aligned(<a class="code hl_define" href="arch_2x86_2ia32_2thread_8h.html#af99d45d7fb31caf8f4abf9306fb654a3">FP_REG_SET_ALIGN</a>);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#ifdef CONFIG_X86_SSE</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* definition of a single x87 (floating point / MMX) register */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="keyword">typedef</span> <span class="keyword">struct </span>s_FpRegEx {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>[10];  <span class="comment">/* 80 bits: ST[0-7] or MM[0-7] */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> rsrvd[6]; <span class="comment">/* 48 bits: reserved */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>} tFpRegEx;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* definition of a single XMM register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keyword">typedef</span> <span class="keyword">struct </span>s_XmmReg {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>[16]; <span class="comment">/* 128 bits: XMM[0-7] */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>} tXmmReg;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * The following is the &quot;extended&quot; floating point register save area, or</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * more accurately the save area required by the &#39;fxsave&#39; and &#39;fxrstor&#39;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * instructions.  The structure matches the layout described in the</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * &quot;Intel 64 and IA-32 Architectures Software Developer&#39;s Manual</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * Volume 2A: Instruction Set Reference, A-M&quot;, except for the bytes from offset</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 464 to 511 since these &quot;are available to software use. The processor does</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * not write to bytes 464:511 of an FXSAVE area&quot;.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * This structure must be aligned on a 16 byte boundary when the instructions</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * fxsave/fxrstor are used to write/read the data to/from the structure.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__FpRegSetEx.html">s_FpRegSetEx</a> <span class="comment">/* # of bytes: name of register */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fcw;     <span class="comment">/* 2  : x87 FPU control word */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fsw;     <span class="comment">/* 2  : x87 FPU status word */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> ftw;      <span class="comment">/* 1  : x87 FPU abridged tag word */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> rsrvd0;   <span class="comment">/* 1  : reserved */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> fop;     <span class="comment">/* 2  : x87 FPU opcode */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fpuip;     <span class="comment">/* 4  : x87 FPU instruction pointer offset */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> cs;      <span class="comment">/* 2  : x87 FPU instruction pointer selector */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> rsrvd1;  <span class="comment">/* 2  : reserved */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fpudp;     <span class="comment">/* 4  : x87 FPU instr operand ptr offset */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ds;      <span class="comment">/* 2  : x87 FPU instr operand ptr selector */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> rsrvd2;  <span class="comment">/* 2  : reserved */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mxcsr;     <span class="comment">/* 4  : MXCSR register state */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mxcsrMask; <span class="comment">/* 4  : MXCSR register mask */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        tFpRegEx fpReg[8];      <span class="comment">/* 128 : x87 FPU/MMX registers */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        tXmmReg xmmReg[8];      <span class="comment">/* 128 : XMM registers */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> rsrvd3[176]; <span class="comment">/* 176 : reserved */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>} <a class="code hl_struct" href="structs__FpRegSetEx.html">tFpRegSetEx</a> __aligned(<a class="code hl_define" href="arch_2x86_2ia32_2thread_8h.html#af99d45d7fb31caf8f4abf9306fb654a3">FP_REG_SET_ALIGN</a>);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#else </span><span class="comment">/* CONFIG_X86_SSE == 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__FpRegSetEx.html">s_FpRegSetEx</a> {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>} <a class="code hl_typedef" href="arch_2x86_2ia32_2thread_8h.html#a9b38503997978c6dbfdb03448cb38967">tFpRegSetEx</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_X86_SSE == 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#else </span><span class="comment">/* !CONFIG_LAZY_FPU_SHARING &amp;&amp; !CONFIG_EAGER_FPU_SHARING */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/* empty floating point register definition */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structs__FpRegSet.html">  182</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__FpRegSet.html">s_FpRegSet</a> {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#ac6b7d0ab9f5986eb129f362e4dc39811">  183</a></span>} <a class="code hl_typedef" href="arch_2x86_2ia32_2thread_8h.html#ac6b7d0ab9f5986eb129f362e4dc39811">tFpRegSet</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structs__FpRegSetEx.html">  185</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__FpRegSetEx.html">s_FpRegSetEx</a> {</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#a9b38503997978c6dbfdb03448cb38967">  186</a></span>} <a class="code hl_typedef" href="arch_2x86_2ia32_2thread_8h.html#a9b38503997978c6dbfdb03448cb38967">tFpRegSetEx</a>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_LAZY_FPU_SHARING || CONFIG_EAGER_FPU_SHARING */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * The following structure defines the set of &#39;volatile&#39; x87 FPU/MMX/SSE</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * registers.  These registers need not be preserved by a called C function.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * Given that they are not preserved across function calls, they must be</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * save/restored (along with s_coopFloatReg) when a preemptive context</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * switch occurs.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structs__preempFloatReg.html">  198</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structs__preempFloatReg.html">s_preempFloatReg</a> {</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        <span class="keyword">union </span>{</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                <span class="comment">/* threads with K_FP_REGS utilize this format */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structs__preempFloatReg.html#a4acaff08c1a51294d7c45e1144491d86">  201</a></span>                <a class="code hl_struct" href="structs__FpRegSet.html">tFpRegSet</a> <a class="code hl_variable" href="structs__preempFloatReg.html#a4acaff08c1a51294d7c45e1144491d86">fpRegs</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                <span class="comment">/* threads with K_SSE_REGS utilize this format */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structs__preempFloatReg.html#a295615b119006e286338175dcb2d2944">  203</a></span>                <a class="code hl_struct" href="structs__FpRegSetEx.html">tFpRegSetEx</a> <a class="code hl_variable" href="structs__preempFloatReg.html#a295615b119006e286338175dcb2d2944">fpRegsEx</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="structs__preempFloatReg.html#aa49962d43914ad77112bcb6e4f377d95">  204</a></span>        } <a class="code hl_variable" href="structs__preempFloatReg.html#aa49962d43914ad77112bcb6e4f377d95">floatRegsUnion</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="arch_2x86_2ia32_2thread_8h.html#a559de7a9ab93bd874af8fd66a3851d01">  205</a></span>} <a class="code hl_typedef" href="arch_2x86_2ia32_2thread_8h.html#a559de7a9ab93bd874af8fd66a3851d01">tPreempFloatReg</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * The thread control structure definition.  It contains the</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * various fields to manage a _single_ thread. The TCS will be aligned</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * to the appropriate architecture specific boundary via the</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * arch_new_thread() call.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="keyword">struct </span>_thread_arch {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>        <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="code hl_enumeration" href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#ifdef CONFIG_USERSPACE</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#ifndef CONFIG_X86_COMMON_PAGE_TABLE</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <span class="comment">/* Physical address of the page tables used by this thread */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> ptables;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_X86_COMMON_PAGE_TABLE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        <span class="comment">/* Initial privilege mode stack pointer when doing a system call.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">         * Un-set for supervisor threads.</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">         */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        <span class="keywordtype">char</span> *psp;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#if defined(CONFIG_LAZY_FPU_SHARING)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">         * Nested exception count to maintain setting of EXC_ACTIVE flag across</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">         * outermost exception.  EXC_ACTIVE is used by z_swap() lazy FP</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">         * save/restore and by debug tools.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">         */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        <span class="keywordtype">unsigned</span> excNestCount; <span class="comment">/* nested exception count */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_LAZY_FPU_SHARING */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        <a class="code hl_struct" href="structs__preempFloatReg.html">tPreempFloatReg</a> preempFloatReg; <span class="comment">/* volatile float register storage */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>};</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="keyword">typedef</span> <span class="keyword">struct </span>_thread_arch _thread_arch_t;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_X86_IA32_THREAD_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarch_2x86_2ia32_2thread_8h_html_a559de7a9ab93bd874af8fd66a3851d01"><div class="ttname"><a href="arch_2x86_2ia32_2thread_8h.html#a559de7a9ab93bd874af8fd66a3851d01">tPreempFloatReg</a></div><div class="ttdeci">struct s_preempFloatReg tPreempFloatReg</div></div>
<div class="ttc" id="aarch_2x86_2ia32_2thread_8h_html_a9b38503997978c6dbfdb03448cb38967"><div class="ttname"><a href="arch_2x86_2ia32_2thread_8h.html#a9b38503997978c6dbfdb03448cb38967">tFpRegSetEx</a></div><div class="ttdeci">struct s_FpRegSetEx tFpRegSetEx</div></div>
<div class="ttc" id="aarch_2x86_2ia32_2thread_8h_html_ac6b7d0ab9f5986eb129f362e4dc39811"><div class="ttname"><a href="arch_2x86_2ia32_2thread_8h.html#ac6b7d0ab9f5986eb129f362e4dc39811">tFpRegSet</a></div><div class="ttdeci">struct s_FpRegSet tFpRegSet</div></div>
<div class="ttc" id="aarch_2x86_2ia32_2thread_8h_html_af99d45d7fb31caf8f4abf9306fb654a3"><div class="ttname"><a href="arch_2x86_2ia32_2thread_8h.html#af99d45d7fb31caf8f4abf9306fb654a3">FP_REG_SET_ALIGN</a></div><div class="ttdeci">#define FP_REG_SET_ALIGN</div><div class="ttdef"><b>Definition:</b> thread.h:39</div></div>
<div class="ttc" id="ahttp__parser_8h_html_ab6b306ef981f5e21bb41ea2c2dbe8cd9"><div class="ttname"><a href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a></div><div class="ttdeci">flags</div><div class="ttdef"><b>Definition:</b> http_parser.h:131</div></div>
<div class="ttc" id="amem__heap_2shared__multi__heap_2src_2main_8c_html_a698b4ae5d990c4030b61afb7e057cb03"><div class="ttname"><a href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a></div><div class="ttdeci">struct shared_multi_heap_region * reg</div><div class="ttdef"><b>Definition:</b> main.c:17</div></div>
<div class="ttc" id="ammustructs_8h_html"><div class="ttname"><a href="mmustructs_8h.html">mmustructs.h</a></div></div>
<div class="ttc" id="astdint_8h_html"><div class="ttname"><a href="stdint_8h.html">stdint.h</a></div></div>
<div class="ttc" id="astdint_8h_html_a3cb4a16b0e8d6af0af86d4fd6ba5fd9d"><div class="ttname"><a href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></div><div class="ttdeci">__UINT8_TYPE__ uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:58</div></div>
<div class="ttc" id="astdint_8h_html_a4788399d1d0b37ccf098a7da82254808"><div class="ttname"><a href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a></div><div class="ttdeci">__UINTPTR_TYPE__ uintptr_t</div><div class="ttdef"><b>Definition:</b> stdint.h:75</div></div>
<div class="ttc" id="astructs__FpRegSetEx_html"><div class="ttname"><a href="structs__FpRegSetEx.html">s_FpRegSetEx</a></div><div class="ttdef"><b>Definition:</b> thread.h:185</div></div>
<div class="ttc" id="astructs__FpRegSet_html"><div class="ttname"><a href="structs__FpRegSet.html">s_FpRegSet</a></div><div class="ttdef"><b>Definition:</b> thread.h:182</div></div>
<div class="ttc" id="astructs__preempFloatReg_html"><div class="ttname"><a href="structs__preempFloatReg.html">s_preempFloatReg</a></div><div class="ttdef"><b>Definition:</b> thread.h:198</div></div>
<div class="ttc" id="astructs__preempFloatReg_html_a295615b119006e286338175dcb2d2944"><div class="ttname"><a href="structs__preempFloatReg.html#a295615b119006e286338175dcb2d2944">s_preempFloatReg::fpRegsEx</a></div><div class="ttdeci">tFpRegSetEx fpRegsEx</div><div class="ttdef"><b>Definition:</b> thread.h:203</div></div>
<div class="ttc" id="astructs__preempFloatReg_html_a4acaff08c1a51294d7c45e1144491d86"><div class="ttname"><a href="structs__preempFloatReg.html#a4acaff08c1a51294d7c45e1144491d86">s_preempFloatReg::fpRegs</a></div><div class="ttdeci">tFpRegSet fpRegs</div><div class="ttdef"><b>Definition:</b> thread.h:201</div></div>
<div class="ttc" id="astructs__preempFloatReg_html_aa49962d43914ad77112bcb6e4f377d95"><div class="ttname"><a href="structs__preempFloatReg.html#aa49962d43914ad77112bcb6e4f377d95">s_preempFloatReg::floatRegsUnion</a></div><div class="ttdeci">union s_preempFloatReg::@34 floatRegsUnion</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_125525dd0204314d8128b040b138ff36.html">x86</a></li><li class="navelem"><a class="el" href="dir_09fdd428bb3b79a56a8f9b62b431e26f.html">ia32</a></li><li class="navelem"><a class="el" href="arch_2x86_2ia32_2thread_8h.html">thread.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
