/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [10:0] _06_;
  wire [9:0] _07_;
  reg [10:0] _08_;
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [32:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_17z[3] & celloutsig_0_2z);
  assign celloutsig_0_62z = ~(celloutsig_0_55z & celloutsig_0_25z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[1] | _00_);
  assign celloutsig_0_61z = ~((celloutsig_0_32z | celloutsig_0_30z) & celloutsig_0_44z[1]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[0]) & celloutsig_0_0z[1]);
  assign celloutsig_0_32z = ~((celloutsig_0_18z | celloutsig_0_21z[1]) & (celloutsig_0_29z[0] | celloutsig_0_18z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[150]) & (celloutsig_1_0z[0] | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z[1] | celloutsig_1_5z) & (celloutsig_1_9z[0] | celloutsig_1_8z[0]));
  assign celloutsig_1_3z = _04_ | in_data[184];
  assign celloutsig_0_26z = celloutsig_0_14z[0] | celloutsig_0_21z[0];
  reg [9:0] _19_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 10'h000;
    else _19_ <= { in_data[21:18], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _05_[9:3], _00_, _01_, _05_[0] } = _19_;
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _20_ <= 11'h000;
    else _20_ <= in_data[148:138];
  assign { _06_[10:4], _04_, _06_[2:0] } = _20_;
  reg [9:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 10'h000;
    else _21_ <= { in_data[80:73], celloutsig_0_4z, celloutsig_0_7z };
  assign { _02_, _07_[8:2], _03_, _07_[0] } = _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 11'h000;
    else _08_ <= { _02_, _07_[8:2], _03_, _07_[0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[17:15] & in_data[37:35];
  assign celloutsig_1_6z = { celloutsig_1_0z[4:1], celloutsig_1_4z, _06_[10:4], _04_, _06_[2:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } & { in_data[107], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, _06_[10:4], _04_, _06_[2:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_44z = celloutsig_0_0z / { 1'h1, celloutsig_0_12z[1:0] };
  assign celloutsig_1_11z = { in_data[137:134], celloutsig_1_10z, celloutsig_1_9z } / { 1'h1, celloutsig_1_6z[20:7] };
  assign celloutsig_0_29z = { _08_[9:4], celloutsig_0_2z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_5z = { _01_, celloutsig_0_1z } == { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z[21:10], celloutsig_1_1z, celloutsig_1_0z } === { in_data[189:173], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } === { in_data[80:76], celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } === { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_0_55z = celloutsig_0_33z >= _07_[7:4];
  assign celloutsig_1_1z = in_data[161:145] >= in_data[150:134];
  assign celloutsig_1_19z = { celloutsig_1_12z[4:0], celloutsig_1_7z } >= { celloutsig_1_8z[4:0], celloutsig_1_18z };
  assign celloutsig_0_18z = { _07_[5:3], celloutsig_0_4z } >= celloutsig_0_12z[4:1];
  assign celloutsig_0_6z = { _05_[4:3], _00_, _01_, celloutsig_0_2z, _05_[9:3], _00_, _01_, _05_[0] } < { in_data[92:91], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_10z = { _06_[8:4], _04_, _06_[2:1] } % { 1'h1, _06_[6:4], _04_, _06_[2:1], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1:0], celloutsig_1_5z } % { 1'h1, in_data[180:179] };
  assign celloutsig_1_15z = - celloutsig_1_11z[12:8];
  assign celloutsig_0_4z = | { in_data[18:14], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_25z = | { _08_[10:9], _08_, celloutsig_0_21z };
  assign celloutsig_1_8z = { _06_[4], _04_, _06_[2:1], celloutsig_1_5z, celloutsig_1_1z } >> celloutsig_1_6z[14:9];
  assign celloutsig_0_12z = _05_[8:4] >> celloutsig_0_11z;
  assign celloutsig_1_4z = { celloutsig_1_0z[4:2], celloutsig_1_1z } << { celloutsig_1_0z[3:2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_14z = { _08_[4:3], celloutsig_0_1z } << celloutsig_0_0z;
  assign celloutsig_0_17z = { _02_, _07_[8:7], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, _05_[9:3], _00_, _01_, _05_[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z } << { celloutsig_0_14z, celloutsig_0_8z, _08_, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[132:128] >> in_data[191:187];
  assign celloutsig_0_8z = { _05_[5:3], _00_, _01_ } >> { in_data[36:33], celloutsig_0_1z };
  assign celloutsig_0_33z = { _05_[4:3], _00_, _01_ } - celloutsig_0_11z[3:0];
  assign celloutsig_1_12z = { celloutsig_1_6z[3:2], celloutsig_1_0z } - { celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_11z = { in_data[27:24], celloutsig_0_7z } ^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_11z[3:0] ^ { celloutsig_0_0z, celloutsig_0_7z };
  assign _05_[2:1] = { _00_, _01_ };
  assign _06_[3] = _04_;
  assign { _07_[9], _07_[1] } = { _02_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
