INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sources_1/new/riscv_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/riscarchi/riscarchi.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
