# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SumComp4Bits.srcs/sources_1/new/Sum4Bits.vhd" \
"../../../../SumComp4Bits.srcs/sim_1/new/TBSum.vhd" \

# Do not sort compile order
nosort
