# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -f run_rtl.f
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:30:48 on Jun 02,2021
# vlog -reportprogress 300 -f run_rtl.f 
# -- Compiling module top
# -- Compiling module adder_test
# -- Compiling module rtl_adder
# 
# Top level modules:
# 	top
# End time: 12:30:48 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vopt +acc top -o top_opt
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:30:57 on Jun 02,2021
# vopt -reportprogress 300 "+acc" top -o top_opt 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading module adder_test
# -- Loading module rtl_adder
# Incremental compilation check found no design-units have changed.
# Optimized design name is top_opt
# End time: 12:30:58 on Jun 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -c -do "run -all" top_opt
# vsim -c -do "run -all" top_opt 
# Start time: 12:31:07 on Jun 02,2021
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.adder_test(fast)
# Loading work.rtl_adder(fast)
# run -all
# At    0.00 ns: 	 a=0  b=0  ci=0  sum=0  co=0
# At   10.00 ns: 	 a=1  b=0  ci=0  sum=1  co=0
# At   20.00 ns: 	 a=1  b=1  ci=0  sum=0  co=1
# At   30.00 ns: 	 a=1  b=1  ci=1  sum=1  co=1
# ** Note: $stop    : adder_test.sv(19)
#    Time: 40 ns  Iteration: 0  Instance: /top/test
# Break in Module adder_test at adder_test.sv line 19
run run_rtl.do
# Invalid time value: run_rtl.do
do run_rtl.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:32:38 on Jun 02,2021
# vlog -reportprogress 300 -f run_rtl.f 
# -- Compiling module top
# -- Compiling module adder_test
# -- Compiling module rtl_adder
# 
# Top level modules:
# 	top
# End time: 12:32:38 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:32:41 on Jun 02,2021, Elapsed time: 0:01:34
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" top 
# Start time: 12:32:41 on Jun 02,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.adder_test(fast)
# Loading work.rtl_adder(fast)
# At    0.00 ns: 	 a=0  b=0  ci=0  sum=0  co=0
# At   10.00 ns: 	 a=1  b=0  ci=0  sum=1  co=0
# At   20.00 ns: 	 a=1  b=1  ci=0  sum=0  co=1
# At   30.00 ns: 	 a=1  b=1  ci=1  sum=1  co=1
# ** Note: $stop    : adder_test.sv(19)
#    Time: 40 ns  Iteration: 0  Instance: /top/test
# Break in Module adder_test at adder_test.sv line 19
# End time: 12:44:37 on Jun 02,2021, Elapsed time: 0:11:56
# Errors: 0, Warnings: 0
