Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  1 17:18:55 2022
| Host         : GDESK-95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_top_timing_summary_routed.rpt -pb snake_top_timing_summary_routed.pb -rpx snake_top_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (463)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1064)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (463)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: div_clk_reg[19]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: div_clk_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1064)
---------------------------------------------------
 There are 1064 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.539        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.539        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 div_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.437ns (31.855%)  route 3.074ns (68.145%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.627     5.230    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  div_clk_reg[19]/Q
                         net (fo=1, routed)           1.281     7.029    vga_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.125 r  vga_clk_BUFG_inst/O
                         net (fo=292, routed)         1.793     8.918    vga_clk_BUFG
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.418 r  div_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    div_clk_reg[16]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.741 r  div_clk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.741    div_clk_reg[20]_i_1_n_6
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.507    14.930    board_clk
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[21]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.109    15.279    div_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 div_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.353ns (30.562%)  route 3.074ns (69.438%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.627     5.230    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  div_clk_reg[19]/Q
                         net (fo=1, routed)           1.281     7.029    vga_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.125 r  vga_clk_BUFG_inst/O
                         net (fo=292, routed)         1.793     8.918    vga_clk_BUFG
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.418 r  div_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    div_clk_reg[16]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.657 r  div_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.657    div_clk_reg[20]_i_1_n_5
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.507    14.930    board_clk
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[22]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.109    15.279    div_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 div_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.333ns (30.247%)  route 3.074ns (69.753%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.627     5.230    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  div_clk_reg[19]/Q
                         net (fo=1, routed)           1.281     7.029    vga_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.125 r  vga_clk_BUFG_inst/O
                         net (fo=292, routed)         1.793     8.918    vga_clk_BUFG
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.418 r  div_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    div_clk_reg[16]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.637 r  div_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.637    div_clk_reg[20]_i_1_n_7
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.507    14.930    board_clk
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[20]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.109    15.279    div_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 div_clk_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.993ns (24.416%)  route 3.074ns (75.584%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.627     5.230    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  div_clk_reg[19]/Q
                         net (fo=1, routed)           1.281     7.029    vga_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.125 r  vga_clk_BUFG_inst/O
                         net (fo=292, routed)         1.793     8.918    vga_clk_BUFG
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     9.297 r  div_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.297    div_clk_reg[16]_i_1_n_4
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[19]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.109    15.303    div_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 1.849ns (71.267%)  route 0.745ns (28.733%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.497 r  div_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    div_clk_reg[12]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  div_clk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.820    div_clk_reg[16]_i_1_n_6
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[17]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 1.765ns (70.305%)  route 0.745ns (29.695%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.497 r  div_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    div_clk_reg[12]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.736 r  div_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.736    div_clk_reg[16]_i_1_n_5
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[18]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.745ns (70.067%)  route 0.745ns (29.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.497 r  div_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    div_clk_reg[12]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.716 r  div_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.716    div_clk_reg[16]_i_1_n_7
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[16]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.732ns (69.910%)  route 0.745ns (30.090%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  div_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.703    div_clk_reg[12]_i_1_n_6
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[13]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.724ns (69.812%)  route 0.745ns (30.188%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.695 r  div_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.695    div_clk_reg[12]_i_1_n_4
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[15]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 div_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.648ns (68.854%)  route 0.745ns (31.146%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.623     5.226    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  div_clk_reg[1]/Q
                         net (fo=1, routed)           0.745     6.489    div_clk_reg_n_0_[1]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  div_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    div_clk_reg[0]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  div_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    div_clk_reg[4]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  div_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    div_clk_reg[8]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.619 r  div_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.619    div_clk_reg[12]_i_1_n_5
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          1.506    14.929    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[14]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.109    15.278    div_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  7.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 div_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.562     1.481    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  div_clk_reg[0]/Q
                         net (fo=1, routed)           0.163     1.808    div_clk_reg_n_0_[0]
    SLICE_X62Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  div_clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.853    div_clk[0]_i_2_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  div_clk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    div_clk_reg[0]_i_1_n_7
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.831     1.996    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[0]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.134     1.615    div_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div_clk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.564     1.483    board_clk
    SLICE_X62Y84         FDCE                                         r  div_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  div_clk_reg[11]/Q
                         net (fo=1, routed)           0.173     1.820    div_clk_reg_n_0_[11]
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.929 r  div_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    div_clk_reg[8]_i_1_n_4
    SLICE_X62Y84         FDCE                                         r  div_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.833     1.998    board_clk
    SLICE_X62Y84         FDCE                                         r  div_clk_reg[11]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X62Y84         FDCE (Hold_fdce_C_D)         0.134     1.617    div_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div_clk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.562     1.481    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  div_clk_reg[3]/Q
                         net (fo=1, routed)           0.173     1.818    div_clk_reg_n_0_[3]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.927 r  div_clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    div_clk_reg[0]_i_1_n_4
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.831     1.996    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[3]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.134     1.615    div_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.563     1.482    board_clk
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  div_clk_reg[4]/Q
                         net (fo=1, routed)           0.170     1.817    div_clk_reg_n_0_[4]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.932 r  div_clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    div_clk_reg[4]_i_1_n_7
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.832     1.997    board_clk
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[4]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.134     1.616    div_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div_clk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.564     1.483    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  div_clk_reg[12]/Q
                         net (fo=1, routed)           0.170     1.818    div_clk_reg_n_0_[12]
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  div_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    div_clk_reg[12]_i_1_n_7
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.834     1.999    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.134     1.617    div_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div_clk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.564     1.483    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  div_clk_reg[16]/Q
                         net (fo=1, routed)           0.170     1.818    div_clk_reg_n_0_[16]
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  div_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    div_clk_reg[16]_i_1_n_7
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.834     1.999    board_clk
    SLICE_X62Y86         FDCE                                         r  div_clk_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.134     1.617    div_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div_clk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.565     1.484    board_clk
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  div_clk_reg[20]/Q
                         net (fo=1, routed)           0.170     1.819    div_clk_reg_n_0_[20]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  div_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    div_clk_reg[20]_i_1_n_7
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.835     2.000    board_clk
    SLICE_X62Y87         FDCE                                         r  div_clk_reg[20]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.134     1.618    div_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 div_clk_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.564     1.483    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  div_clk_reg[15]/Q
                         net (fo=1, routed)           0.199     1.846    div_clk_reg_n_0_[15]
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.955 r  div_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    div_clk_reg[12]_i_1_n_4
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.834     1.999    board_clk
    SLICE_X62Y85         FDCE                                         r  div_clk_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.134     1.617    div_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 div_clk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.563     1.482    board_clk
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  div_clk_reg[7]/Q
                         net (fo=1, routed)           0.199     1.845    div_clk_reg_n_0_[7]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.954 r  div_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    div_clk_reg[4]_i_1_n_4
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.832     1.997    board_clk
    SLICE_X62Y83         FDCE                                         r  div_clk_reg[7]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.134     1.616    div_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 div_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.562     1.481    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  div_clk_reg[0]/Q
                         net (fo=1, routed)           0.163     1.808    div_clk_reg_n_0_[0]
    SLICE_X62Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  div_clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.853    div_clk[0]_i_2_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.958 r  div_clk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    div_clk_reg[0]_i_1_n_6
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=24, routed)          0.831     1.996    board_clk
    SLICE_X62Y82         FDCE                                         r  div_clk_reg[1]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.134     1.615    div_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y53    dc/pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82    div_clk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84    div_clk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84    div_clk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85    div_clk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85    div_clk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85    div_clk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85    div_clk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86    div_clk_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    div_clk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    div_clk_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    div_clk_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    div_clk_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86    div_clk_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86    div_clk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86    div_clk_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86    div_clk_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83    div_clk_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83    div_clk_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87    div_clk_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87    div_clk_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87    div_clk_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y53    dc/pulse_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82    div_clk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82    div_clk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84    div_clk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84    div_clk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84    div_clk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84    div_clk_reg[11]/C



