#! /cs/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x195fc90 .scope module, "Asic_tb" "Asic_tb" 2 4;
 .timescale -12 -12;
P_0x1976510 .param/l "p_divM_bits" 1 2 6, +C4<00000000000000000000000000000011>;
P_0x1976550 .param/l "p_divN_bits" 1 2 5, +C4<00000000000000000000000000000001>;
v0x19f0b50_0 .var "clk", 0 0;
v0x19f0c60_0 .net "clk_gate_o", 0 0, L_0x199ad00;  1 drivers
v0x19f0d20_0 .net "clk_prescale_o", 0 0, L_0x199ae10;  1 drivers
v0x19f0e20_0 .var "divM", 2 0;
v0x19f0ef0_0 .var "divN", 0 0;
v0x19f1030_0 .var "en_divN", 0 0;
v0x19f10d0_0 .var "reset", 0 0;
S_0x195feb0 .scope module, "DUT" "Asic" 2 17, 3 45 0, S_0x195fc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en_divN"
    .port_info 3 /INPUT 1 "divN"
    .port_info 4 /INPUT 3 "divM"
    .port_info 5 /OUTPUT 1 "clk_prescale_o"
    .port_info 6 /OUTPUT 1 "clk_gate_o"
P_0x19765f0 .param/l "p_divM_bits" 0 3 48, +C4<00000000000000000000000000000011>;
P_0x1976630 .param/l "p_divN_bits" 0 3 47, +C4<00000000000000000000000000000001>;
L_0x1972850 .functor NOT 1, v0x19ee110_0, C4<0>, C4<0>, C4<0>;
L_0x1972960 .functor NOT 1, v0x19eea70_0, C4<0>, C4<0>, C4<0>;
L_0x19a1e10 .functor NOT 1, v0x19ef3b0_0, C4<0>, C4<0>, C4<0>;
L_0x19a1d20 .functor AND 1, v0x19efb30_0, v0x19f0830_0, C4<1>, C4<1>;
L_0x199ae10 .functor BUFZ 1, v0x19efb30_0, C4<0>, C4<0>, C4<0>;
L_0x199ad00 .functor BUFZ 1, L_0x19a1d20, C4<0>, C4<0>, C4<0>;
v0x19efd40_0 .net "clk", 0 0, v0x19f0b50_0;  1 drivers
v0x19efe00_0 .net "clkM", 0 0, L_0x19a1d20;  1 drivers
v0x19efea0_0 .net "clkN", 0 0, v0x19efb30_0;  1 drivers
v0x19effa0_0 .net "clk_gate_o", 0 0, L_0x199ad00;  alias, 1 drivers
v0x19f0040_0 .net "clk_prescale_o", 0 0, L_0x199ae10;  alias, 1 drivers
v0x19f0130_0 .var "counterM", 2 0;
v0x19f0210_0 .net "div2d", 0 0, L_0x1972850;  1 drivers
v0x19f02b0_0 .net "div2q", 0 0, v0x19ee110_0;  1 drivers
v0x19f03a0_0 .net "div4d", 0 0, L_0x1972960;  1 drivers
v0x19f0440_0 .net "div4q", 0 0, v0x19eea70_0;  1 drivers
v0x19f04e0_0 .net "div8d", 0 0, L_0x19a1e10;  1 drivers
v0x19f05b0_0 .net "div8q", 0 0, v0x19ef3b0_0;  1 drivers
v0x19f0650_0 .net "divM", 2 0, v0x19f0e20_0;  1 drivers
v0x19f06f0_0 .net "divN", 0 0, v0x19f0ef0_0;  1 drivers
v0x19f0790_0 .net "en_divN", 0 0, v0x19f1030_0;  1 drivers
v0x19f0830_0 .var "phase_gate", 0 0;
v0x19f08d0_0 .var "phase_pass", 0 0;
v0x19f0990_0 .net "reset", 0 0, v0x19f10d0_0;  1 drivers
E_0x199cea0 .event edge, v0x19efb30_0, v0x19f08d0_0;
E_0x199b0a0 .event posedge, v0x19ee1f0_0, v0x19efb30_0;
S_0x19a1930 .scope module, "div2" "vc_EnResetAsyncReg" 3 74, 3 22 0, S_0x195feb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /INPUT 1 "en"
P_0x19767a0 .param/l "p_nbits" 0 3 24, +C4<00000000000000000000000000000001>;
P_0x19767e0 .param/l "p_reset_value" 0 3 25, +C4<00000000000000000000000000000000>;
v0x19a1bd0_0 .net "clk", 0 0, v0x19f0b50_0;  alias, 1 drivers
v0x19edf60_0 .net "d", 0 0, L_0x1972850;  alias, 1 drivers
v0x19ee040_0 .net "en", 0 0, v0x19f1030_0;  alias, 1 drivers
v0x19ee110_0 .var "q", 0 0;
v0x19ee1f0_0 .net "reset", 0 0, v0x19f10d0_0;  alias, 1 drivers
E_0x199c400 .event posedge, v0x19ee1f0_0, v0x19a1bd0_0;
S_0x19ee3a0 .scope module, "div4" "vc_EnResetAsyncReg" 3 76, 3 22 0, S_0x195feb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /INPUT 1 "en"
P_0x1976830 .param/l "p_nbits" 0 3 24, +C4<00000000000000000000000000000001>;
P_0x1976870 .param/l "p_reset_value" 0 3 25, +C4<00000000000000000000000000000000>;
v0x19ee7c0_0 .net "clk", 0 0, v0x19ee110_0;  alias, 1 drivers
v0x19ee8b0_0 .net "d", 0 0, L_0x1972960;  alias, 1 drivers
v0x19ee970_0 .net "en", 0 0, v0x19f1030_0;  alias, 1 drivers
v0x19eea70_0 .var "q", 0 0;
v0x19eeb10_0 .net "reset", 0 0, v0x19f10d0_0;  alias, 1 drivers
E_0x1991140 .event posedge, v0x19ee1f0_0, v0x19ee110_0;
S_0x19eecb0 .scope module, "div8" "vc_EnResetAsyncReg" 3 78, 3 22 0, S_0x195feb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /INPUT 1 "en"
P_0x19ee5e0 .param/l "p_nbits" 0 3 24, +C4<00000000000000000000000000000001>;
P_0x19ee620 .param/l "p_reset_value" 0 3 25, +C4<00000000000000000000000000000000>;
v0x19ef0e0_0 .net "clk", 0 0, v0x19eea70_0;  alias, 1 drivers
v0x19ef1d0_0 .net "d", 0 0, L_0x19a1e10;  alias, 1 drivers
v0x19ef290_0 .net "en", 0 0, v0x19f1030_0;  alias, 1 drivers
v0x19ef3b0_0 .var "q", 0 0;
v0x19ef470_0 .net "reset", 0 0, v0x19f10d0_0;  alias, 1 drivers
E_0x1991880 .event posedge, v0x19ee1f0_0, v0x19eea70_0;
S_0x19ef650 .scope module, "muxN" "vc_Mux2" 3 80, 3 1 0, S_0x195feb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in0"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
P_0x19ef820 .param/l "p_nbits" 0 3 3, +C4<00000000000000000000000000000001>;
v0x19ef940_0 .net "in0", 0 0, v0x19eea70_0;  alias, 1 drivers
v0x19efa70_0 .net "in1", 0 0, v0x19ef3b0_0;  alias, 1 drivers
v0x19efb30_0 .var "out", 0 0;
v0x19efbd0_0 .net "sel", 0 0, v0x19f0ef0_0;  alias, 1 drivers
E_0x19ef8c0 .event edge, v0x19efbd0_0, v0x19eea70_0, v0x19ef3b0_0;
    .scope S_0x19a1930;
T_0 ;
    %wait E_0x199c400;
    %load/vec4 v0x19ee1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19ee110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x19ee040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x19edf60_0;
    %assign/vec4 v0x19ee110_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x19ee3a0;
T_1 ;
    %wait E_0x1991140;
    %load/vec4 v0x19eeb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19eea70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x19ee970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x19ee8b0_0;
    %assign/vec4 v0x19eea70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x19eecb0;
T_2 ;
    %wait E_0x1991880;
    %load/vec4 v0x19ef470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19ef3b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x19ef290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x19ef1d0_0;
    %assign/vec4 v0x19ef3b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x19ef650;
T_3 ;
    %wait E_0x19ef8c0;
    %load/vec4 v0x19efbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x19efb30_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x19ef940_0;
    %store/vec4 v0x19efb30_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x19efa70_0;
    %store/vec4 v0x19efb30_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x195feb0;
T_4 ;
    %wait E_0x199b0a0;
    %load/vec4 v0x19f0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x19f0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19f08d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x19f0650_0;
    %load/vec4 v0x19f0130_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x19f0130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19f08d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x19f0130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x19f0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19f08d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x195feb0;
T_5 ;
    %wait E_0x199cea0;
    %load/vec4 v0x19efea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x19f08d0_0;
    %assign/vec4 v0x19f0830_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x195fc90;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x19f0b50_0;
    %inv;
    %store/vec4 v0x19f0b50_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x195fc90;
T_7 ;
    %vpi_call/w 2 32 "$dumpfile", "Asic.vcd" {0 0 0};
    %vpi_call/w 2 33 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19f10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x19f0e20_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f10d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19f1030_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x195fc90;
T_8 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19f0ef0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f0ef0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x19f0e20_0, 0, 3;
    %delay 400, 0;
    %vpi_call/w 2 50 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Asic_tb.v";
    "./Asic.v";
