{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1649863757275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1649863757276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 20:59:16 2022 " "Processing started: Wed Apr 13 20:59:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1649863757276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1649863757276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1649863757276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1649863758075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_005 " "Found entity 1: SoC_irq_mapper_005" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_005.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_003 " "Found entity 1: SoC_irq_mapper_003" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_002 " "Found entity 1: SoC_irq_mapper_002" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_001 " "Found entity 1: SoC_irq_mapper_001" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758373 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_011 " "Found entity 1: SoC_rsp_xbar_mux_011" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_011.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_010 " "Found entity 1: SoC_rsp_xbar_mux_010" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_010.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_004 " "Found entity 1: SoC_rsp_xbar_mux_004" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_002 " "Found entity 1: SoC_rsp_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_001 " "Found entity 1: SoC_rsp_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux_002 " "Found entity 1: SoC_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_011 " "Found entity 1: SoC_cmd_xbar_demux_011" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_010 " "Found entity 1: SoC_cmd_xbar_demux_010" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_009 " "Found entity 1: SoC_cmd_xbar_demux_009" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_009.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_004 " "Found entity 1: SoC_cmd_xbar_demux_004" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_003 " "Found entity 1: SoC_cmd_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_002 " "Found entity 1: SoC_cmd_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_062.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_062.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_062_default_decode " "Found entity 1: SoC_id_router_062_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_062.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_062.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758654 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_062 " "Found entity 2: SoC_id_router_062" {  } { { "SoC/synthesis/submodules/SoC_id_router_062.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_062.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_058.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_058.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_058_default_decode " "Found entity 1: SoC_id_router_058_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_058.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_058.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758657 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_058 " "Found entity 2: SoC_id_router_058" {  } { { "SoC/synthesis/submodules/SoC_id_router_058.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_058.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_057.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_057.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_057_default_decode " "Found entity 1: SoC_id_router_057_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_057.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_057.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758661 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_057 " "Found entity 2: SoC_id_router_057" {  } { { "SoC/synthesis/submodules/SoC_id_router_057.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_057.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_056.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_056.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_056_default_decode " "Found entity 1: SoC_id_router_056_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758666 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_056 " "Found entity 2: SoC_id_router_056" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_055.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_055.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_055_default_decode " "Found entity 1: SoC_id_router_055_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_055.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_055.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758671 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_055 " "Found entity 2: SoC_id_router_055" {  } { { "SoC/synthesis/submodules/SoC_id_router_055.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_055.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_052_default_decode " "Found entity 1: SoC_id_router_052_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758674 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_052 " "Found entity 2: SoC_id_router_052" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_048_default_decode " "Found entity 1: SoC_id_router_048_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_048.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_048.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758685 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_048 " "Found entity 2: SoC_id_router_048" {  } { { "SoC/synthesis/submodules/SoC_id_router_048.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_048.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_047_default_decode " "Found entity 1: SoC_id_router_047_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758689 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_047 " "Found entity 2: SoC_id_router_047" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_043.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_043.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_043_default_decode " "Found entity 1: SoC_id_router_043_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_043.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_043.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758693 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_043 " "Found entity 2: SoC_id_router_043" {  } { { "SoC/synthesis/submodules/SoC_id_router_043.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_043.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_040_default_decode " "Found entity 1: SoC_id_router_040_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_040.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_040.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758697 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_040 " "Found entity 2: SoC_id_router_040" {  } { { "SoC/synthesis/submodules/SoC_id_router_040.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_040.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_039_default_decode " "Found entity 1: SoC_id_router_039_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_039.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_039.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758700 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_039 " "Found entity 2: SoC_id_router_039" {  } { { "SoC/synthesis/submodules/SoC_id_router_039.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_039.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_038_default_decode " "Found entity 1: SoC_id_router_038_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758703 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_038 " "Found entity 2: SoC_id_router_038" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_034_default_decode " "Found entity 1: SoC_id_router_034_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_034.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_034.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758708 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_034 " "Found entity 2: SoC_id_router_034" {  } { { "SoC/synthesis/submodules/SoC_id_router_034.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_034.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_031_default_decode " "Found entity 1: SoC_id_router_031_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_031.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_031.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758712 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_031 " "Found entity 2: SoC_id_router_031" {  } { { "SoC/synthesis/submodules/SoC_id_router_031.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_031.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_030.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_030_default_decode " "Found entity 1: SoC_id_router_030_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_030.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_030.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758715 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_030 " "Found entity 2: SoC_id_router_030" {  } { { "SoC/synthesis/submodules/SoC_id_router_030.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_030.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_029_default_decode " "Found entity 1: SoC_id_router_029_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758720 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_029 " "Found entity 2: SoC_id_router_029" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_025_default_decode " "Found entity 1: SoC_id_router_025_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758724 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_025 " "Found entity 2: SoC_id_router_025" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_022_default_decode " "Found entity 1: SoC_id_router_022_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_022.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_022.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758727 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_022 " "Found entity 2: SoC_id_router_022" {  } { { "SoC/synthesis/submodules/SoC_id_router_022.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_022.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_021_default_decode " "Found entity 1: SoC_id_router_021_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_021.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_021.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758730 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_021 " "Found entity 2: SoC_id_router_021" {  } { { "SoC/synthesis/submodules/SoC_id_router_021.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_021.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_020_default_decode " "Found entity 1: SoC_id_router_020_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758736 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_020 " "Found entity 2: SoC_id_router_020" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_017_default_decode " "Found entity 1: SoC_id_router_017_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_017.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_017.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758739 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_017 " "Found entity 2: SoC_id_router_017" {  } { { "SoC/synthesis/submodules/SoC_id_router_017.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_017.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_014_default_decode " "Found entity 1: SoC_id_router_014_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_014.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_014.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758743 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_014 " "Found entity 2: SoC_id_router_014" {  } { { "SoC/synthesis/submodules/SoC_id_router_014.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_014.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_011_default_decode " "Found entity 1: SoC_id_router_011_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758747 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_011 " "Found entity 2: SoC_id_router_011" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758761 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_001_default_decode " "Found entity 1: SoC_id_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758765 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_001 " "Found entity 2: SoC_id_router_001" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758769 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_011_default_decode " "Found entity 1: SoC_addr_router_011_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758786 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_011 " "Found entity 2: SoC_addr_router_011" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_010_default_decode " "Found entity 1: SoC_addr_router_010_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758805 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_010 " "Found entity 2: SoC_addr_router_010" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_009_default_decode " "Found entity 1: SoC_addr_router_009_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758822 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_009 " "Found entity 2: SoC_addr_router_009" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_008_default_decode " "Found entity 1: SoC_addr_router_008_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758826 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_008 " "Found entity 2: SoC_addr_router_008" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_007_default_decode " "Found entity 1: SoC_addr_router_007_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758843 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_007 " "Found entity 2: SoC_addr_router_007" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_006_default_decode " "Found entity 1: SoC_addr_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758861 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_006 " "Found entity 2: SoC_addr_router_006" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_005_default_decode " "Found entity 1: SoC_addr_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758874 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_005 " "Found entity 2: SoC_addr_router_005" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_004_default_decode " "Found entity 1: SoC_addr_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758891 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_004 " "Found entity 2: SoC_addr_router_004" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_003_default_decode " "Found entity 1: SoC_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758909 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_003 " "Found entity 2: SoC_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758924 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758928 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758943 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863758990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863758990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_atob_0.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/soc_atob_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_atob_0_single_clock_fifo " "Found entity 1: SoC_atob_0_single_clock_fifo" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759050 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_atob_0_scfifo_with_controls " "Found entity 2: SoC_atob_0_scfifo_with_controls" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759050 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_atob_0 " "Found entity 3: SoC_atob_0" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_ic_data_module " "Found entity 1: SoC_cpu_5_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_5_ic_tag_module " "Found entity 2: SoC_cpu_5_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_5_register_bank_a_module " "Found entity 3: SoC_cpu_5_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_5_register_bank_b_module " "Found entity 4: SoC_cpu_5_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_5_nios2_oci_debug " "Found entity 5: SoC_cpu_5_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_5_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_5_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_5_nios2_ocimem " "Found entity 7: SoC_cpu_5_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_5_nios2_avalon_reg " "Found entity 8: SoC_cpu_5_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_5_nios2_oci_break " "Found entity 9: SoC_cpu_5_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_5_nios2_oci_xbrk " "Found entity 10: SoC_cpu_5_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_5_nios2_oci_dbrk " "Found entity 11: SoC_cpu_5_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_5_nios2_oci_itrace " "Found entity 12: SoC_cpu_5_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_5_nios2_oci_td_mode " "Found entity 13: SoC_cpu_5_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_5_nios2_oci_dtrace " "Found entity 14: SoC_cpu_5_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_5_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_5_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_5_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_5_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_5_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_5_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_5_nios2_oci_fifo " "Found entity 18: SoC_cpu_5_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_5_nios2_oci_pib " "Found entity 19: SoC_cpu_5_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_5_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_5_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_5_nios2_oci_im " "Found entity 21: SoC_cpu_5_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_5_nios2_performance_monitors " "Found entity 22: SoC_cpu_5_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_5_nios2_oci " "Found entity 23: SoC_cpu_5_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_5 " "Found entity 24: SoC_cpu_5" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_5_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_tck " "Found entity 1: SoC_cpu_5_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_5_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_oci_test_bench " "Found entity 1: SoC_cpu_5_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_test_bench " "Found entity 1: SoC_cpu_5_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_5 " "Found entity 1: SoC_data_mem_5" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_5 " "Found entity 1: SoC_ins_mem_5" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863759892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863759892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_ic_data_module " "Found entity 1: SoC_cpu_4_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_4_ic_tag_module " "Found entity 2: SoC_cpu_4_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_4_register_bank_a_module " "Found entity 3: SoC_cpu_4_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_4_register_bank_b_module " "Found entity 4: SoC_cpu_4_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_4_nios2_oci_debug " "Found entity 5: SoC_cpu_4_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_4_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_4_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_4_nios2_ocimem " "Found entity 7: SoC_cpu_4_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_4_nios2_avalon_reg " "Found entity 8: SoC_cpu_4_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_4_nios2_oci_break " "Found entity 9: SoC_cpu_4_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_4_nios2_oci_xbrk " "Found entity 10: SoC_cpu_4_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_4_nios2_oci_dbrk " "Found entity 11: SoC_cpu_4_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_4_nios2_oci_itrace " "Found entity 12: SoC_cpu_4_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_4_nios2_oci_td_mode " "Found entity 13: SoC_cpu_4_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_4_nios2_oci_dtrace " "Found entity 14: SoC_cpu_4_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_4_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_4_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_4_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_4_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_4_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_4_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_4_nios2_oci_fifo " "Found entity 18: SoC_cpu_4_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_4_nios2_oci_pib " "Found entity 19: SoC_cpu_4_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_4_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_4_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_4_nios2_oci_im " "Found entity 21: SoC_cpu_4_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_4_nios2_performance_monitors " "Found entity 22: SoC_cpu_4_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_4_nios2_oci " "Found entity 23: SoC_cpu_4_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_4 " "Found entity 24: SoC_cpu_4" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_4_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_tck " "Found entity 1: SoC_cpu_4_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_4_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_oci_test_bench " "Found entity 1: SoC_cpu_4_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_test_bench " "Found entity 1: SoC_cpu_4_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_4 " "Found entity 1: SoC_data_mem_4" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_4 " "Found entity 1: SoC_ins_mem_4" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_ic_data_module " "Found entity 1: SoC_cpu_3_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_3_ic_tag_module " "Found entity 2: SoC_cpu_3_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_3_register_bank_a_module " "Found entity 3: SoC_cpu_3_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_3_register_bank_b_module " "Found entity 4: SoC_cpu_3_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_3_nios2_oci_debug " "Found entity 5: SoC_cpu_3_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_3_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_3_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_3_nios2_ocimem " "Found entity 7: SoC_cpu_3_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_3_nios2_avalon_reg " "Found entity 8: SoC_cpu_3_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_3_nios2_oci_break " "Found entity 9: SoC_cpu_3_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_3_nios2_oci_xbrk " "Found entity 10: SoC_cpu_3_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_3_nios2_oci_dbrk " "Found entity 11: SoC_cpu_3_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_3_nios2_oci_itrace " "Found entity 12: SoC_cpu_3_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_3_nios2_oci_td_mode " "Found entity 13: SoC_cpu_3_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_3_nios2_oci_dtrace " "Found entity 14: SoC_cpu_3_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_3_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_3_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_3_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_3_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_3_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_3_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_3_nios2_oci_fifo " "Found entity 18: SoC_cpu_3_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_3_nios2_oci_pib " "Found entity 19: SoC_cpu_3_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_3_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_3_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_3_nios2_oci_im " "Found entity 21: SoC_cpu_3_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_3_nios2_performance_monitors " "Found entity 22: SoC_cpu_3_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_3_nios2_oci " "Found entity 23: SoC_cpu_3_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_3 " "Found entity 24: SoC_cpu_3" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_3_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_tck " "Found entity 1: SoC_cpu_3_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_3_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_oci_test_bench " "Found entity 1: SoC_cpu_3_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_test_bench " "Found entity 1: SoC_cpu_3_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_3 " "Found entity 1: SoC_data_mem_3" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_3 " "Found entity 1: SoC_ins_mem_3" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863760942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863760942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_ic_data_module " "Found entity 1: SoC_cpu_2_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_2_ic_tag_module " "Found entity 2: SoC_cpu_2_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_2_register_bank_a_module " "Found entity 3: SoC_cpu_2_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_2_register_bank_b_module " "Found entity 4: SoC_cpu_2_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_2_nios2_oci_debug " "Found entity 5: SoC_cpu_2_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_2_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_2_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_2_nios2_ocimem " "Found entity 7: SoC_cpu_2_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_2_nios2_avalon_reg " "Found entity 8: SoC_cpu_2_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_2_nios2_oci_break " "Found entity 9: SoC_cpu_2_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_2_nios2_oci_xbrk " "Found entity 10: SoC_cpu_2_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_2_nios2_oci_dbrk " "Found entity 11: SoC_cpu_2_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_2_nios2_oci_itrace " "Found entity 12: SoC_cpu_2_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_2_nios2_oci_td_mode " "Found entity 13: SoC_cpu_2_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_2_nios2_oci_dtrace " "Found entity 14: SoC_cpu_2_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_2_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_2_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_2_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_2_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_2_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_2_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_2_nios2_oci_fifo " "Found entity 18: SoC_cpu_2_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_2_nios2_oci_pib " "Found entity 19: SoC_cpu_2_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_2_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_2_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_2_nios2_oci_im " "Found entity 21: SoC_cpu_2_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_2_nios2_performance_monitors " "Found entity 22: SoC_cpu_2_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_2_nios2_oci " "Found entity 23: SoC_cpu_2_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_2 " "Found entity 24: SoC_cpu_2" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_2_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_tck " "Found entity 1: SoC_cpu_2_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_2_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_oci_test_bench " "Found entity 1: SoC_cpu_2_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_test_bench " "Found entity 1: SoC_cpu_2_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_2 " "Found entity 1: SoC_data_mem_2" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_2 " "Found entity 1: SoC_ins_mem_2" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863761473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863761473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_ic_data_module " "Found entity 1: SoC_cpu_1_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_ic_tag_module " "Found entity 2: SoC_cpu_1_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_register_bank_a_module " "Found entity 3: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_register_bank_b_module " "Found entity 4: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_oci_debug " "Found entity 5: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_1_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_ocimem " "Found entity 7: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_avalon_reg " "Found entity 8: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_break " "Found entity 9: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_xbrk " "Found entity 10: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_dbrk " "Found entity 11: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_itrace " "Found entity 12: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_td_mode " "Found entity 13: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_dtrace " "Found entity 14: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_1_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_1_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_1_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_fifo " "Found entity 18: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_oci_pib " "Found entity 19: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_1_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1_nios2_oci_im " "Found entity 21: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_1_nios2_performance_monitors " "Found entity 22: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_1_nios2_oci " "Found entity 23: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_1 " "Found entity 24: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_1 " "Found entity 1: SoC_data_mem_1" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_1 " "Found entity 1: SoC_ins_mem_1" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_scale_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_scale_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_scale_timer_0 " "Found entity 1: SoC_high_scale_timer_0" {  } { { "SoC/synthesis/submodules/SoC_high_scale_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_high_scale_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_log_module " "Found entity 1: SoC_jtag_uart_0_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_scfifo_w " "Found entity 3: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_drom_module " "Found entity 4: SoC_jtag_uart_0_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_0_scfifo_r " "Found entity 6: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart_0 " "Found entity 7: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_ic_data_module " "Found entity 1: SoC_cpu_0_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_ic_tag_module " "Found entity 2: SoC_cpu_0_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_register_bank_a_module " "Found entity 3: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_register_bank_b_module " "Found entity 4: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_oci_debug " "Found entity 5: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_ocimem " "Found entity 7: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_avalon_reg " "Found entity 8: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_break " "Found entity 9: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_xbrk " "Found entity 10: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_dbrk " "Found entity 11: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_itrace " "Found entity 12: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_td_mode " "Found entity 13: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_dtrace " "Found entity 14: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_0_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_0_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_0_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_fifo " "Found entity 18: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_oci_pib " "Found entity 19: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0_nios2_oci_im " "Found entity 21: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_0_nios2_performance_monitors " "Found entity 22: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_0_nios2_oci " "Found entity 23: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_0 " "Found entity 24: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_0 " "Found entity 1: SoC_data_mem_0" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_0 " "Found entity 1: SoC_ins_mem_0" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863762643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863762643 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762707 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762707 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762707 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762710 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762728 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762743 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762743 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762743 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762763 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649863762766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1649863762996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863763003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_0 SoC:inst1\|SoC_ins_mem_0:ins_mem_0 " "Elaborating entity \"SoC_ins_mem_0\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863766317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_0.hex " "Parameter \"init_file\" = \"SoC_ins_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766317 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863766317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vb1 " "Found entity 1: altsyncram_2vb1" {  } { { "db/altsyncram_2vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863766380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863766380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vb1 SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_2vb1:auto_generated " "Elaborating entity \"altsyncram_2vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_2vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_0 SoC:inst1\|SoC_data_mem_0:data_mem_0 " "Elaborating entity \"SoC_data_mem_0\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863766582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_0.hex " "Parameter \"init_file\" = \"SoC_data_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863766582 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863766582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etb1 " "Found entity 1: altsyncram_etb1" {  } { { "db/altsyncram_etb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_etb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863766648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863766648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etb1 SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_etb1:auto_generated " "Elaborating entity \"altsyncram_etb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_etb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst1\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863766788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_data_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data " "Elaborating entity \"SoC_cpu_0_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863767121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767123 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863767123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863767212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863767212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_tag_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag " "Elaborating entity \"SoC_cpu_0_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863767311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767311 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863767311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmg1 " "Found entity 1: altsyncram_vmg1" {  } { { "db/altsyncram_vmg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_vmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863767383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863767383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated " "Elaborating entity \"altsyncram_vmg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863767489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767490 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863767490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_8dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863767586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863767586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated " "Elaborating entity \"altsyncram_8dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863767879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863767880 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863767880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_9dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863767965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863767965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863767967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863768235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768236 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863768236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n72 " "Found entity 1: altsyncram_2n72" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863768330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863768330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n72 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated " "Elaborating entity \"altsyncram_2n72\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768677 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_0_oci_test_bench " "Entity \"SoC_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863768678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863768763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863768764 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863768764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863768894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863768894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863768896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863769117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769117 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863769117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863769231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769232 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863769232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1649863769261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863769375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769375 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863769375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863769778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863769778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863769945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863769945 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863769945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst1\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst1\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_scale_timer_0 SoC:inst1\|SoC_high_scale_timer_0:high_scale_timer_0 " "Elaborating entity \"SoC_high_scale_timer_0\" for hierarchy \"SoC:inst1\|SoC_high_scale_timer_0:high_scale_timer_0\"" {  } { { "SoC/synthesis/SoC.v" "high_scale_timer_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863769984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1 " "Elaborating entity \"SoC_ins_mem_1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863770042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_1.hex " "Parameter \"init_file\" = \"SoC_ins_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770043 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863770043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vb1 " "Found entity 1: altsyncram_3vb1" {  } { { "db/altsyncram_3vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863770132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863770132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vb1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_3vb1:auto_generated " "Elaborating entity \"altsyncram_3vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_3vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_1 SoC:inst1\|SoC_data_mem_1:data_mem_1 " "Elaborating entity \"SoC_data_mem_1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863770383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_1.hex " "Parameter \"init_file\" = \"SoC_data_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770383 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863770383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863770446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863770446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst1\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_data_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data " "Elaborating entity \"SoC_cpu_1_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_tag_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag " "Elaborating entity \"SoC_cpu_1_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863770951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863770963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863770963 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863770963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ng1 " "Found entity 1: altsyncram_0ng1" {  } { { "db/altsyncram_0ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863771029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863771029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ng1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated " "Elaborating entity \"altsyncram_0ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863771144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771144 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863771144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adg1 " "Found entity 1: altsyncram_adg1" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_adg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863771212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863771212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated " "Elaborating entity \"altsyncram_adg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863771421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771422 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863771422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_bdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863771498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863771498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863771787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863771788 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863771788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3n72 " "Found entity 1: altsyncram_3n72" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863771891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863771891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3n72 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated " "Elaborating entity \"altsyncram_3n72\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863771893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772237 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_1_oci_test_bench " "Entity \"SoC_cpu_1_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863772239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_2 SoC:inst1\|SoC_ins_mem_2:ins_mem_2 " "Elaborating entity \"SoC_ins_mem_2\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863772534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_2.hex " "Parameter \"init_file\" = \"SoC_ins_mem_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772535 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863772535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vb1 " "Found entity 1: altsyncram_4vb1" {  } { { "db/altsyncram_4vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863772626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863772626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4vb1 SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\|altsyncram_4vb1:auto_generated " "Elaborating entity \"altsyncram_4vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\|altsyncram_4vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_2 SoC:inst1\|SoC_data_mem_2:data_mem_2 " "Elaborating entity \"SoC_data_mem_2\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863772867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863772886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_2.hex " "Parameter \"init_file\" = \"SoC_data_mem_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863772887 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863772887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtb1 " "Found entity 1: altsyncram_gtb1" {  } { { "db/altsyncram_gtb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_gtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863773005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863773005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtb1 SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_gtb1:auto_generated " "Elaborating entity \"altsyncram_gtb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_gtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2 SoC:inst1\|SoC_cpu_2:cpu_2 " "Elaborating entity \"SoC_cpu_2\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_test_bench SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_test_bench:the_SoC_cpu_2_test_bench " "Elaborating entity \"SoC_cpu_2_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_test_bench:the_SoC_cpu_2_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ic_data_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_data_module:SoC_cpu_2_ic_data " "Elaborating entity \"SoC_cpu_2_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_data_module:SoC_cpu_2_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ic_tag_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag " "Elaborating entity \"SoC_cpu_2_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863773528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_2_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773528 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863773528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ng1 " "Found entity 1: altsyncram_1ng1" {  } { { "db/altsyncram_1ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_1ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863773590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863773590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ng1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated " "Elaborating entity \"altsyncram_1ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_register_bank_a_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a " "Elaborating entity \"SoC_cpu_2_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863773703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863773703 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863773703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdg1 " "Found entity 1: altsyncram_cdg1" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_cdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863773804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863773804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdg1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cdg1:auto_generated " "Elaborating entity \"altsyncram_cdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_register_bank_b_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b " "Elaborating entity \"SoC_cpu_2_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863773978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863774016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774016 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863774016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_ddg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863774109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863774109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ddg1:auto_generated " "Elaborating entity \"altsyncram_ddg1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci " "Elaborating entity \"SoC_cpu_2_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_debug SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_debug:the_SoC_cpu_2_nios2_oci_debug " "Elaborating entity \"SoC_cpu_2_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_debug:the_SoC_cpu_2_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_ocimem SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem " "Elaborating entity \"SoC_cpu_2_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_2_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863774383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863774384 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863774384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n72 " "Found entity 1: altsyncram_4n72" {  } { { "db/altsyncram_4n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863774469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863774469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4n72 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4n72:auto_generated " "Elaborating entity \"altsyncram_4n72\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_avalon_reg SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_avalon_reg:the_SoC_cpu_2_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_2_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_avalon_reg:the_SoC_cpu_2_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_break SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_break:the_SoC_cpu_2_nios2_oci_break " "Elaborating entity \"SoC_cpu_2_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_break:the_SoC_cpu_2_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_xbrk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_xbrk:the_SoC_cpu_2_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_2_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_xbrk:the_SoC_cpu_2_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_dbrk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dbrk:the_SoC_cpu_2_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_2_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dbrk:the_SoC_cpu_2_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_itrace SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_2_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_dtrace SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_2_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_td_mode SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\|SoC_cpu_2_nios2_oci_td_mode:SoC_cpu_2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_2_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\|SoC_cpu_2_nios2_oci_td_mode:SoC_cpu_2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifo SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_compute_tm_count:SoC_cpu_2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_2_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_compute_tm_count:SoC_cpu_2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifowp_inc:SoC_cpu_2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifowp_inc:SoC_cpu_2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifocount_inc:SoC_cpu_2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifocount_inc:SoC_cpu_2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_oci_test_bench SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_oci_test_bench:the_SoC_cpu_2_oci_test_bench " "Elaborating entity \"SoC_cpu_2_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_oci_test_bench:the_SoC_cpu_2_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774850 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_2_oci_test_bench " "Entity \"SoC_cpu_2_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863774851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_pib SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_pib:the_SoC_cpu_2_nios2_oci_pib " "Elaborating entity \"SoC_cpu_2_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_pib:the_SoC_cpu_2_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_im SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im " "Elaborating entity \"SoC_cpu_2_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_2_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_tck SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_tck:the_SoC_cpu_2_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_tck:the_SoC_cpu_2_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "the_SoC_cpu_2_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_sysclk:the_SoC_cpu_2_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_sysclk:the_SoC_cpu_2_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "the_SoC_cpu_2_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863774965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_3 SoC:inst1\|SoC_ins_mem_3:ins_mem_3 " "Elaborating entity \"SoC_ins_mem_3\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863775234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_3.hex " "Parameter \"init_file\" = \"SoC_ins_mem_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775235 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863775235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vb1 " "Found entity 1: altsyncram_5vb1" {  } { { "db/altsyncram_5vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_5vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863775328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863775328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vb1 SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\|altsyncram_5vb1:auto_generated " "Elaborating entity \"altsyncram_5vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\|altsyncram_5vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_3 SoC:inst1\|SoC_data_mem_3:data_mem_3 " "Elaborating entity \"SoC_data_mem_3\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863775551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_3.hex " "Parameter \"init_file\" = \"SoC_data_mem_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863775551 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863775551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htb1 " "Found entity 1: altsyncram_htb1" {  } { { "db/altsyncram_htb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_htb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863775636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863775636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htb1 SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated " "Elaborating entity \"altsyncram_htb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3 SoC:inst1\|SoC_cpu_3:cpu_3 " "Elaborating entity \"SoC_cpu_3\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863775877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_test_bench SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_test_bench:the_SoC_cpu_3_test_bench " "Elaborating entity \"SoC_cpu_3_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_test_bench:the_SoC_cpu_3_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ic_data_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_data_module:SoC_cpu_3_ic_data " "Elaborating entity \"SoC_cpu_3_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_data_module:SoC_cpu_3_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 5740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ic_tag_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag " "Elaborating entity \"SoC_cpu_3_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863776242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_3_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776242 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863776242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ng1 " "Found entity 1: altsyncram_2ng1" {  } { { "db/altsyncram_2ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863776317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863776317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ng1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ng1:auto_generated " "Elaborating entity \"altsyncram_2ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_register_bank_a_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a " "Elaborating entity \"SoC_cpu_3_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863776463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_3_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776463 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863776463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edg1 " "Found entity 1: altsyncram_edg1" {  } { { "db/altsyncram_edg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_edg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863776561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863776561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edg1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edg1:auto_generated " "Elaborating entity \"altsyncram_edg1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_register_bank_b_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b " "Elaborating entity \"SoC_cpu_3_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863776795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_3_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863776796 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863776796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdg1 " "Found entity 1: altsyncram_fdg1" {  } { { "db/altsyncram_fdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_fdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863776912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863776912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdg1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdg1:auto_generated " "Elaborating entity \"altsyncram_fdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863776919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci " "Elaborating entity \"SoC_cpu_3_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_debug SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_debug:the_SoC_cpu_3_nios2_oci_debug " "Elaborating entity \"SoC_cpu_3_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_debug:the_SoC_cpu_3_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_ocimem SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem " "Elaborating entity \"SoC_cpu_3_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_3_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863777238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_3_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863777238 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863777238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n72 " "Found entity 1: altsyncram_5n72" {  } { { "db/altsyncram_5n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_5n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863777326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863777326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n72 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5n72:auto_generated " "Elaborating entity \"altsyncram_5n72\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_avalon_reg SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_avalon_reg:the_SoC_cpu_3_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_3_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_avalon_reg:the_SoC_cpu_3_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_break SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_break:the_SoC_cpu_3_nios2_oci_break " "Elaborating entity \"SoC_cpu_3_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_break:the_SoC_cpu_3_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_xbrk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_xbrk:the_SoC_cpu_3_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_3_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_xbrk:the_SoC_cpu_3_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_dbrk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dbrk:the_SoC_cpu_3_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_3_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dbrk:the_SoC_cpu_3_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_itrace SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_3_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_dtrace SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_3_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_td_mode SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\|SoC_cpu_3_nios2_oci_td_mode:SoC_cpu_3_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_3_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\|SoC_cpu_3_nios2_oci_td_mode:SoC_cpu_3_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifo SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_compute_tm_count:SoC_cpu_3_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_3_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_compute_tm_count:SoC_cpu_3_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifowp_inc:SoC_cpu_3_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifowp_inc:SoC_cpu_3_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifocount_inc:SoC_cpu_3_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifocount_inc:SoC_cpu_3_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_oci_test_bench SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_oci_test_bench:the_SoC_cpu_3_oci_test_bench " "Elaborating entity \"SoC_cpu_3_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_oci_test_bench:the_SoC_cpu_3_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777729 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_3_oci_test_bench " "Entity \"SoC_cpu_3_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863777731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_pib SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_pib:the_SoC_cpu_3_nios2_oci_pib " "Elaborating entity \"SoC_cpu_3_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_pib:the_SoC_cpu_3_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_im SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im " "Elaborating entity \"SoC_cpu_3_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_3_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_tck SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_tck:the_SoC_cpu_3_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_tck:the_SoC_cpu_3_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "the_SoC_cpu_3_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_sysclk:the_SoC_cpu_3_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_sysclk:the_SoC_cpu_3_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "the_SoC_cpu_3_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863777887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_4 SoC:inst1\|SoC_ins_mem_4:ins_mem_4 " "Elaborating entity \"SoC_ins_mem_4\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863778119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_4.hex " "Parameter \"init_file\" = \"SoC_ins_mem_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778120 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863778120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vb1 " "Found entity 1: altsyncram_6vb1" {  } { { "db/altsyncram_6vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_6vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863778222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863778222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vb1 SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\|altsyncram_6vb1:auto_generated " "Elaborating entity \"altsyncram_6vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\|altsyncram_6vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_4 SoC:inst1\|SoC_data_mem_4:data_mem_4 " "Elaborating entity \"SoC_data_mem_4\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863778517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_4.hex " "Parameter \"init_file\" = \"SoC_data_mem_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863778518 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863778518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_itb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itb1 " "Found entity 1: altsyncram_itb1" {  } { { "db/altsyncram_itb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_itb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863778611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863778611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_itb1 SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\|altsyncram_itb1:auto_generated " "Elaborating entity \"altsyncram_itb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\|altsyncram_itb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4 SoC:inst1\|SoC_cpu_4:cpu_4 " "Elaborating entity \"SoC_cpu_4\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863778810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_test_bench SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_test_bench:the_SoC_cpu_4_test_bench " "Elaborating entity \"SoC_cpu_4_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_test_bench:the_SoC_cpu_4_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ic_data_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_data_module:SoC_cpu_4_ic_data " "Elaborating entity \"SoC_cpu_4_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_data_module:SoC_cpu_4_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 5740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ic_tag_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag " "Elaborating entity \"SoC_cpu_4_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863779176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_4_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779176 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863779176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ng1 " "Found entity 1: altsyncram_3ng1" {  } { { "db/altsyncram_3ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863779252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863779252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ng1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ng1:auto_generated " "Elaborating entity \"altsyncram_3ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_register_bank_a_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a " "Elaborating entity \"SoC_cpu_4_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863779389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_4_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779390 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863779390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdg1 " "Found entity 1: altsyncram_gdg1" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_gdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863779476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863779476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdg1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gdg1:auto_generated " "Elaborating entity \"altsyncram_gdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_register_bank_b_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b " "Elaborating entity \"SoC_cpu_4_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863779669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_4_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863779670 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863779670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdg1 " "Found entity 1: altsyncram_hdg1" {  } { { "db/altsyncram_hdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_hdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863779738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863779738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdg1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated " "Elaborating entity \"altsyncram_hdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci " "Elaborating entity \"SoC_cpu_4_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_debug SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_debug:the_SoC_cpu_4_nios2_oci_debug " "Elaborating entity \"SoC_cpu_4_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_debug:the_SoC_cpu_4_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_ocimem SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem " "Elaborating entity \"SoC_cpu_4_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_4_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863779977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863780001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_4_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780002 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863780002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6n72 " "Found entity 1: altsyncram_6n72" {  } { { "db/altsyncram_6n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_6n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863780084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863780084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6n72 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6n72:auto_generated " "Elaborating entity \"altsyncram_6n72\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_avalon_reg SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_avalon_reg:the_SoC_cpu_4_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_4_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_avalon_reg:the_SoC_cpu_4_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_break SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_break:the_SoC_cpu_4_nios2_oci_break " "Elaborating entity \"SoC_cpu_4_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_break:the_SoC_cpu_4_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_xbrk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_xbrk:the_SoC_cpu_4_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_4_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_xbrk:the_SoC_cpu_4_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_dbrk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dbrk:the_SoC_cpu_4_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_4_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dbrk:the_SoC_cpu_4_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_itrace SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_4_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_dtrace SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_4_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_td_mode SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\|SoC_cpu_4_nios2_oci_td_mode:SoC_cpu_4_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_4_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\|SoC_cpu_4_nios2_oci_td_mode:SoC_cpu_4_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifo SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_compute_tm_count:SoC_cpu_4_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_4_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_compute_tm_count:SoC_cpu_4_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifowp_inc:SoC_cpu_4_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifowp_inc:SoC_cpu_4_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifocount_inc:SoC_cpu_4_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifocount_inc:SoC_cpu_4_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_oci_test_bench SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_oci_test_bench:the_SoC_cpu_4_oci_test_bench " "Elaborating entity \"SoC_cpu_4_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_oci_test_bench:the_SoC_cpu_4_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780467 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_4_oci_test_bench " "Entity \"SoC_cpu_4_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863780468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_pib SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_pib:the_SoC_cpu_4_nios2_oci_pib " "Elaborating entity \"SoC_cpu_4_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_pib:the_SoC_cpu_4_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_im SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im " "Elaborating entity \"SoC_cpu_4_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_4_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_tck SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_tck:the_SoC_cpu_4_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_tck:the_SoC_cpu_4_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "the_SoC_cpu_4_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_sysclk:the_SoC_cpu_4_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_sysclk:the_SoC_cpu_4_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "the_SoC_cpu_4_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_5 SoC:inst1\|SoC_ins_mem_5:ins_mem_5 " "Elaborating entity \"SoC_ins_mem_5\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863780868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_5.hex " "Parameter \"init_file\" = \"SoC_ins_mem_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863780869 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863780869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vb1 " "Found entity 1: altsyncram_7vb1" {  } { { "db/altsyncram_7vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_7vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863780950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863780950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vb1 SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\|altsyncram_7vb1:auto_generated " "Elaborating entity \"altsyncram_7vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\|altsyncram_7vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863780954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_5 SoC:inst1\|SoC_data_mem_5:data_mem_5 " "Elaborating entity \"SoC_data_mem_5\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863781205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_5.hex " "Parameter \"init_file\" = \"SoC_data_mem_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781205 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863781205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtb1 " "Found entity 1: altsyncram_jtb1" {  } { { "db/altsyncram_jtb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_jtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863781283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863781283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jtb1 SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\|altsyncram_jtb1:auto_generated " "Elaborating entity \"altsyncram_jtb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\|altsyncram_jtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5 SoC:inst1\|SoC_cpu_5:cpu_5 " "Elaborating entity \"SoC_cpu_5\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_test_bench SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_test_bench:the_SoC_cpu_5_test_bench " "Elaborating entity \"SoC_cpu_5_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_test_bench:the_SoC_cpu_5_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ic_data_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_data_module:SoC_cpu_5_ic_data " "Elaborating entity \"SoC_cpu_5_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_data_module:SoC_cpu_5_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ic_tag_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag " "Elaborating entity \"SoC_cpu_5_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863781809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_5_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863781810 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863781810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ng1 " "Found entity 1: altsyncram_4ng1" {  } { { "db/altsyncram_4ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863781893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863781893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ng1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated " "Elaborating entity \"altsyncram_4ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_register_bank_a_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a " "Elaborating entity \"SoC_cpu_5_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863781989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863782006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_5_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782007 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863782007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idg1 " "Found entity 1: altsyncram_idg1" {  } { { "db/altsyncram_idg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_idg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863782091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863782091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idg1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated " "Elaborating entity \"altsyncram_idg1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_register_bank_b_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b " "Elaborating entity \"SoC_cpu_5_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863782328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_5_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782328 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863782328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdg1 " "Found entity 1: altsyncram_jdg1" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_jdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863782417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863782417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdg1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated " "Elaborating entity \"altsyncram_jdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci " "Elaborating entity \"SoC_cpu_5_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_debug SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_debug:the_SoC_cpu_5_nios2_oci_debug " "Elaborating entity \"SoC_cpu_5_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_debug:the_SoC_cpu_5_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_ocimem SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem " "Elaborating entity \"SoC_cpu_5_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_5_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863782742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_5_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863782743 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863782743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n72 " "Found entity 1: altsyncram_7n72" {  } { { "db/altsyncram_7n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_7n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863782836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863782836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n72 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_7n72:auto_generated " "Elaborating entity \"altsyncram_7n72\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_7n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863782838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_avalon_reg SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_avalon_reg:the_SoC_cpu_5_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_5_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_avalon_reg:the_SoC_cpu_5_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_break SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_break:the_SoC_cpu_5_nios2_oci_break " "Elaborating entity \"SoC_cpu_5_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_break:the_SoC_cpu_5_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_xbrk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_xbrk:the_SoC_cpu_5_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_5_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_xbrk:the_SoC_cpu_5_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_dbrk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dbrk:the_SoC_cpu_5_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_5_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dbrk:the_SoC_cpu_5_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_itrace SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_5_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_dtrace SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_5_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_td_mode SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\|SoC_cpu_5_nios2_oci_td_mode:SoC_cpu_5_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_5_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\|SoC_cpu_5_nios2_oci_td_mode:SoC_cpu_5_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifo SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_compute_tm_count:SoC_cpu_5_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_5_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_compute_tm_count:SoC_cpu_5_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifowp_inc:SoC_cpu_5_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifowp_inc:SoC_cpu_5_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifocount_inc:SoC_cpu_5_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifocount_inc:SoC_cpu_5_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_oci_test_bench SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_oci_test_bench:the_SoC_cpu_5_oci_test_bench " "Elaborating entity \"SoC_cpu_5_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_oci_test_bench:the_SoC_cpu_5_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783304 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_5_oci_test_bench " "Entity \"SoC_cpu_5_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1649863783306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_pib SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_pib:the_SoC_cpu_5_nios2_oci_pib " "Elaborating entity \"SoC_cpu_5_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_pib:the_SoC_cpu_5_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_im SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im " "Elaborating entity \"SoC_cpu_5_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_5_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_tck SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_tck:the_SoC_cpu_5_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_tck:the_SoC_cpu_5_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "the_SoC_cpu_5_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_sysclk:the_SoC_cpu_5_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_sysclk:the_SoC_cpu_5_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "the_SoC_cpu_5_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0 SoC:inst1\|SoC_atob_0:atob_0 " "Elaborating entity \"SoC_atob_0\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\"" {  } { { "SoC/synthesis/SoC.v" "atob_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0_scfifo_with_controls SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SoC_atob_0_scfifo_with_controls\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "the_scfifo_with_controls" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0_single_clock_fifo SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo " "Elaborating entity \"SoC_atob_0_single_clock_fifo\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "the_scfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "single_clock_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863783824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863783825 ""}  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863783825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863783907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863783907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863783944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863783944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863783969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863783969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863783973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863784049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863784049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863784053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863784139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863784139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863784144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863784254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863784254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863784258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863784440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863784440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863784446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_5_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_5_data_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5_data_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_in_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_in_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_in_csr_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_in_csr_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_out_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_out_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:data_mem_5_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:data_mem_5_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_5_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 8219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:jtag_uart_5_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:jtag_uart_5_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_5_avalon_jtag_slave_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:timer_5_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:timer_5_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "timer_5_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 8335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_5_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_5_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_5_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_5_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_4_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_4_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_4_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_4_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 11520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863785806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst1\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\"" {  } { { "SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst1\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002 SoC:inst1\|SoC_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002_default_decode SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003 SoC:inst1\|SoC_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_addr_router_003\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003_default_decode SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_004 SoC:inst1\|SoC_addr_router_004:addr_router_004 " "Elaborating entity \"SoC_addr_router_004\" for hierarchy \"SoC:inst1\|SoC_addr_router_004:addr_router_004\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_004_default_decode SoC:inst1\|SoC_addr_router_004:addr_router_004\|SoC_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_004_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_004:addr_router_004\|SoC_addr_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_005 SoC:inst1\|SoC_addr_router_005:addr_router_005 " "Elaborating entity \"SoC_addr_router_005\" for hierarchy \"SoC:inst1\|SoC_addr_router_005:addr_router_005\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_005" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_005_default_decode SoC:inst1\|SoC_addr_router_005:addr_router_005\|SoC_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_005_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_005:addr_router_005\|SoC_addr_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_006 SoC:inst1\|SoC_addr_router_006:addr_router_006 " "Elaborating entity \"SoC_addr_router_006\" for hierarchy \"SoC:inst1\|SoC_addr_router_006:addr_router_006\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_006" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_006_default_decode SoC:inst1\|SoC_addr_router_006:addr_router_006\|SoC_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_006_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_006:addr_router_006\|SoC_addr_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_007 SoC:inst1\|SoC_addr_router_007:addr_router_007 " "Elaborating entity \"SoC_addr_router_007\" for hierarchy \"SoC:inst1\|SoC_addr_router_007:addr_router_007\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_007_default_decode SoC:inst1\|SoC_addr_router_007:addr_router_007\|SoC_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_007_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_007:addr_router_007\|SoC_addr_router_007_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_008 SoC:inst1\|SoC_addr_router_008:addr_router_008 " "Elaborating entity \"SoC_addr_router_008\" for hierarchy \"SoC:inst1\|SoC_addr_router_008:addr_router_008\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_008" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863786982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_008_default_decode SoC:inst1\|SoC_addr_router_008:addr_router_008\|SoC_addr_router_008_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_008_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_008:addr_router_008\|SoC_addr_router_008_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_009 SoC:inst1\|SoC_addr_router_009:addr_router_009 " "Elaborating entity \"SoC_addr_router_009\" for hierarchy \"SoC:inst1\|SoC_addr_router_009:addr_router_009\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_009" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_009_default_decode SoC:inst1\|SoC_addr_router_009:addr_router_009\|SoC_addr_router_009_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_009_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_009:addr_router_009\|SoC_addr_router_009_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_010 SoC:inst1\|SoC_addr_router_010:addr_router_010 " "Elaborating entity \"SoC_addr_router_010\" for hierarchy \"SoC:inst1\|SoC_addr_router_010:addr_router_010\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_010" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_010_default_decode SoC:inst1\|SoC_addr_router_010:addr_router_010\|SoC_addr_router_010_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_010_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_010:addr_router_010\|SoC_addr_router_010_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_011 SoC:inst1\|SoC_addr_router_011:addr_router_011 " "Elaborating entity \"SoC_addr_router_011\" for hierarchy \"SoC:inst1\|SoC_addr_router_011:addr_router_011\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_011_default_decode SoC:inst1\|SoC_addr_router_011:addr_router_011\|SoC_addr_router_011_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_011_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_011:addr_router_011\|SoC_addr_router_011_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst1\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\"" {  } { { "SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001 SoC:inst1\|SoC_id_router_001:id_router_001 " "Elaborating entity \"SoC_id_router_001\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\"" {  } { { "SoC/synthesis/SoC.v" "id_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001_default_decode SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002 SoC:inst1\|SoC_id_router_002:id_router_002 " "Elaborating entity \"SoC_id_router_002\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/SoC.v" "id_router_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002_default_decode SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_011 SoC:inst1\|SoC_id_router_011:id_router_011 " "Elaborating entity \"SoC_id_router_011\" for hierarchy \"SoC:inst1\|SoC_id_router_011:id_router_011\"" {  } { { "SoC/synthesis/SoC.v" "id_router_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_011_default_decode SoC:inst1\|SoC_id_router_011:id_router_011\|SoC_id_router_011_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_011_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_011:id_router_011\|SoC_id_router_011_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_014 SoC:inst1\|SoC_id_router_014:id_router_014 " "Elaborating entity \"SoC_id_router_014\" for hierarchy \"SoC:inst1\|SoC_id_router_014:id_router_014\"" {  } { { "SoC/synthesis/SoC.v" "id_router_014" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_014_default_decode SoC:inst1\|SoC_id_router_014:id_router_014\|SoC_id_router_014_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_014_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_014:id_router_014\|SoC_id_router_014_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_014.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_014.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_017 SoC:inst1\|SoC_id_router_017:id_router_017 " "Elaborating entity \"SoC_id_router_017\" for hierarchy \"SoC:inst1\|SoC_id_router_017:id_router_017\"" {  } { { "SoC/synthesis/SoC.v" "id_router_017" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_017_default_decode SoC:inst1\|SoC_id_router_017:id_router_017\|SoC_id_router_017_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_017_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_017:id_router_017\|SoC_id_router_017_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_017.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_017.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_020 SoC:inst1\|SoC_id_router_020:id_router_020 " "Elaborating entity \"SoC_id_router_020\" for hierarchy \"SoC:inst1\|SoC_id_router_020:id_router_020\"" {  } { { "SoC/synthesis/SoC.v" "id_router_020" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_020_default_decode SoC:inst1\|SoC_id_router_020:id_router_020\|SoC_id_router_020_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_020_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_020:id_router_020\|SoC_id_router_020_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_021 SoC:inst1\|SoC_id_router_021:id_router_021 " "Elaborating entity \"SoC_id_router_021\" for hierarchy \"SoC:inst1\|SoC_id_router_021:id_router_021\"" {  } { { "SoC/synthesis/SoC.v" "id_router_021" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_021_default_decode SoC:inst1\|SoC_id_router_021:id_router_021\|SoC_id_router_021_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_021_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_021:id_router_021\|SoC_id_router_021_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_021.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_021.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_022 SoC:inst1\|SoC_id_router_022:id_router_022 " "Elaborating entity \"SoC_id_router_022\" for hierarchy \"SoC:inst1\|SoC_id_router_022:id_router_022\"" {  } { { "SoC/synthesis/SoC.v" "id_router_022" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863787970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_022_default_decode SoC:inst1\|SoC_id_router_022:id_router_022\|SoC_id_router_022_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_022_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_022:id_router_022\|SoC_id_router_022_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_022.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_022.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_025 SoC:inst1\|SoC_id_router_025:id_router_025 " "Elaborating entity \"SoC_id_router_025\" for hierarchy \"SoC:inst1\|SoC_id_router_025:id_router_025\"" {  } { { "SoC/synthesis/SoC.v" "id_router_025" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_025_default_decode SoC:inst1\|SoC_id_router_025:id_router_025\|SoC_id_router_025_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_025_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_025:id_router_025\|SoC_id_router_025_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_029 SoC:inst1\|SoC_id_router_029:id_router_029 " "Elaborating entity \"SoC_id_router_029\" for hierarchy \"SoC:inst1\|SoC_id_router_029:id_router_029\"" {  } { { "SoC/synthesis/SoC.v" "id_router_029" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_029_default_decode SoC:inst1\|SoC_id_router_029:id_router_029\|SoC_id_router_029_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_029_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_029:id_router_029\|SoC_id_router_029_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_030 SoC:inst1\|SoC_id_router_030:id_router_030 " "Elaborating entity \"SoC_id_router_030\" for hierarchy \"SoC:inst1\|SoC_id_router_030:id_router_030\"" {  } { { "SoC/synthesis/SoC.v" "id_router_030" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_030_default_decode SoC:inst1\|SoC_id_router_030:id_router_030\|SoC_id_router_030_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_030_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_030:id_router_030\|SoC_id_router_030_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_030.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_030.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_031 SoC:inst1\|SoC_id_router_031:id_router_031 " "Elaborating entity \"SoC_id_router_031\" for hierarchy \"SoC:inst1\|SoC_id_router_031:id_router_031\"" {  } { { "SoC/synthesis/SoC.v" "id_router_031" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_031_default_decode SoC:inst1\|SoC_id_router_031:id_router_031\|SoC_id_router_031_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_031_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_031:id_router_031\|SoC_id_router_031_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_031.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_031.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_034 SoC:inst1\|SoC_id_router_034:id_router_034 " "Elaborating entity \"SoC_id_router_034\" for hierarchy \"SoC:inst1\|SoC_id_router_034:id_router_034\"" {  } { { "SoC/synthesis/SoC.v" "id_router_034" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_034_default_decode SoC:inst1\|SoC_id_router_034:id_router_034\|SoC_id_router_034_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_034_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_034:id_router_034\|SoC_id_router_034_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_034.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_034.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_038 SoC:inst1\|SoC_id_router_038:id_router_038 " "Elaborating entity \"SoC_id_router_038\" for hierarchy \"SoC:inst1\|SoC_id_router_038:id_router_038\"" {  } { { "SoC/synthesis/SoC.v" "id_router_038" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_038_default_decode SoC:inst1\|SoC_id_router_038:id_router_038\|SoC_id_router_038_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_038_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_038:id_router_038\|SoC_id_router_038_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_039 SoC:inst1\|SoC_id_router_039:id_router_039 " "Elaborating entity \"SoC_id_router_039\" for hierarchy \"SoC:inst1\|SoC_id_router_039:id_router_039\"" {  } { { "SoC/synthesis/SoC.v" "id_router_039" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_039_default_decode SoC:inst1\|SoC_id_router_039:id_router_039\|SoC_id_router_039_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_039_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_039:id_router_039\|SoC_id_router_039_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_039.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_039.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_040 SoC:inst1\|SoC_id_router_040:id_router_040 " "Elaborating entity \"SoC_id_router_040\" for hierarchy \"SoC:inst1\|SoC_id_router_040:id_router_040\"" {  } { { "SoC/synthesis/SoC.v" "id_router_040" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_040_default_decode SoC:inst1\|SoC_id_router_040:id_router_040\|SoC_id_router_040_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_040_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_040:id_router_040\|SoC_id_router_040_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_040.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_040.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_043 SoC:inst1\|SoC_id_router_043:id_router_043 " "Elaborating entity \"SoC_id_router_043\" for hierarchy \"SoC:inst1\|SoC_id_router_043:id_router_043\"" {  } { { "SoC/synthesis/SoC.v" "id_router_043" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_043_default_decode SoC:inst1\|SoC_id_router_043:id_router_043\|SoC_id_router_043_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_043_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_043:id_router_043\|SoC_id_router_043_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_043.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_043.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_047 SoC:inst1\|SoC_id_router_047:id_router_047 " "Elaborating entity \"SoC_id_router_047\" for hierarchy \"SoC:inst1\|SoC_id_router_047:id_router_047\"" {  } { { "SoC/synthesis/SoC.v" "id_router_047" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_047_default_decode SoC:inst1\|SoC_id_router_047:id_router_047\|SoC_id_router_047_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_047_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_047:id_router_047\|SoC_id_router_047_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_048 SoC:inst1\|SoC_id_router_048:id_router_048 " "Elaborating entity \"SoC_id_router_048\" for hierarchy \"SoC:inst1\|SoC_id_router_048:id_router_048\"" {  } { { "SoC/synthesis/SoC.v" "id_router_048" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_048_default_decode SoC:inst1\|SoC_id_router_048:id_router_048\|SoC_id_router_048_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_048_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_048:id_router_048\|SoC_id_router_048_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_048.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_048.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_052 SoC:inst1\|SoC_id_router_052:id_router_052 " "Elaborating entity \"SoC_id_router_052\" for hierarchy \"SoC:inst1\|SoC_id_router_052:id_router_052\"" {  } { { "SoC/synthesis/SoC.v" "id_router_052" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_052_default_decode SoC:inst1\|SoC_id_router_052:id_router_052\|SoC_id_router_052_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_052_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_052:id_router_052\|SoC_id_router_052_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_055 SoC:inst1\|SoC_id_router_055:id_router_055 " "Elaborating entity \"SoC_id_router_055\" for hierarchy \"SoC:inst1\|SoC_id_router_055:id_router_055\"" {  } { { "SoC/synthesis/SoC.v" "id_router_055" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_055_default_decode SoC:inst1\|SoC_id_router_055:id_router_055\|SoC_id_router_055_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_055_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_055:id_router_055\|SoC_id_router_055_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_055.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_055.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_056 SoC:inst1\|SoC_id_router_056:id_router_056 " "Elaborating entity \"SoC_id_router_056\" for hierarchy \"SoC:inst1\|SoC_id_router_056:id_router_056\"" {  } { { "SoC/synthesis/SoC.v" "id_router_056" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_056_default_decode SoC:inst1\|SoC_id_router_056:id_router_056\|SoC_id_router_056_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_056_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_056:id_router_056\|SoC_id_router_056_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_057 SoC:inst1\|SoC_id_router_057:id_router_057 " "Elaborating entity \"SoC_id_router_057\" for hierarchy \"SoC:inst1\|SoC_id_router_057:id_router_057\"" {  } { { "SoC/synthesis/SoC.v" "id_router_057" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_057_default_decode SoC:inst1\|SoC_id_router_057:id_router_057\|SoC_id_router_057_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_057_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_057:id_router_057\|SoC_id_router_057_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_057.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_057.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_058 SoC:inst1\|SoC_id_router_058:id_router_058 " "Elaborating entity \"SoC_id_router_058\" for hierarchy \"SoC:inst1\|SoC_id_router_058:id_router_058\"" {  } { { "SoC/synthesis/SoC.v" "id_router_058" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_058_default_decode SoC:inst1\|SoC_id_router_058:id_router_058\|SoC_id_router_058_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_058_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_058:id_router_058\|SoC_id_router_058_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_058.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_058.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_062 SoC:inst1\|SoC_id_router_062:id_router_062 " "Elaborating entity \"SoC_id_router_062\" for hierarchy \"SoC:inst1\|SoC_id_router_062:id_router_062\"" {  } { { "SoC/synthesis/SoC.v" "id_router_062" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_062_default_decode SoC:inst1\|SoC_id_router_062:id_router_062\|SoC_id_router_062_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_062_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_062:id_router_062\|SoC_id_router_062_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_062.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_062.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863788977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_007 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_007\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_002 SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"SoC_cmd_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_003 SoC:inst1\|SoC_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"SoC_cmd_xbar_demux_003\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_004 SoC:inst1\|SoC_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"SoC_cmd_xbar_demux_004\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_009 SoC:inst1\|SoC_cmd_xbar_demux_009:cmd_xbar_demux_009 " "Elaborating entity \"SoC_cmd_xbar_demux_009\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_009:cmd_xbar_demux_009\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_009" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_010 SoC:inst1\|SoC_cmd_xbar_demux_010:cmd_xbar_demux_010 " "Elaborating entity \"SoC_cmd_xbar_demux_010\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_010:cmd_xbar_demux_010\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_010" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_011 SoC:inst1\|SoC_cmd_xbar_demux_011:cmd_xbar_demux_011 " "Elaborating entity \"SoC_cmd_xbar_demux_011\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_011:cmd_xbar_demux_011\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux_002 SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_cmd_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863789921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 23333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_001 SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"SoC_rsp_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 23350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_002 SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_rsp_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 23385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 25139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 25198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_002 SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"SoC_rsp_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 25275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_004 SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"SoC_rsp_xbar_mux_004\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 25447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863790942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_004.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_004.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_010 SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010 " "Elaborating entity \"SoC_rsp_xbar_mux_010\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_010" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 25963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_010.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_010.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_010:rsp_xbar_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_011 SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011 " "Elaborating entity \"SoC_rsp_xbar_mux_011\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_011.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_011.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_011:rsp_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_001 SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"SoC_irq_mapper_001\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_002 SoC:inst1\|SoC_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"SoC_irq_mapper_002\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_002:irq_mapper_002\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_003 SoC:inst1\|SoC_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"SoC_irq_mapper_003\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_003:irq_mapper_003\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_005 SoC:inst1\|SoC_irq_mapper_005:irq_mapper_005 " "Elaborating entity \"SoC_irq_mapper_005\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_005:irq_mapper_005\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_005" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 26186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649863791618 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_5_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_5_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806146 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_5_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_5_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806152 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_4_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_4_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806189 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_4_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_4_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806194 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_3_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_3_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806229 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_3_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_3_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806235 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_2_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_2_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806266 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806272 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_1_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_1_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806303 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806308 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806340 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649863806349 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5858 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5770 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5682 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5594 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5506 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 7092 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5418 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649863813294 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1649863813294 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1649863813294 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_0:cpu_0\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6517 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_1:cpu_1\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6503 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_3:cpu_3\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_3:cpu_3\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6496 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_4:cpu_4\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_4:cpu_4\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6496 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_5:cpu_5\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_5:cpu_5\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6489 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_2:cpu_2\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_2:cpu_2\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6489 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649863844433 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1649863844433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6517 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649863844528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649863844528 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6517 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649863844528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649863844598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649863844598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1649863849288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4801 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 606 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4787 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4773 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4780 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4780 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4773 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4792 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4778 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4764 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4771 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4771 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4764 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4514 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4500 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4493 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4493 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4486 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4486 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4541 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4527 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4520 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4520 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4513 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4513 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4833 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4819 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4812 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4812 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4805 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4805 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 270 -1 0 } } { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 261 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } } { "SoC/synthesis/submodules/SoC_high_scale_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_high_scale_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1649863851278 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1649863851279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1649863867877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "798 " "798 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1649863884755 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1649863885609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1649863885610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649863885843 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1649863885843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1649863886055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/output_files/toplevel.map.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1649863887549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1649863891928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1649863891928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22044 " "Implemented 22044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1649863894427 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1649863894427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20410 " "Implemented 20410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1649863894427 ""} { "Info" "ICUT_CUT_TM_RAMS" "1628 " "Implemented 1628 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1649863894427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1649863894427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5291 " "Peak virtual memory: 5291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1649863894764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 21:01:34 2022 " "Processing ended: Wed Apr 13 21:01:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1649863894764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1649863894764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1649863894764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1649863894764 ""}
