#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xcd72c0 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale 0 0;
v0xced3d0_0 .var "A", 7 0;
v0xced4b0_0 .net "ALU_Out", 7 0, v0xcecf70_0;  1 drivers
v0xced580_0 .var "ALU_Sel", 3 0;
v0xced680_0 .var "B", 7 0;
v0xced750_0 .var "clk", 0 0;
v0xced840_0 .var/i "index", 31 0;
S_0xcd17b0 .scope module, "dut" "ALU" 2 12, 3 2 0, S_0xcd72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /INPUT 4 "ALU_Sel"
    .port_info 4 /OUTPUT 8 "ALU_out"
v0xcd1a00_0 .net "A", 7 0, v0xced3d0_0;  1 drivers
v0xcece90_0 .net "ALU_Sel", 3 0, v0xced580_0;  1 drivers
v0xcecf70_0 .var "ALU_out", 7 0;
v0xced060_0 .var "ALU_result", 7 0;
v0xced140_0 .net "B", 7 0, v0xced680_0;  1 drivers
v0xced270_0 .net "clk", 0 0, v0xced750_0;  1 drivers
E_0xcd78d0 .event posedge, v0xced270_0;
    .scope S_0xcd17b0;
T_0 ;
    %wait E_0xcd78d0;
    %movi 8, 5, 8;
    %set/v v0xcecf70_0, 8, 8;
    %load/v 8, v0xcece90_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_0.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_0.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_0.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_0.11, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_0.12, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_0.13, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_0.14, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_0.15, 6;
    %load/v 8, v0xcd1a00_0, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.0 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %add 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.1 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %sub 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.2 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %mul 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.3 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %div 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.4 ;
    %load/v 8, v0xced060_0, 8;
    %load/v 16, v0xcd1a00_0, 8;
    %add 16, 8, 8;
    %set/v v0xced060_0, 16, 8;
    %jmp T_0.17;
T_0.5 ;
    %load/v 8, v0xced060_0, 8;
    %load/v 16, v0xcd1a00_0, 8;
    %mul 16, 8, 8;
    %set/v v0xced060_0, 16, 8;
    %jmp T_0.17;
T_0.6 ;
    %load/v 8, v0xced060_0, 8;
    %load/v 16, v0xcd1a00_0, 8;
    %load/v 24, v0xced140_0, 8;
    %mul 16, 24, 8;
    %add 16, 8, 8;
    %set/v v0xced060_0, 16, 8;
    %jmp T_0.17;
T_0.7 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xcd1a00_0, 7; Select 7 out of 8 bits
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.8 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.18, 4;
    %load/x1p 16, v0xcd1a00_0, 7;
    %jmp T_0.19;
T_0.18 ;
    %mov 16, 2, 7;
T_0.19 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xcd1a00_0, 1; Select 1 out of 8 bits
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.9 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %and 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.10 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %or 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.11 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %xor 8, 16, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.12 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %and 8, 16, 8;
    %inv 8, 8;
    %set/v v0xced060_0, 8, 8;
    %jmp T_0.17;
T_0.13 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %jmp/0  T_0.20, 8;
    %mov 9, 1, 8;
    %jmp/1  T_0.22, 8;
T_0.20 ; End of true expr.
    %jmp/0  T_0.21, 8;
 ; End of false expr.
    %blend  9, 0, 8; Condition unknown.
    %jmp  T_0.22;
T_0.21 ;
    %mov 9, 0, 8; Return false value
T_0.22 ;
    %set/v v0xced060_0, 9, 8;
    %jmp T_0.17;
T_0.14 ;
    %load/v 8, v0xced140_0, 8;
    %load/v 16, v0xcd1a00_0, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 5, 1;
    %jmp/0  T_0.23, 8;
    %mov 9, 1, 8;
    %jmp/1  T_0.25, 8;
T_0.23 ; End of true expr.
    %jmp/0  T_0.24, 8;
 ; End of false expr.
    %blend  9, 0, 8; Condition unknown.
    %jmp  T_0.25;
T_0.24 ;
    %mov 9, 0, 8; Return false value
T_0.25 ;
    %set/v v0xced060_0, 9, 8;
    %jmp T_0.17;
T_0.15 ;
    %load/v 8, v0xcd1a00_0, 8;
    %load/v 16, v0xced140_0, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 5, 1;
    %jmp/0  T_0.26, 8;
    %mov 9, 1, 8;
    %jmp/1  T_0.28, 8;
T_0.26 ; End of true expr.
    %jmp/0  T_0.27, 8;
 ; End of false expr.
    %blend  9, 0, 8; Condition unknown.
    %jmp  T_0.28;
T_0.27 ;
    %mov 9, 0, 8; Return false value
T_0.28 ;
    %set/v v0xced060_0, 9, 8;
    %jmp T_0.17;
T_0.17 ;
    %load/v 8, v0xced060_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xcecf70_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0xcd72c0;
T_1 ;
    %vpi_call/w 2 20 "$display", "A  B  ALU_Sel  ALU_Out" {0 0};
    %vpi_call/w 2 21 "$monitor", "%b  %b  %b     %b", v0xced3d0_0, v0xced680_0, v0xced580_0, v0xced4b0_0 {0 0};
    %vpi_call/w 2 22 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 23 "$dumpvars" {0 0};
    %set/v v0xced750_0, 1, 1;
    %movi 8, 177, 8;
    %set/v v0xced3d0_0, 8, 8;
    %movi 8, 32, 8;
    %set/v v0xced680_0, 8, 8;
    %set/v v0xced580_0, 0, 4;
    %set/v v0xced840_0, 0, 32;
T_1.0 ;
    %load/v 8, v0xced840_0, 32;
    %cmpi/s 8, 15, 32;
    %jmp/0xz T_1.1, 5;
    %delay 5, 0;
    %load/v 8, v0xced580_0, 4;
    %movi 12, 1, 4;
    %add 12, 8, 4;
    %set/v v0xced580_0, 12, 4;
    %load/v 8, v0xced750_0, 1;
    %inv 8, 1;
    %set/v v0xced750_0, 8, 1;
    %delay 5, 0;
    %load/v 8, v0xced750_0, 1;
    %inv 8, 1;
    %set/v v0xced750_0, 8, 1;
    %load/v 8, v0xced840_0, 32;
    %movi 40, 1, 32;
    %add 40, 8, 32;
    %set/v v0xced840_0, 40, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
