Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 14:49:22 2025
| Host         : choon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             346 |          184 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                  | reset_cond/M_reset_cond_in                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                  |                                                                   |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | forLoop_idx_0_1943555153[0].io_button_cond/D_ctr_q[0]_i_2__2_n_0 | forLoop_idx_0_1943555153[0].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1943555153[1].io_button_cond/D_ctr_q[0]_i_2__1_n_0 | forLoop_idx_0_1943555153[1].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1943555153[3].io_button_cond/D_ctr_q[0]_i_2__0_n_0 | forLoop_idx_0_1943555153[3].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1943555153[4].io_button_cond/D_ctr_q[0]_i_2_n_0    | forLoop_idx_0_1943555153[4].io_button_cond/sync/clear             |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                  | seg/ctr/D_ctr_q[0]_i_1__3_n_0                                     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | forLoop_idx_0_1943555153[0].io_button_cond/E[0]                  | reset_cond/Q[0]                                                   |               11 |             26 |         2.36 |
|  clk_IBUF_BUFG |                                                                  | reset_cond/Q[0]                                                   |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | regfile/D_score_dff_d                                            | rst_n_IBUF                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | regfile/D_led1_dff_d                                             | rst_n_IBUF                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | regfile/D_dff_7_d                                                | rst_n_IBUF                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | regfile/D_clk_dff_d                                              | rst_n_IBUF                                                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | regfile/D_dff_6_d                                                | rst_n_IBUF                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | regfile/D_dff_5_d                                                | rst_n_IBUF                                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | regfile/D_led3_dff_d                                             | rst_n_IBUF                                                        |               25 |             36 |         1.44 |
|  clk_IBUF_BUFG | regfile/D_led2_dff_d                                             | rst_n_IBUF                                                        |               19 |             36 |         1.89 |
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


