0.6
2018.3
Dec  7 2018
00:33:28
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_add.v,1648211873,verilog,,,,tb_add,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_fusedmult.v,1648210294,verilog,,,,tb_fusedmult,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_mul.v,1648164029,verilog,,,,tb_mul,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sources_1/new/my_add.v,1648211499,verilog,,Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_add.v,,my_add,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sources_1/new/my_fusedmult.v,1648185632,verilog,,Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_fusedmult.v,,my_fusedmult,,,,,,,,
Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sources_1/new/my_mul.v,1648175033,verilog,,Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_mul.v,,my_mul,,,,,,,,
