
*** Running vivado
    with args -log MIPS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MIPS.tcl -notrace
Command: synth_design -top MIPS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.035 ; gain = 101.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v:2]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v:2]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (1#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:21]
INFO: [Synth 8-638] synthesizing module 'dreg' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:66]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg' (2#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:66]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:4]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:7]
INFO: [Synth 8-3876] $readmem data file 'soc_driver.dat' is read successfully [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:8]
INFO: [Synth 8-256] done synthesizing module 'imem' (3#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:4]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:41]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:41]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:12]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3' (5#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:12]
INFO: [Synth 8-638] synthesizing module 'DECODE' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:2]
INFO: [Synth 8-256] done synthesizing module 'DECODE' (6#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:2]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:78]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:78]
INFO: [Synth 8-638] synthesizing module 'mux3__parameterized0' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:12]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3__parameterized0' (7#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:12]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:36]
INFO: [Synth 8-256] done synthesizing module 'signext' (8#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:36]
INFO: [Synth 8-638] synthesizing module 'EXECUTE' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:16]
INFO: [Synth 8-256] done synthesizing module 'EXECUTE' (9#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:16]
INFO: [Synth 8-638] synthesizing module 'pipelined_mul' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v:3]
INFO: [Synth 8-256] done synthesizing module 'pipelined_mul' (10#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v:3]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (11#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:55]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:49]
INFO: [Synth 8-638] synthesizing module 'MEMORY' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:47]
INFO: [Synth 8-256] done synthesizing module 'MEMORY' (13#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:47]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:13]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:13]
INFO: [Synth 8-638] synthesizing module 'WRITEBACK' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:68]
INFO: [Synth 8-256] done synthesizing module 'WRITEBACK' (15#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:68]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized0' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:66]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized0' (15#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:66]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (16#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v:2]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v:2]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v:2]
INFO: [Synth 8-256] done synthesizing module 'maindec' (18#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v:2]
INFO: [Synth 8-638] synthesizing module 'auxdec' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v:33]
INFO: [Synth 8-256] done synthesizing module 'auxdec' (19#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v:33]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (20#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (21#1) [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v:2]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port dm2reg_E
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[31]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[30]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[29]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[28]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[27]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[26]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[25]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[24]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[23]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[22]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[21]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[20]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[19]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[18]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[17]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[16]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[15]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[14]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[13]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[12]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[11]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[10]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[9]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[7]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[6]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[5]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.313 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.313 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.313 ; gain = 153.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:55]
INFO: [Synth 8-5546] ROM "r_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.438 ; gain = 153.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 23    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DECODE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mux3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module EXECUTE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module pipelined_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module MEMORY 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module WRITEBACK 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
Module auxdec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP lo, operation Mode is: A*B.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: Generating DSP lo, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: Generating DSP lo, operation Mode is: A*B.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: Generating DSP lo, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator lo is absorbed into DSP lo.
DSP Report: operator lo is absorbed into DSP lo.
WARNING: [Synth 8-6014] Unused sequential element instM_reg/Q_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
WARNING: [Synth 8-6014] Unused sequential element instW_reg/Q_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
WARNING: [Synth 8-6014] Unused sequential element instr1_reg was removed.  [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v:161]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port dm2reg_E
WARNING: [Synth 8-3331] design imem has unconnected port a[5]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[31]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[30]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[29]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[28]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[27]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[26]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[25]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[24]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[23]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[22]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[21]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[20]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[19]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[18]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[17]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[16]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[15]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[14]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[13]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[12]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[11]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[10]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[9]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[7]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[6]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[5]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port rd[0]
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[0]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[6]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[1]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[2]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[3]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[4]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[5]' (FDR) to 'dp/EXECUTE/o_shamt_reg[6]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[6]' (FDR) to 'dp/EXECUTE/o_shamt_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[7]' (FDR) to 'dp/EXECUTE/o_shamt_reg[8]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[8]' (FDR) to 'dp/EXECUTE/o_shamt_reg[9]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[9]' (FDR) to 'dp/EXECUTE/o_shamt_reg[10]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[10]' (FDR) to 'dp/EXECUTE/o_shamt_reg[11]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[11]' (FDR) to 'dp/EXECUTE/o_shamt_reg[12]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[12]' (FDR) to 'dp/EXECUTE/o_shamt_reg[13]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[13]' (FDR) to 'dp/EXECUTE/o_shamt_reg[14]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[14]' (FDR) to 'dp/EXECUTE/o_shamt_reg[15]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[15]' (FDR) to 'dp/EXECUTE/o_shamt_reg[16]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[16]' (FDR) to 'dp/EXECUTE/o_shamt_reg[17]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[17]' (FDR) to 'dp/EXECUTE/o_shamt_reg[18]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[18]' (FDR) to 'dp/EXECUTE/o_shamt_reg[19]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[19]' (FDR) to 'dp/EXECUTE/o_shamt_reg[20]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[20]' (FDR) to 'dp/EXECUTE/o_shamt_reg[21]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[21]' (FDR) to 'dp/EXECUTE/o_shamt_reg[22]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[22]' (FDR) to 'dp/EXECUTE/o_shamt_reg[23]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[23]' (FDR) to 'dp/EXECUTE/o_shamt_reg[24]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[24]' (FDR) to 'dp/EXECUTE/o_shamt_reg[25]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[25]' (FDR) to 'dp/EXECUTE/o_shamt_reg[26]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[26]' (FDR) to 'dp/EXECUTE/o_shamt_reg[27]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[27]' (FDR) to 'dp/EXECUTE/o_shamt_reg[28]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[28]' (FDR) to 'dp/EXECUTE/o_shamt_reg[29]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[29]' (FDR) to 'dp/EXECUTE/o_shamt_reg[30]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[30]' (FDR) to 'dp/EXECUTE/o_shamt_reg[31]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_shamt_reg[31]' (FDR) to 'dp/EXECUTE/o_alu_ctrl_reg[0]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_alu_ctrl_reg[2]' (FDR) to 'dp/EXECUTE/o_alu_ctrl_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/EXECUTE/o_alu_ctrl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dp/DECODE/o_instr_reg[30] )
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[26]' (FDCE) to 'dp/DECODE/o_instr_reg[31]'
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[6]' (FDCE) to 'dp/DECODE/o_instr_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[7]' (FDCE) to 'dp/DECODE/o_instr_reg[9]'
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[9]' (FDCE) to 'dp/DECODE/o_instr_reg[10]'
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[10]' (FDCE) to 'dp/DECODE/o_instr_reg[15]'
INFO: [Synth 8-3886] merging instance 'dp/DECODE/o_instr_reg[15]' (FDCE) to 'dp/DECODE/o_instr_reg[28]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_sext_imm_reg[6]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_sext_imm_reg[7]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_sext_imm_reg[9]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'dp/EXECUTE/o_sext_imm_reg[10]' (FDR) to 'dp/EXECUTE/o_sext_imm_reg[15]'
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[31]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[30]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[29]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[28]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[27]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[26]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[25]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[24]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[23]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[22]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[21]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[20]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[19]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[18]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[17]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[16]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[15]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[14]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[13]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[12]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[11]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[10]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[9]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[8]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[7]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[6]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[5]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[4]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[3]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[2]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[1]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/alu/y_reg[0]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/DECODE/o_instr_reg[30]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (dp/EXECUTE/o_alu_ctrl_reg[0]) is unused and will be removed from module MIPS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|MIPS        | dp/rf/rf_reg  | Implied   | 32 x 32              | RAM32M x 18     | 
|MIPS        | dp/dm/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pipelined_mul | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mul | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mul | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mul | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|MIPS        | dp/rf/rf_reg  | Implied   | 32 x 32              | RAM32M x 18     | 
|MIPS        | dp/dm/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+---------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:72]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    55|
|3     |DSP48E1  |     4|
|4     |LUT1     |    57|
|5     |LUT2     |   113|
|6     |LUT3     |    43|
|7     |LUT4     |   107|
|8     |LUT5     |   176|
|9     |LUT6     |   444|
|10    |RAM32M   |    18|
|11    |RAM64X1S |    32|
|12    |FDCE     |   218|
|13    |FDRE     |   410|
|14    |IBUF     |     7|
|15    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |  1814|
|2     |  dp              |datapath             |  1677|
|3     |    DECODE        |DECODE               |   430|
|4     |    EXECUTE       |EXECUTE              |   385|
|5     |    FETCH         |dreg                 |    58|
|6     |    MEMORY        |MEMORY               |   166|
|7     |    WRITEBACK     |WRITEBACK            |   256|
|8     |    alu           |alu                  |     8|
|9     |    dm            |dmem                 |    32|
|10    |    hi_reg        |dreg_0               |    32|
|11    |    hu            |hazard_unit          |     1|
|12    |      flush_E_reg |dreg__parameterized0 |     1|
|13    |    lo_reg        |dreg_1               |    32|
|14    |    mul           |pipelined_mul        |   191|
|15    |      u0          |dreg_4               |    32|
|16    |      u1          |dreg_5               |    32|
|17    |      u2          |dreg_6               |    32|
|18    |      u3          |dreg_7               |    32|
|19    |    pc_plus_4     |adder                |     8|
|20    |    pc_plus_8     |adder_2              |     8|
|21    |    pc_plus_br    |adder_3              |     8|
|22    |    rf            |regfile              |    51|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 632.523 ; gain = 388.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 50 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 679.578 ; gain = 448.633
INFO: [Common 17-1381] The checkpoint 'C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.runs/synth_1/MIPS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_utilization_synth.rpt -pb MIPS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 679.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 22:54:16 2018...
