-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Jun 17 00:13:06 2025
-- Host        : LAPTOP-SK91ADAB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/pkowo/Desktop/Studia/SystemyDedykowane/Projekt/DDS.srcs/sources_1/bd/DDS_top/ip/DDS_top_DDS_core_ip_0_1/DDS_top_DDS_core_ip_0_1_sim_netlist.vhdl
-- Design      : DDS_top_DDS_core_ip_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_BRAM_Controller is
  port (
    DoutB1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CLK : in STD_LOGIC;
    CEA : in STD_LOGIC;
    eeprom_reg_1_0 : in STD_LOGIC;
    DoutB : in STD_LOGIC;
    addrA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DinA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    int_WE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_BRAM_Controller : entity is "BRAM_Controller";
end DDS_top_DDS_core_ip_0_1_BRAM_Controller;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_BRAM_Controller is
  signal NLW_eeprom_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eeprom_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eeprom_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_eeprom_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_eeprom_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_eeprom_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eeprom_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal NLW_eeprom_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eeprom_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eeprom_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_eeprom_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of eeprom_reg_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of eeprom_reg_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of eeprom_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of eeprom_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of eeprom_reg_0 : label is "eeprom";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of eeprom_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of eeprom_reg_0 : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of eeprom_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of eeprom_reg_0 : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of eeprom_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of eeprom_reg_0 : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of eeprom_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of eeprom_reg_0 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of eeprom_reg_1 : label is "p0_d28";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of eeprom_reg_1 : label is "p0_d28";
  attribute METHODOLOGY_DRC_VIOS of eeprom_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of eeprom_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of eeprom_reg_1 : label is "eeprom";
  attribute bram_addr_begin of eeprom_reg_1 : label is 0;
  attribute bram_addr_end of eeprom_reg_1 : label is 1023;
  attribute bram_slice_begin of eeprom_reg_1 : label is 36;
  attribute bram_slice_end of eeprom_reg_1 : label is 63;
  attribute ram_addr_begin of eeprom_reg_1 : label is 0;
  attribute ram_addr_end of eeprom_reg_1 : label is 1023;
  attribute ram_slice_begin of eeprom_reg_1 : label is 36;
  attribute ram_slice_end of eeprom_reg_1 : label is 63;
begin
eeprom_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"10FEEDCBBA9887655432210FFEDCCBA9887655432210FEEDCBAA987765433210",
      INITP_01 => X"AA98877665443321100FEEDCCBBA998776554332110FFEDDCBBA988766543321",
      INITP_02 => X"66555544433222111000FFEEEDDCCBBBAA998877766554433221100FFEDDCCBB",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEDDDDDDCCCCCBBBBBAAAA999988887776",
      INITP_04 => X"677788889999AAAABBBBBCCCCCDDDDDDEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"BBCCDEEFF001122334455667788899AABBCCCDDEEEFF00011122333444555666",
      INITP_06 => X"123445667899ABBCDDEFF012234456677899ABBCDDEEF00122334556677899AA",
      INITP_07 => X"012344567889ABBCDEFF0122345667899ABCCDEF00123345667899ABCCDEEF01",
      INITP_08 => X"F0122345567889ABBCDEEF0112344567789ABBCDEEF0122345567899ABCDDEF0",
      INITP_09 => X"6677899AABCCDDEFF0012233455677899ABBCDDEFF01123345567889AABCDDEF",
      INITP_0A => X"AABBBBCCCDDEEEFFF000112223344555667788999AABBCCDDEEFF00112334455",
      INITP_0B => X"000000000000001111111111122222223333334444455555666677778888999A",
      INITP_0C => X"A999888877776666555554444433333322222221111111111100000000000000",
      INITP_0D => X"55443221100FFEEDDCCBBAA998887766554443322211000FFFEEDDDCCCBBBBAA",
      INITP_0E => X"FEDCCBAA98776554332110FFEDDCBBA9987765543322100FEEDDCBBAA9987766",
      INITP_0F => X"0FEDCCBA9987655432110FEEDCBBA9877654432110FEDDCBAA9877655432210F",
      INIT_00 => X"8686868685858585848485858484848483838383828282828181818180808181",
      INIT_01 => X"8C8C8C8C8B8B8C8C8B8B8B8B8A8A8A8A89898989888888898788888887878787",
      INIT_02 => X"929293939292929291919191909090908F8F8F908F8F8F8F8E8E8E8E8D8D8D8D",
      INIT_03 => X"9999999998989898979797979696969795969696959595959494949493939393",
      INIT_04 => X"9F9F9F9F9E9E9E9E9D9D9D9D9C9D9D9D9C9C9C9C9B9B9B9B9A9A9A9A99999A9A",
      INIT_05 => X"A5A5A5A5A4A4A4A4A3A3A3A4A3A3A3A3A2A2A2A2A1A1A1A1A0A0A0A19FA0A0A0",
      INIT_06 => X"ABABABABAAAAAAAAA9A9A9AAA9A9A9A9A8A8A8A8A7A7A7A7A6A6A6A7A6A6A6A6",
      INIT_07 => X"B1B1B1B1B0B0B0B0AFAFAFAFAEAFAFAFAEAEAEAEADADADADACACACADABACACAC",
      INIT_08 => X"B6B6B7B7B6B6B6B6B5B5B5B5B4B4B4B5B4B4B4B4B3B3B3B3B2B2B2B2B1B1B2B2",
      INIT_09 => X"BCBCBCBCBBBBBBBCBBBBBBBBBABABABAB9B9B9B9B9B9B9B9B8B8B8B8B7B7B7B7",
      INIT_0A => X"C1C2C2C2C1C1C1C1C0C0C0C0BFC0C0C0BFBFBFBFBEBEBEBEBDBDBEBEBDBDBDBD",
      INIT_0B => X"C7C7C7C7C6C6C6C6C5C6C6C6C5C5C5C5C4C4C4C4C3C4C4C4C3C3C3C3C2C2C2C2",
      INIT_0C => X"CCCCCCCCCBCBCBCCCBCBCBCBCACACACAC9C9CACAC9C9C9C9C8C8C8C8C7C8C8C8",
      INIT_0D => X"D1D1D1D1D0D0D0D1D0D0D0D0CFCFCFCFCECFCFCFCECECECECDCDCDCDCDCDCDCD",
      INIT_0E => X"D6D6D6D6D5D5D5D5D5D5D5D5D4D4D4D4D3D3D3D4D3D3D3D3D2D2D2D2D2D2D2D2",
      INIT_0F => X"DADADADADADADADAD9D9D9D9D9D9D9D9D8D8D8D8D7D7D8D8D7D7D7D7D6D6D6D6",
      INIT_10 => X"DFDFDFDFDEDEDEDEDEDEDEDEDDDDDDDDDCDDDDDDDCDCDCDCDBDBDBDCDBDBDBDB",
      INIT_11 => X"E3E3E3E3E2E2E2E2E2E2E2E2E1E1E1E1E1E1E1E1E0E0E0E0E0E0E0E0DFDFDFDF",
      INIT_12 => X"E7E7E7E7E6E6E6E6E6E6E6E6E5E5E5E5E5E5E5E5E4E4E4E4E4E4E4E4E3E3E3E3",
      INIT_13 => X"EAEAEAEAEAEAEAEAE9E9E9EAE9E9E9E9E8E8E9E9E8E8E8E8E8E8E8E8E7E7E7E7",
      INIT_14 => X"EEEEEEEEEDEDEDEDEDEDEDEDECECECEDECECECECECECECECEBEBEBEBEBEBEBEB",
      INIT_15 => X"F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0EFEFEFEFEFEFEFEFEEEEEEEFEEEEEEEE",
      INIT_16 => X"F4F4F4F4F3F3F3F3F3F3F3F3F3F3F3F3F2F2F2F2F2F2F2F2F1F1F2F2F1F1F1F1",
      INIT_17 => X"F6F6F6F6F6F6F6F6F5F6F6F6F5F5F5F5F5F5F5F5F5F5F5F5F4F4F4F4F4F4F4F4",
      INIT_18 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F7",
      INIT_19 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF9F9F9FAF9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_1A => X"FCFCFCFCFCFCFCFCFCFCFCFCFBFBFCFCFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_1B => X"FDFDFEFEFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFCFDFCFCFCFC",
      INIT_1C => X"FFFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFF",
      INIT_24 => X"FCFCFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_25 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFCFCFC",
      INIT_26 => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_27 => X"F6F6F6F6F7F7F7F7F7F7F7F7F7F7F7F7F8F8F7F7F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_28 => X"F4F4F4F4F4F4F4F4F5F4F4F4F5F5F5F5F5F5F5F5F5F5F5F5F6F6F6F6F6F6F6F6",
      INIT_29 => X"F1F1F1F1F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F3F3F3F3F3F3F3F3F4F3F3F3",
      INIT_2A => X"EEEEEEEEEEEEEEEEEFEFEFEFEFEFEFEFF0F0EFEFF0F0F0F0F0F0F0F0F1F1F1F1",
      INIT_2B => X"EBEBEBEAEBEBEBEBEBEBEBEBECECECECECECECECEDEDEDEDEDEDEDEDEEEEEDED",
      INIT_2C => X"E7E7E7E7E7E7E7E7E8E8E8E8E8E8E8E8E9E9E9E9E9E9E9E9EAEAEAEAEAEAEAEA",
      INIT_2D => X"E3E3E3E3E4E4E4E3E4E4E4E4E5E5E5E4E5E5E5E5E6E6E5E5E6E6E6E6E7E6E6E6",
      INIT_2E => X"DFDFDFDFE0E0DFDFE0E0E0E0E1E1E1E0E1E1E1E1E2E2E2E1E2E2E2E2E3E3E3E2",
      INIT_2F => X"DBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDFDEDEDE",
      INIT_30 => X"D6D6D6D6D7D7D7D7D7D7D7D7D8D8D8D8D9D8D8D8D9D9D9D9DADADAD9DADADADA",
      INIT_31 => X"D1D1D1D1D2D2D2D2D3D3D3D2D3D3D3D3D4D4D4D4D4D4D4D4D5D5D5D5D6D6D5D5",
      INIT_32 => X"CDCCCCCCCDCDCDCDCECECECECECECECECFCFCFCFD0D0CFCFD0D0D0D0D1D1D1D1",
      INIT_33 => X"C7C7C7C7C8C8C8C8C9C9C9C8C9C9C9C9CACACACACBCBCACACBCBCBCBCCCCCCCC",
      INIT_34 => X"C2C2C2C2C3C3C3C3C3C3C3C3C4C4C4C4C5C5C5C5C5C5C5C5C6C6C6C6C7C7C7C7",
      INIT_35 => X"BDBDBCBCBDBDBDBDBEBEBEBEBFBFBFBEBFBFBFBFC0C0C0C0C1C1C1C1C1C1C1C1",
      INIT_36 => X"B7B7B7B7B8B8B8B7B8B8B8B8B9B9B9B9BABABABABBBABABABBBBBBBBBCBCBCBC",
      INIT_37 => X"B1B1B1B1B2B2B2B2B3B3B3B2B3B3B3B3B4B4B4B4B5B5B5B5B6B6B5B5B6B6B6B6",
      INIT_38 => X"ABABABABACACACACADADADADAEAEADADAEAEAEAEAFAFAFAFB0B0B0B0B1B0B0B0",
      INIT_39 => X"A5A5A5A5A6A6A6A6A7A7A7A7A8A8A8A7A8A8A8A8A9A9A9A9AAAAAAAAABABABAA",
      INIT_3A => X"9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A1A2A2A2A2A3A3A3A3A4A4A4A4A5A5A5A4",
      INIT_3B => X"999999999A9A9A9A9B9B9B9B9C9C9B9B9C9C9C9C9D9D9D9D9E9E9E9E9F9F9E9E",
      INIT_3C => X"9393939394949494959594949595959596969696979797979898989799989898",
      INIT_3D => X"8D8D8D8D8E8E8D8D8E8E8E8E8F8F8F8F90909090919191909291919192929292",
      INIT_3E => X"878786868787878788888888898989898A8A8A898B8A8A8A8B8B8B8B8C8C8C8C",
      INIT_3F => X"8080808081818181828282828383838283838383848484848585858586868686",
      INIT_40 => X"7A7A7A7A7B7B7B7B7C7C7B7B7C7C7C7C7D7D7D7D7E7E7E7E7F7F7F7E807F7F7F",
      INIT_41 => X"7474747475747474757575757676767677777777787878777878787879797979",
      INIT_42 => X"6E6D6D6D6E6E6E6E6F6F6F6F7070707071717070717171717272727273737373",
      INIT_43 => X"6767676768686868696969696A6A69696A6A6A6A6B6B6B6B6C6C6C6C6D6D6D6C",
      INIT_44 => X"6161616162626262636363626463636364646464656565656666666667666666",
      INIT_45 => X"5B5B5B5B5C5C5C5C5D5D5C5C5D5D5D5D5E5E5E5E5F5F5F5F6060605F60606060",
      INIT_46 => X"5555555556565656575756565757575758585858595959595A5A59595A5A5A5A",
      INIT_47 => X"4F4F4F4F50505050515151515251515152525252535353535454545354545454",
      INIT_48 => X"4A4949494A4A4A4A4B4B4B4B4C4C4C4B4C4C4C4C4D4D4D4D4E4E4E4E4F4F4E4E",
      INIT_49 => X"4444444445454444454545454646464647474746474747474848484849494949",
      INIT_4A => X"3E3E3E3E3F3F3F3F404040404140404041414141424242424342424243434343",
      INIT_4B => X"393939393A3A3A3A3A3A3A3A3B3B3B3B3C3C3C3C3C3C3C3C3D3D3D3D3E3E3E3E",
      INIT_4C => X"3434343435353434353535353636363637363636373737373838383839383838",
      INIT_4D => X"2F2F2F2F3030302F303030303131313132313131323232323333333333333333",
      INIT_4E => X"2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2D2D2C2C2D2D2D2D2E2E2E2E2E2E2E2E",
      INIT_4F => X"262626262626262627272727272727272828282829282828292929292A2A2A29",
      INIT_50 => X"2121212122222222222222222323232324232323242424242525242425252525",
      INIT_51 => X"1D1D1D1D1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F202020202020202021212121",
      INIT_52 => X"191919191A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1D1D1D1D",
      INIT_53 => X"1616161616161616171717161717171718171717181818181818181819191919",
      INIT_54 => X"1212121213131313131313131414141314141414141414141515151515151515",
      INIT_55 => X"0F0F0F0F10101010101010101010101011111111111111111212111112121212",
      INIT_56 => X"0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0F0E0E0E0F0F0F0F",
      INIT_57 => X"0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C",
      INIT_58 => X"080808070808080808080808080808080909090909090909090909090A0A0909",
      INIT_59 => X"0606060606060606060606060606060607070706070707070707070707070707",
      INIT_5A => X"0404040404040404040404040504040405050505050505050505050505050505",
      INIT_5B => X"0303020203030303030303030303030303030303030303030404030304040404",
      INIT_5C => X"0101010102020202020202020202020202020202020202020202020202020202",
      INIT_5D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000001010101",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0101010101010101000000000000000000000000000000000000000000000000",
      INIT_62 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_63 => X"0202020202020202020202020202020202020202020202020202020201010101",
      INIT_64 => X"0404040404040404030303030303030303030303030303030303030303030303",
      INIT_65 => X"0505050605050505050505050505050505050505040404040404040404040404",
      INIT_66 => X"0707070707070707070707070707070706060606060606060606060606060606",
      INIT_67 => X"0A0A0A0A09090909090909090909090908080909080808080808080808080808",
      INIT_68 => X"0C0C0C0C0C0C0C0C0B0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A",
      INIT_69 => X"0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0C0D0D0D",
      INIT_6A => X"121212121212121211111111111111111011111110101010101010100F0F0F0F",
      INIT_6B => X"1515161615151515151515151414141414141414131313131313131312131313",
      INIT_6C => X"1919191919191919181818181818181817171717171717171616161616161616",
      INIT_6D => X"1D1D1D1D1C1C1C1D1C1C1C1C1B1B1C1C1B1B1B1B1A1A1B1B1A1A1A1A191A1A1A",
      INIT_6E => X"2121212120202121202020201F1F20201F1F1F1F1E1E1E1F1E1E1E1E1D1D1D1E",
      INIT_6F => X"2525252525252525242424242424242423232323232323232222222221222222",
      INIT_70 => X"2A2A2A2A29292929292929292828282828282828272727272626272726262626",
      INIT_71 => X"2F2F2F2F2E2E2E2E2D2D2E2E2D2D2D2D2C2C2C2C2C2C2C2C2B2B2B2B2A2A2B2B",
      INIT_72 => X"343434343333333332323232323232323131313130303131303030302F2F2F2F",
      INIT_73 => X"3939393938383838373737383737373736363636353536363535353534343434",
      INIT_74 => X"3E3E3E3E3D3D3D3E3D3D3D3D3C3C3C3C3B3B3B3C3B3B3B3B3A3A3A3A3939393A",
      INIT_75 => X"4343444443434343424242424141424241414141404040403F3F3F403F3F3F3F",
      INIT_76 => X"4949494948484849484848484747474746464646454646464545454544444444",
      INIT_77 => X"4F4F4F4F4E4E4E4E4D4D4D4E4D4D4D4D4C4C4C4C4B4B4B4B4A4B4B4B4A4A4A4A",
      INIT_78 => X"555555555454545453535353525253535252525251515151505050504F505050",
      INIT_79 => X"5B5B5B5B5A5A5A5A595959595858585958585858575757575656565655555656",
      INIT_7A => X"61616161606060605F5F5F5F5E5E5F5F5E5E5E5E5D5D5D5D5C5C5C5C5B5B5B5C",
      INIT_7B => X"6767676766666666656565656465656564646464636363636262626261616262",
      INIT_7C => X"6D6D6D6D6C6C6C6C6B6B6C6C6B6B6B6B6A6A6A6A696969696868686968686868",
      INIT_7D => X"73737373727273737272727271717171707070706F6F6F706E6F6F6F6E6E6E6E",
      INIT_7E => X"797A7A7A79797979787878787777777776767677767676767575757574747474",
      INIT_7F => X"808080807F7F7F7F7E7E7E7E7D7D7E7E7D7D7D7D7C7C7C7C7B7B7B7B7A7A7A7B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addrA(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => Q(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_eeprom_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_eeprom_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_eeprom_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DinA(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => DinA(35 downto 32),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_eeprom_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => DoutB1_out(31 downto 0),
      DOPADOP(3 downto 0) => NLW_eeprom_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => DoutB1_out(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_eeprom_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CEA,
      ENBWREN => eeprom_reg_1_0,
      INJECTDBITERR => NLW_eeprom_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_eeprom_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_eeprom_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => DoutB,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_eeprom_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => int_WE,
      WEA(2) => int_WE,
      WEA(1) => int_WE,
      WEA(0) => int_WE,
      WEBWE(7 downto 0) => B"00000000"
    );
eeprom_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0858686808585858084848480838383808282838082828280818181808080808",
      INIT_01 => X"08C8C8C808B8B8B808A8A8A80898A8A808989898088888880878787808686868",
      INIT_02 => X"0929292909191919090919190909090908F8F8F808E8E8E808D8D8E808D8D8D8",
      INIT_03 => X"0989898909798989097979790969696909595959094949590949494909393939",
      INIT_04 => X"09E9E9F909E9E9E909D9D9D909C9C9C909B9B9B909B9B9B909A9A9A909999999",
      INIT_05 => X"0A4A5A5A0A4A4A4A0A3A3A3A0A2A2A2A0A1A1A2A0A1A1A1A0A0A0A0A09F9F9F9",
      INIT_06 => X"0AAAAABA0AAAAAAA0A9A9A9A0A8A8A8A0A7A8A8A0A7A7A7A0A6A6A6A0A5A5A5A",
      INIT_07 => X"0B0B0B0B0B0B0B0B0AFAFAFA0AEAEAEA0ADADAEA0ADADADA0ACACACA0ABABABA",
      INIT_08 => X"0B6B6B6B0B5B5B5B0B5B5B5B0B4B4B4B0B3B3B3B0B2B3B3B0B2B2B2B0B1B1B1B",
      INIT_09 => X"0BCBCBCB0BBBBBBB0BABABAB0BABABAB0B9B9B9B0B8B8B8B0B7B8B8B0B7B7B7B",
      INIT_0A => X"0C1C1C1C0C0C1C1C0C0C0C0C0BFBFBFB0BEBEBFB0BEBEBEB0BDBDBDB0BCBCBDB",
      INIT_0B => X"0C6C7C7C0C6C6C6C0C5C5C5C0C4C5C5C0C4C4C4C0C3C3C3C0C2C3C3C0C2C2C2C",
      INIT_0C => X"0CCCCCCC0CBCBCBC0CACACBC0CACACAC0C9C9C9C0C8C9C9C0C8C8C8C0C7C7C7C",
      INIT_0D => X"0D1D1D1D0D0D0D0D0CFCFD0D0CFCFCFC0CECECEC0CECECEC0CDCDCDC0CCCCCCC",
      INIT_0E => X"0D5D5D6D0D5D5D5D0D4D4D4D0D4D4D4D0D3D3D3D0D2D2D3D0D2D2D2D0D1D1D1D",
      INIT_0F => X"0DADADAD0D9D9DAD0D9D9D9D0D8D8D8D0D8D8D8D0D7D7D7D0D7D7D7D0D6D6D6D",
      INIT_10 => X"0DEDEDED0DEDEDED0DDDDDDD0DDDDDDD0DCDCDCD0DCDCDCD0DBDBDBD0DBDBDBD",
      INIT_11 => X"0E2E3E3E0E2E2E2E0E1E2E2E0E1E1E1E0E0E0E1E0E0E0E0E0DFDFE0E0DFDFDFD",
      INIT_12 => X"0E6E6E6E0E6E6E6E0E5E5E6E0E5E5E5E0E4E4E5E0E4E4E4E0E3E4E4E0E3E3E3E",
      INIT_13 => X"0EAEAEAE0EAEAEAE0E9E9E9E0E9E9E9E0E8E8E8E0E8E8E8E0E7E7E7E0E7E7E7E",
      INIT_14 => X"0EDEDEDE0EDEDEDE0EDEDEDE0ECECECE0ECECECE0EBEBEBE0EBEBEBE0EAEAEBE",
      INIT_15 => X"0F1F1F1F0F0F0F0F0F0F0F0F0EFEFEFF0EFEFEFE0EFEFEFE0EEEEEEE0EEEEEEE",
      INIT_16 => X"0F3F3F3F0F3F3F3F0F3F3F3F0F2F2F2F0F2F2F2F0F2F2F2F0F1F1F1F0F1F1F1F",
      INIT_17 => X"0F6F6F6F0F6F6F6F0F5F5F5F0F5F5F5F0F5F5F5F0F4F4F4F0F4F4F4F0F4F4F4F",
      INIT_18 => X"0F8F8F8F0F8F8F8F0F8F8F8F0F7F7F8F0F7F7F7F0F7F7F7F0F7F7F7F0F6F6F6F",
      INIT_19 => X"0FAFAFAF0FAFAFAF0FAFAFAF0FAFAFAF0F9F9F9F0F9F9F9F0F9F9F9F0F9F9F9F",
      INIT_1A => X"0FCFCFCF0FCFCFCF0FCFCFCF0FBFBFBF0FBFBFBF0FBFBFBF0FBFBFBF0FAFBFBF",
      INIT_1B => X"0FDFDFDF0FDFDFDF0FDFDFDF0FDFDFDF0FDFDFDF0FDFDFDF0FCFCFCF0FCFCFCF",
      INIT_1C => X"0FFFFFFF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF",
      INIT_1D => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_1E => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_1F => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_20 => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_21 => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_22 => X"0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF",
      INIT_23 => X"0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FEFEFEF0FFFFFFF",
      INIT_24 => X"0FCFCFCF0FDFDFCF0FDFDFDF0FDFDFDF0FDFDFDF0FDFDFDF0FDFDFDF0FEFEFDF",
      INIT_25 => X"0FBFBFBF0FBFBFBF0FBFBFBF0FBFBFBF0FCFCFCF0FCFCFCF0FCFCFCF0FCFCFCF",
      INIT_26 => X"0F9F9F9F0F9F9F9F0F9F9F9F0FAF9F9F0FAFAFAF0FAFAFAF0FAFAFAF0FAFAFAF",
      INIT_27 => X"0F7F7F6F0F7F7F7F0F7F7F7F0F7F7F7F0F8F8F8F0F8F8F8F0F8F8F8F0F9F8F8F",
      INIT_28 => X"0F4F4F4F0F4F4F4F0F5F5F5F0F5F5F5F0F5F5F5F0F6F6F6F0F6F6F6F0F6F6F6F",
      INIT_29 => X"0F1F1F1F0F2F2F2F0F2F2F2F0F2F2F2F0F3F3F3F0F3F3F3F0F3F3F3F0F4F4F4F",
      INIT_2A => X"0EEEEEEE0EFEFEEE0EFEFEFE0EFEFEFE0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F",
      INIT_2B => X"0EBEBEBE0EBEBEBE0ECECECE0ECECECE0EDECECE0EDEDEDE0EDEDEDE0EEEEEEE",
      INIT_2C => X"0E7E7E7E0E8E8E8E0E8E8E8E0E9E9E9E0E9E9E9E0EAE9E9E0EAEAEAE0EAEAEAE",
      INIT_2D => X"0E3E3E3E0E4E4E4E0E4E4E4E0E5E5E5E0E5E5E5E0E6E6E6E0E6E6E6E0E7E7E7E",
      INIT_2E => X"0DFDFDFD0E0E0E0E0E0E0E0E0E1E1E1E0E1E1E1E0E2E2E2E0E2E2E2E0E3E3E3E",
      INIT_2F => X"0DBDBDBD0DCDCDBD0DCDCDCD0DDDDDDD0DDDDDDD0DEDEDED0DEDEDED0DFDFDFD",
      INIT_30 => X"0D7D6D6D0D7D7D7D0D8D8D8D0D8D8D8D0D9D9D9D0D9D9D9D0DADADAD0DADADAD",
      INIT_31 => X"0D2D2D2D0D2D2D2D0D3D3D3D0D4D4D3D0D4D4D4D0D5D5D5D0D5D5D5D0D6D6D6D",
      INIT_32 => X"0CDCDCDC0CDCDCDC0CECECEC0CFCFCFC0CFCFCFC0D0D0D0D0D1D0D0D0D1D1D1D",
      INIT_33 => X"0C8C8C8C0C8C8C8C0C9C9C9C0CACACAC0CACACAC0CBCBCBC0CCCCCBC0CCCCCCC",
      INIT_34 => X"0C2C2C2C0C3C3C3C0C4C4C4C0C4C4C4C0C5C5C5C0C6C6C6C0C6C6C6C0C7C7C7C",
      INIT_35 => X"0BDBDBDB0BEBEBEB0BEBEBEB0BFBFBFB0C0C0C0B0C0C0C0C0C1C1C1C0C2C2C2C",
      INIT_36 => X"0B7B7B7B0B8B8B8B0B9B9B9B0BAB9B9B0BABABAB0BBBBBBB0BCBCBBB0BCBCBCB",
      INIT_37 => X"0B2B2B1B0B2B2B2B0B3B3B3B0B4B4B4B0B5B4B4B0B5B5B5B0B6B6B6B0B7B7B7B",
      INIT_38 => X"0ACACACA0ADACACA0ADADADA0AEAEAEA0AFAFAFA0AFAFAFA0B0B0B0B0B1B1B1B",
      INIT_39 => X"0A6A6A6A0A7A7A6A0A7A7A7A0A8A8A8A0A9A9A9A0AAAAA9A0AAAAAAA0ABABABA",
      INIT_3A => X"0A0A0A0A0A1A0A0A0A1A1A1A0A2A2A2A0A3A3A3A0A4A4A3A0A4A4A4A0A5A5A5A",
      INIT_3B => X"09A9A9A909A9A9A909B9B9B909C9C9C909D9D9D909E9D9D909E9E9E909F9F9F9",
      INIT_3C => X"0949393909494949095959590969696909797969097979790989898909999999",
      INIT_3D => X"08D8D8D808E8E8E808F8F8F8090908F809090909091919190929292909393939",
      INIT_3E => X"0878787808888888089888880898989808A8A8A808B8B8B808C8C8C808C8C8C8",
      INIT_3F => X"0818181808281818082828280838383808484848085858480858585808686868",
      INIT_40 => X"07A7A7A707B7B7B707C7C7C707D7D7D707E7D7D707E7E7E707F7F7F708080808",
      INIT_41 => X"0747474707575757076767670777676707777777078787870797979707A7A797",
      INIT_42 => X"06E6E6E606F6F6F60706F6F60707070707171717072727270737372707373737",
      INIT_43 => X"06868686069686860696969606A6A6A606B6B6B606C6C6B606C6C6C606D6D6D6",
      INIT_44 => X"0626261606262626063636360646464606565646065656560666666606767676",
      INIT_45 => X"05C5B5B505C5C5C505D5D5D505E5E5E505F5E5E505F5F5F50606060606161616",
      INIT_46 => X"05655555056565650575757505858585059585850595959505A5A5A505B5B5B5",
      INIT_47 => X"0505050405050505051515150525252505353525053535350545454505555555",
      INIT_48 => X"04A4A4A404B4B4A404B4B4B404C4C4C404D4D4D404E4D4D404E4E4E404F4F4F4",
      INIT_49 => X"0444444404545454046464640464646404747474048484840494848404949494",
      INIT_4A => X"03F3F3F303F3F3F3040404040414141404241414042424240434343404444434",
      INIT_4B => X"0393939303A3A3A303B3B3B303B3B3B303C3C3C303D3D3D303D3D3D303E3E3E3",
      INIT_4C => X"0343434303535353036363530363636303737373038373730383838303939393",
      INIT_4D => X"02F2F2F203030303031313030313131303232323032323230333333303434343",
      INIT_4E => X"02B2B2A202B2B2B202C2C2C202C2C2C202D2D2D202E2D2D202E2E2E202F2F2F2",
      INIT_4F => X"0262626202726262027272720282828202828282029292920292929202A2A2A2",
      INIT_50 => X"0222222202222222023232320232323202424242024242420252525202525252",
      INIT_51 => X"01E1D1D101E1E1E101F1E1E101F1F1F10201F1F1020202020212120202121212",
      INIT_52 => X"01A1A1A101A1A1A101B1B1A101B1B1B101C1B1B101C1C1C101D1C1C101D1D1D1",
      INIT_53 => X"0161616101616161017171710171717101818181018181810191919101919191",
      INIT_54 => X"0131312101313131013131310141414101414141015151510151515101615151",
      INIT_55 => X"00F0F0F001010101010101010111110101111111011111110121212101212121",
      INIT_56 => X"00D0D0D000D0D0D000D0D0D000E0E0E000E0E0E000E0E0E000F0F0F000F0F0F0",
      INIT_57 => X"00A0A0A000A0A0A000B0B0B000B0B0B000B0B0B000C0C0C000C0C0C000C0C0C0",
      INIT_58 => X"0080808000808080008080800090908000909090009090900090909000A0A0A0",
      INIT_59 => X"0060606000606060006060600060606000707070007070700070707000707070",
      INIT_5A => X"0040404000404040004040400050505000505050005050500050505000505050",
      INIT_5B => X"0030303000303030003030300030303000303030003030300040404000404040",
      INIT_5C => X"0010101000202020002020200020202000202020002020200020202000202020",
      INIT_5D => X"0010101000101010001010100010101000101010001010100010101000101010",
      INIT_5E => X"0000000000000000000000000000000000000000000000000010101000101010",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0010101000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0010101000101010001010100010101000101010001010100010101000101010",
      INIT_63 => X"0020202000202020002020200020202000202020002020200020202000101010",
      INIT_64 => X"0040404000304040003030300030303000303030003030300030303000202030",
      INIT_65 => X"0050505000505050005050500050505000404050004040400040404000404040",
      INIT_66 => X"0070707000707070007070700060707000606060006060600060606000606060",
      INIT_67 => X"0090A0A000909090009090900090909000808080008080800080808000808080",
      INIT_68 => X"00C0C0C000C0C0C000B0B0B000B0B0B000B0B0B000A0A0A000A0A0A000A0A0A0",
      INIT_69 => X"00F0F0F000E0E0F000E0E0E000E0E0E000D0D0D000D0D0D000D0D0D000C0C0C0",
      INIT_6A => X"0121212101112121011111110111111101010101010101010101010100F0F0F0",
      INIT_6B => X"0151515101515151014141410141414101314141013131310131313101212121",
      INIT_6C => X"0191919101818181018181810171718101717171016171710161616101616161",
      INIT_6D => X"01D1D1D101C1C1C101C1C1C101B1B1B101B1B1B101A1A1A101A1A1A101919191",
      INIT_6E => X"02121212020202020202020201F1F1F101F1F1F101E1E1E101E1E1E101D1D1D1",
      INIT_6F => X"0252525202425252024242420232323202323232022222220222222202121212",
      INIT_70 => X"02A2A2A202929292028282920282828202727272027272720262626202626262",
      INIT_71 => X"02E2E2E202E2E2E202D2D2D202C2D2D202C2C2C202B2B2B202B2B2B202A2A2A2",
      INIT_72 => X"03333333033333330323232303131313031313130303030302F3030302F2F2F2",
      INIT_73 => X"0383838303838383037373730363637303636363035353530343535303434343",
      INIT_74 => X"03E3E3E303D3D3D303C3C3C303C3C3C303B3B3B303A3A3A303A3A3A303939393",
      INIT_75 => X"04343434042424340424242404141414040404040404040403F3F3F303E3E3E3",
      INIT_76 => X"0494949404848484047474740474747404646464045454540444545404444444",
      INIT_77 => X"04E4E4F404E4E4E404D4D4D404C4C4C404B4C4C404B4B4B404A4A4A4049494A4",
      INIT_78 => X"0545454505354545053535350525252505151515051515150505050504F4F4F4",
      INIT_79 => X"05A5A5A50595A5A5059595950585858505757575056575750565656505555555",
      INIT_7A => X"0606060605F6060605F5F5F505E5E5E505D5D5D505C5D5D505C5C5C505B5B5B5",
      INIT_7B => X"0666667606666666065656560646464606363636063636360626262606161616",
      INIT_7C => X"06D6D6D606C6C6C606B6B6B606A6A6A60696A6A6069696960686868606767676",
      INIT_7D => X"073737370727272707171717070717170707070706F6F6F606E6E6E606D6D6E6",
      INIT_7E => X"0797979707878787077787870777777707676767075757570747475707474747",
      INIT_7F => X"07F7F80807F7F7F707E7E7E707D7D7D707C7C7C707B7B7C707B7B7B707A7A7A7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addrA(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => Q(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_eeprom_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_eeprom_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_eeprom_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 28) => B"0000",
      DIADI(27 downto 0) => DinA(63 downto 36),
      DIBDI(31 downto 0) => B"00001111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_eeprom_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 28) => NLW_eeprom_reg_1_DOBDO_UNCONNECTED(31 downto 28),
      DOBDO(27 downto 0) => DoutB1_out(63 downto 36),
      DOPADOP(3 downto 0) => NLW_eeprom_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_eeprom_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_eeprom_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CEA,
      ENBWREN => eeprom_reg_1_0,
      INJECTDBITERR => NLW_eeprom_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_eeprom_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_eeprom_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => DoutB,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_eeprom_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => int_WE,
      WEA(2) => int_WE,
      WEA(1) => int_WE,
      WEA(0) => int_WE,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_CLK_gen is
  port (
    HS_CLK : out STD_LOGIC;
    nHS_CLK : out STD_LOGIC;
    CLK : out STD_LOGIC;
    lock : out STD_LOGIC;
    \slv_reg0_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_0 : out STD_LOGIC;
    RESET_SER : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CE0 : out STD_LOGIC;
    CEA : out STD_LOGIC;
    \slv_reg0_reg[0]_1\ : out STD_LOGIC;
    ref_CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_int_reg[0]\ : in STD_LOGIC;
    \Q_int_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_CLK_gen : entity is "CLK_gen";
end DDS_top_DDS_core_ip_0_1_CLK_gen;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_CLK_gen is
  signal FB_CLKout : STD_LOGIC;
  signal \^lock\ : STD_LOGIC;
  signal \^slv_reg0_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PLLE2_BASE_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_PLLE2_BASE_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_PLLE2_BASE_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_PLLE2_BASE_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_PLLE2_BASE_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_9 : label is "soft_lutpair115";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of PLLE2_BASE_inst : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of PLLE2_BASE_inst : label is "PLLE2_BASE";
  attribute SOFT_HLUTNM of \Q_int[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of correct_i_2 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out[23]_i_2\ : label is "soft_lutpair115";
begin
  lock <= \^lock\;
  \slv_reg0_reg[0]_0\(0) <= \^slv_reg0_reg[0]_0\(0);
\DES_out_del[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => s00_axi_aresetn,
      I2 => Q(1),
      I3 => RESET,
      I4 => Q(0),
      I5 => \^lock\,
      O => E(0)
    );
OSERDESE2_inst_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s00_axi_aresetn,
      I2 => Q(1),
      I3 => RESET,
      I4 => \^lock\,
      O => RESET_SER
    );
OSERDESE2_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \^lock\,
      O => CE0
    );
PLLE2_BASE_inst: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "LOW",
      CLKFBOUT_MULT => 9,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => -22.500000,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 180.000000,
      CLKOUT2_DIVIDE => 8,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 128,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 128,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 128,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      REF_JITTER1 => 0.000000,
      STARTUP_WAIT => "TRUE"
    )
        port map (
      CLKFBIN => FB_CLKout,
      CLKFBOUT => FB_CLKout,
      CLKIN1 => ref_CLK,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => HS_CLK,
      CLKOUT1 => nHS_CLK,
      CLKOUT2 => CLK,
      CLKOUT3 => NLW_PLLE2_BASE_inst_CLKOUT3_UNCONNECTED,
      CLKOUT4 => NLW_PLLE2_BASE_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_PLLE2_BASE_inst_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_PLLE2_BASE_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_PLLE2_BASE_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => \^lock\,
      PWRDWN => '0',
      RST => '0'
    );
\Q_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7070F870"
    )
        port map (
      I0 => Q(0),
      I1 => \^lock\,
      I2 => \Q_int_reg[0]\,
      I3 => Q(2),
      I4 => \Q_int_reg[0]_0\,
      O => \slv_reg0_reg[0]\
    );
correct_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^lock\,
      I1 => Q(0),
      O => \slv_reg0_reg[0]_1\
    );
eeprom_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^lock\,
      O => CEA
    );
\out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^slv_reg0_reg[0]_0\(0),
      I1 => Q(2),
      I2 => s00_axi_aresetn,
      I3 => Q(1),
      I4 => RESET,
      O => SR(0)
    );
\out[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \^lock\,
      I2 => Q(4),
      O => \^slv_reg0_reg[0]_0\(0)
    );
\prbs[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF000000000000"
    )
        port map (
      I0 => RESET,
      I1 => Q(1),
      I2 => s00_axi_aresetn,
      I3 => Q(2),
      I4 => \^lock\,
      I5 => Q(0),
      O => RESET_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Debouncer is
  port (
    \Q_int_reg[0]_0\ : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC;
    addrA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    int_WE : out STD_LOGIC;
    DoutB : out STD_LOGIC;
    \slv_reg0_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lock : in STD_LOGIC;
    eeprom_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \Q_int_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Debouncer : entity is "Debouncer";
end DDS_top_DDS_core_ip_0_1_Debouncer;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Debouncer is
  signal \Q_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \Q_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \^q_int_reg[0]_0\ : STD_LOGIC;
  signal \Q_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \^int_we\ : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
begin
  \Q_int_reg[0]_0\ <= \^q_int_reg[0]_0\;
  int_WE <= \^int_we\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
\Q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7070F870"
    )
        port map (
      I0 => Q(0),
      I1 => lock,
      I2 => \Q_int_reg_n_0_[1]\,
      I3 => \^q_int_reg[0]_0\,
      I4 => \^s00_axi_aresetn_0\,
      O => \Q_int[1]_i_1_n_0\
    );
\Q_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7070F870"
    )
        port map (
      I0 => Q(0),
      I1 => lock,
      I2 => \Q_int_reg_n_0_[2]\,
      I3 => \Q_int_reg_n_0_[1]\,
      I4 => \^s00_axi_aresetn_0\,
      O => \Q_int[2]_i_1_n_0\
    );
\Q_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \Q_int_reg[0]_1\,
      Q => \^q_int_reg[0]_0\,
      R => '0'
    );
\Q_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \Q_int[1]_i_1_n_0\,
      Q => \Q_int_reg_n_0_[1]\,
      R => '0'
    );
\Q_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \Q_int[2]_i_1_n_0\,
      Q => \Q_int_reg_n_0_[2]\,
      R => '0'
    );
\addrA_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(1),
      I2 => RESET,
      O => \^s00_axi_aresetn_0\
    );
eeprom_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(3),
      I1 => \^int_we\,
      O => addrA(3)
    );
eeprom_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(2),
      I1 => \^int_we\,
      O => addrA(2)
    );
eeprom_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(1),
      I1 => \^int_we\,
      O => addrA(1)
    );
eeprom_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(0),
      I1 => \^int_we\,
      O => addrA(0)
    );
eeprom_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => lock,
      I1 => Q(0),
      I2 => \Q_int_reg_n_0_[1]\,
      I3 => \Q_int_reg_n_0_[2]\,
      I4 => \^q_int_reg[0]_0\,
      O => \^int_we\
    );
eeprom_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => lock,
      I1 => Q(0),
      I2 => \Q_int_reg_n_0_[1]\,
      I3 => \Q_int_reg_n_0_[2]\,
      I4 => \^q_int_reg[0]_0\,
      O => \slv_reg0_reg[0]\
    );
eeprom_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \Q_int_reg_n_0_[1]\,
      I2 => \Q_int_reg_n_0_[2]\,
      I3 => \^q_int_reg[0]_0\,
      I4 => Q(0),
      I5 => lock,
      O => DoutB
    );
eeprom_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(9),
      I1 => \^int_we\,
      O => addrA(9)
    );
eeprom_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(8),
      I1 => \^int_we\,
      O => addrA(8)
    );
eeprom_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(7),
      I1 => \^int_we\,
      O => addrA(7)
    );
eeprom_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(6),
      I1 => \^int_we\,
      O => addrA(6)
    );
eeprom_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(5),
      I1 => \^int_we\,
      O => addrA(5)
    );
eeprom_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eeprom_reg_1(4),
      I1 => \^int_we\,
      O => addrA(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Delay is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    eeprom_reg_0 : out STD_LOGIC;
    eeprom_reg_0_0 : out STD_LOGIC;
    eeprom_reg_0_1 : out STD_LOGIC;
    eeprom_reg_0_2 : out STD_LOGIC;
    eeprom_reg_0_3 : out STD_LOGIC;
    eeprom_reg_0_4 : out STD_LOGIC;
    eeprom_reg_0_5 : out STD_LOGIC;
    eeprom_reg_0_6 : out STD_LOGIC;
    eeprom_reg_0_7 : out STD_LOGIC;
    eeprom_reg_0_8 : out STD_LOGIC;
    eeprom_reg_0_9 : out STD_LOGIC;
    eeprom_reg_0_10 : out STD_LOGIC;
    eeprom_reg_0_11 : out STD_LOGIC;
    eeprom_reg_0_12 : out STD_LOGIC;
    eeprom_reg_0_13 : out STD_LOGIC;
    eeprom_reg_0_14 : out STD_LOGIC;
    eeprom_reg_0_15 : out STD_LOGIC;
    eeprom_reg_0_16 : out STD_LOGIC;
    eeprom_reg_0_17 : out STD_LOGIC;
    eeprom_reg_0_18 : out STD_LOGIC;
    eeprom_reg_0_19 : out STD_LOGIC;
    eeprom_reg_0_20 : out STD_LOGIC;
    eeprom_reg_0_21 : out STD_LOGIC;
    eeprom_reg_0_22 : out STD_LOGIC;
    eeprom_reg_0_23 : out STD_LOGIC;
    eeprom_reg_0_24 : out STD_LOGIC;
    eeprom_reg_0_25 : out STD_LOGIC;
    eeprom_reg_0_26 : out STD_LOGIC;
    eeprom_reg_0_27 : out STD_LOGIC;
    eeprom_reg_0_28 : out STD_LOGIC;
    eeprom_reg_0_29 : out STD_LOGIC;
    eeprom_reg_0_30 : out STD_LOGIC;
    eeprom_reg_0_31 : out STD_LOGIC;
    eeprom_reg_0_32 : out STD_LOGIC;
    eeprom_reg_0_33 : out STD_LOGIC;
    eeprom_reg_0_34 : out STD_LOGIC;
    eeprom_reg_1 : out STD_LOGIC;
    eeprom_reg_1_0 : out STD_LOGIC;
    eeprom_reg_1_1 : out STD_LOGIC;
    eeprom_reg_1_2 : out STD_LOGIC;
    eeprom_reg_1_3 : out STD_LOGIC;
    eeprom_reg_1_4 : out STD_LOGIC;
    eeprom_reg_1_5 : out STD_LOGIC;
    eeprom_reg_1_6 : out STD_LOGIC;
    eeprom_reg_1_7 : out STD_LOGIC;
    eeprom_reg_1_8 : out STD_LOGIC;
    eeprom_reg_1_9 : out STD_LOGIC;
    eeprom_reg_1_10 : out STD_LOGIC;
    eeprom_reg_1_11 : out STD_LOGIC;
    eeprom_reg_1_12 : out STD_LOGIC;
    eeprom_reg_1_13 : out STD_LOGIC;
    eeprom_reg_1_14 : out STD_LOGIC;
    eeprom_reg_1_15 : out STD_LOGIC;
    eeprom_reg_1_16 : out STD_LOGIC;
    eeprom_reg_1_17 : out STD_LOGIC;
    eeprom_reg_1_18 : out STD_LOGIC;
    eeprom_reg_1_19 : out STD_LOGIC;
    eeprom_reg_1_20 : out STD_LOGIC;
    eeprom_reg_1_21 : out STD_LOGIC;
    eeprom_reg_1_22 : out STD_LOGIC;
    eeprom_reg_1_23 : out STD_LOGIC;
    eeprom_reg_1_24 : out STD_LOGIC;
    eeprom_reg_1_25 : out STD_LOGIC;
    eeprom_reg_1_26 : out STD_LOGIC;
    data_BIST : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    correct_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    correct_reg_0 : in STD_LOGIC;
    correct_int : in STD_LOGIC;
    slv_status_wire1 : in STD_LOGIC;
    DoutB1_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    lock : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Delay : entity is "Delay";
end DDS_top_DDS_core_ip_0_1_Delay;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Delay is
  signal OSERDESE2_inst_i_11_n_0 : STD_LOGIC;
  signal \del_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \del_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \del_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \del_int_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_1__6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_2 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_2__6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_3 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_3__6\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_4 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_4__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_5 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_5__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_6 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_6__6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_7 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_7__6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of OSERDESE2_inst_i_8 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OSERDESE2_inst_i_8__6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \del_int[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \prbs[63]_i_2\ : label is "soft_lutpair0";
begin
\Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(0),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(0),
      O => eeprom_reg_0
    );
\Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(10),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(10),
      O => eeprom_reg_0_9
    );
\Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(11),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(11),
      O => eeprom_reg_0_10
    );
\Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(12),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(12),
      O => eeprom_reg_0_11
    );
\Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(13),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(13),
      O => eeprom_reg_0_12
    );
\Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(14),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(14),
      O => eeprom_reg_0_13
    );
\Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(15),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(15),
      O => eeprom_reg_0_14
    );
\Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(16),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(16),
      O => eeprom_reg_0_15
    );
\Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(17),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(17),
      O => eeprom_reg_0_16
    );
\Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(18),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(18),
      O => eeprom_reg_0_17
    );
\Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(19),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(19),
      O => eeprom_reg_0_18
    );
\Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(1),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(1),
      O => eeprom_reg_0_0
    );
\Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(20),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(20),
      O => eeprom_reg_0_19
    );
\Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(21),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(21),
      O => eeprom_reg_0_20
    );
\Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(22),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(22),
      O => eeprom_reg_0_21
    );
\Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(23),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(23),
      O => eeprom_reg_0_22
    );
\Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(24),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(24),
      O => eeprom_reg_0_23
    );
\Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(25),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(25),
      O => eeprom_reg_0_24
    );
\Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(26),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(26),
      O => eeprom_reg_0_25
    );
\Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(27),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(27),
      O => eeprom_reg_0_26
    );
\Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(28),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(28),
      O => eeprom_reg_0_27
    );
\Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(29),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(29),
      O => eeprom_reg_0_28
    );
\Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(2),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(2),
      O => eeprom_reg_0_1
    );
\Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(30),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(30),
      O => eeprom_reg_0_29
    );
\Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(31),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(31),
      O => eeprom_reg_0_30
    );
\Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(32),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(32),
      O => eeprom_reg_0_31
    );
\Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(33),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(33),
      O => eeprom_reg_0_32
    );
\Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(34),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(34),
      O => eeprom_reg_0_33
    );
\Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(35),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(35),
      O => eeprom_reg_0_34
    );
\Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(36),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(36),
      O => eeprom_reg_1
    );
\Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(37),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(37),
      O => eeprom_reg_1_0
    );
\Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(38),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(38),
      O => eeprom_reg_1_1
    );
\Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(39),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(39),
      O => eeprom_reg_1_2
    );
\Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(3),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(3),
      O => eeprom_reg_0_2
    );
\Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(40),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(40),
      O => eeprom_reg_1_3
    );
\Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(41),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(41),
      O => eeprom_reg_1_4
    );
\Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(42),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(42),
      O => eeprom_reg_1_5
    );
\Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(43),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(43),
      O => eeprom_reg_1_6
    );
\Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(44),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(44),
      O => eeprom_reg_1_7
    );
\Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(45),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(45),
      O => eeprom_reg_1_8
    );
\Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(46),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(46),
      O => eeprom_reg_1_9
    );
\Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(47),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(47),
      O => eeprom_reg_1_10
    );
\Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(48),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(48),
      O => eeprom_reg_1_11
    );
\Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(49),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(49),
      O => eeprom_reg_1_12
    );
\Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(4),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(4),
      O => eeprom_reg_0_3
    );
\Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(50),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(50),
      O => eeprom_reg_1_13
    );
\Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(51),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(51),
      O => eeprom_reg_1_14
    );
\Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(52),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(52),
      O => eeprom_reg_1_15
    );
\Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(53),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(53),
      O => eeprom_reg_1_16
    );
\Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(54),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(54),
      O => eeprom_reg_1_17
    );
\Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(55),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(55),
      O => eeprom_reg_1_18
    );
\Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(56),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(56),
      O => eeprom_reg_1_19
    );
\Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(57),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(57),
      O => eeprom_reg_1_20
    );
\Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(58),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(58),
      O => eeprom_reg_1_21
    );
\Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(59),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(59),
      O => eeprom_reg_1_22
    );
\Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(5),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(5),
      O => eeprom_reg_0_4
    );
\Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(60),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(60),
      O => eeprom_reg_1_23
    );
\Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(61),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(61),
      O => eeprom_reg_1_24
    );
\Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(62),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(62),
      O => eeprom_reg_1_25
    );
\Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(63),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(63),
      O => eeprom_reg_1_26
    );
\Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(6),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(6),
      O => eeprom_reg_0_5
    );
\Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(7),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(7),
      O => eeprom_reg_0_6
    );
\Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(8),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(8),
      O => eeprom_reg_0_7
    );
\Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DoutB1_out(9),
      I1 => OSERDESE2_inst_i_11_n_0,
      I2 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(9),
      O => eeprom_reg_0_8
    );
OSERDESE2_inst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(0),
      I2 => Q(2),
      I3 => DoutB1_out(0),
      O => data_BIST(0)
    );
OSERDESE2_inst_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => lock,
      I2 => Q(0),
      I3 => \del_int_reg_n_0_[1]\,
      I4 => \del_int_reg_n_0_[0]\,
      O => OSERDESE2_inst_i_11_n_0
    );
\OSERDESE2_inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(1),
      I2 => Q(2),
      I3 => DoutB1_out(1),
      O => data_BIST(1)
    );
\OSERDESE2_inst_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(2),
      I2 => Q(2),
      I3 => DoutB1_out(2),
      O => data_BIST(2)
    );
\OSERDESE2_inst_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(3),
      I2 => Q(2),
      I3 => DoutB1_out(3),
      O => data_BIST(3)
    );
\OSERDESE2_inst_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(4),
      I2 => Q(2),
      I3 => DoutB1_out(4),
      O => data_BIST(4)
    );
\OSERDESE2_inst_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(5),
      I2 => Q(2),
      I3 => DoutB1_out(5),
      O => data_BIST(5)
    );
\OSERDESE2_inst_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(6),
      I2 => Q(2),
      I3 => DoutB1_out(6),
      O => data_BIST(6)
    );
\OSERDESE2_inst_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(7),
      I2 => Q(2),
      I3 => DoutB1_out(7),
      O => data_BIST(7)
    );
OSERDESE2_inst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(8),
      I2 => Q(2),
      I3 => DoutB1_out(8),
      O => data_BIST(8)
    );
\OSERDESE2_inst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(9),
      I2 => Q(2),
      I3 => DoutB1_out(9),
      O => data_BIST(9)
    );
\OSERDESE2_inst_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(10),
      I2 => Q(2),
      I3 => DoutB1_out(10),
      O => data_BIST(10)
    );
\OSERDESE2_inst_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(11),
      I2 => Q(2),
      I3 => DoutB1_out(11),
      O => data_BIST(11)
    );
\OSERDESE2_inst_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(12),
      I2 => Q(2),
      I3 => DoutB1_out(12),
      O => data_BIST(12)
    );
\OSERDESE2_inst_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(13),
      I2 => Q(2),
      I3 => DoutB1_out(13),
      O => data_BIST(13)
    );
\OSERDESE2_inst_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(14),
      I2 => Q(2),
      I3 => DoutB1_out(14),
      O => data_BIST(14)
    );
\OSERDESE2_inst_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(15),
      I2 => Q(2),
      I3 => DoutB1_out(15),
      O => data_BIST(15)
    );
OSERDESE2_inst_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(16),
      I2 => Q(2),
      I3 => DoutB1_out(16),
      O => data_BIST(16)
    );
\OSERDESE2_inst_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(17),
      I2 => Q(2),
      I3 => DoutB1_out(17),
      O => data_BIST(17)
    );
\OSERDESE2_inst_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(18),
      I2 => Q(2),
      I3 => DoutB1_out(18),
      O => data_BIST(18)
    );
\OSERDESE2_inst_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(19),
      I2 => Q(2),
      I3 => DoutB1_out(19),
      O => data_BIST(19)
    );
\OSERDESE2_inst_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(20),
      I2 => Q(2),
      I3 => DoutB1_out(20),
      O => data_BIST(20)
    );
\OSERDESE2_inst_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(21),
      I2 => Q(2),
      I3 => DoutB1_out(21),
      O => data_BIST(21)
    );
\OSERDESE2_inst_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(22),
      I2 => Q(2),
      I3 => DoutB1_out(22),
      O => data_BIST(22)
    );
\OSERDESE2_inst_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(23),
      I2 => Q(2),
      I3 => DoutB1_out(23),
      O => data_BIST(23)
    );
OSERDESE2_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(24),
      I2 => Q(2),
      I3 => DoutB1_out(24),
      O => data_BIST(24)
    );
\OSERDESE2_inst_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(25),
      I2 => Q(2),
      I3 => DoutB1_out(25),
      O => data_BIST(25)
    );
\OSERDESE2_inst_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(26),
      I2 => Q(2),
      I3 => DoutB1_out(26),
      O => data_BIST(26)
    );
\OSERDESE2_inst_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(27),
      I2 => Q(2),
      I3 => DoutB1_out(27),
      O => data_BIST(27)
    );
\OSERDESE2_inst_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(28),
      I2 => Q(2),
      I3 => DoutB1_out(28),
      O => data_BIST(28)
    );
\OSERDESE2_inst_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(29),
      I2 => Q(2),
      I3 => DoutB1_out(29),
      O => data_BIST(29)
    );
\OSERDESE2_inst_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(30),
      I2 => Q(2),
      I3 => DoutB1_out(30),
      O => data_BIST(30)
    );
\OSERDESE2_inst_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(31),
      I2 => Q(2),
      I3 => DoutB1_out(31),
      O => data_BIST(31)
    );
OSERDESE2_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(32),
      I2 => Q(2),
      I3 => DoutB1_out(32),
      O => data_BIST(32)
    );
\OSERDESE2_inst_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(33),
      I2 => Q(2),
      I3 => DoutB1_out(33),
      O => data_BIST(33)
    );
\OSERDESE2_inst_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(34),
      I2 => Q(2),
      I3 => DoutB1_out(34),
      O => data_BIST(34)
    );
\OSERDESE2_inst_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(35),
      I2 => Q(2),
      I3 => DoutB1_out(35),
      O => data_BIST(35)
    );
\OSERDESE2_inst_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(36),
      I2 => Q(2),
      I3 => DoutB1_out(36),
      O => data_BIST(36)
    );
\OSERDESE2_inst_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(37),
      I2 => Q(2),
      I3 => DoutB1_out(37),
      O => data_BIST(37)
    );
\OSERDESE2_inst_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(38),
      I2 => Q(2),
      I3 => DoutB1_out(38),
      O => data_BIST(38)
    );
\OSERDESE2_inst_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(39),
      I2 => Q(2),
      I3 => DoutB1_out(39),
      O => data_BIST(39)
    );
OSERDESE2_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(40),
      I2 => Q(2),
      I3 => DoutB1_out(40),
      O => data_BIST(40)
    );
\OSERDESE2_inst_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(41),
      I2 => Q(2),
      I3 => DoutB1_out(41),
      O => data_BIST(41)
    );
\OSERDESE2_inst_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(42),
      I2 => Q(2),
      I3 => DoutB1_out(42),
      O => data_BIST(42)
    );
\OSERDESE2_inst_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(43),
      I2 => Q(2),
      I3 => DoutB1_out(43),
      O => data_BIST(43)
    );
\OSERDESE2_inst_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(44),
      I2 => Q(2),
      I3 => DoutB1_out(44),
      O => data_BIST(44)
    );
\OSERDESE2_inst_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(45),
      I2 => Q(2),
      I3 => DoutB1_out(45),
      O => data_BIST(45)
    );
\OSERDESE2_inst_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(46),
      I2 => Q(2),
      I3 => DoutB1_out(46),
      O => data_BIST(46)
    );
\OSERDESE2_inst_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(47),
      I2 => Q(2),
      I3 => DoutB1_out(47),
      O => data_BIST(47)
    );
OSERDESE2_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(48),
      I2 => Q(2),
      I3 => DoutB1_out(48),
      O => data_BIST(48)
    );
\OSERDESE2_inst_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(49),
      I2 => Q(2),
      I3 => DoutB1_out(49),
      O => data_BIST(49)
    );
\OSERDESE2_inst_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(50),
      I2 => Q(2),
      I3 => DoutB1_out(50),
      O => data_BIST(50)
    );
\OSERDESE2_inst_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(51),
      I2 => Q(2),
      I3 => DoutB1_out(51),
      O => data_BIST(51)
    );
\OSERDESE2_inst_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(52),
      I2 => Q(2),
      I3 => DoutB1_out(52),
      O => data_BIST(52)
    );
\OSERDESE2_inst_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(53),
      I2 => Q(2),
      I3 => DoutB1_out(53),
      O => data_BIST(53)
    );
\OSERDESE2_inst_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(54),
      I2 => Q(2),
      I3 => DoutB1_out(54),
      O => data_BIST(54)
    );
\OSERDESE2_inst_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(55),
      I2 => Q(2),
      I3 => DoutB1_out(55),
      O => data_BIST(55)
    );
OSERDESE2_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(56),
      I2 => Q(2),
      I3 => DoutB1_out(56),
      O => data_BIST(56)
    );
\OSERDESE2_inst_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(57),
      I2 => Q(2),
      I3 => DoutB1_out(57),
      O => data_BIST(57)
    );
\OSERDESE2_inst_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(58),
      I2 => Q(2),
      I3 => DoutB1_out(58),
      O => data_BIST(58)
    );
\OSERDESE2_inst_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(59),
      I2 => Q(2),
      I3 => DoutB1_out(59),
      O => data_BIST(59)
    );
\OSERDESE2_inst_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(60),
      I2 => Q(2),
      I3 => DoutB1_out(60),
      O => data_BIST(60)
    );
\OSERDESE2_inst_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(61),
      I2 => Q(2),
      I3 => DoutB1_out(61),
      O => data_BIST(61)
    );
\OSERDESE2_inst_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(62),
      I2 => Q(2),
      I3 => DoutB1_out(62),
      O => data_BIST(62)
    );
\OSERDESE2_inst_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => OSERDESE2_inst_i_11_n_0,
      I1 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(63),
      I2 => Q(2),
      I3 => DoutB1_out(63),
      O => data_BIST(63)
    );
correct_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1000000F100"
    )
        port map (
      I0 => correct_reg,
      I1 => Q(1),
      I2 => correct_reg_0,
      I3 => correct_int,
      I4 => OSERDESE2_inst_i_11_n_0,
      I5 => slv_status_wire1,
      O => \slv_reg0_reg[2]\
    );
\del_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0AAAAAA"
    )
        port map (
      I0 => \del_int_reg_n_0_[0]\,
      I1 => \del_int_reg_n_0_[1]\,
      I2 => Q(2),
      I3 => lock,
      I4 => Q(0),
      O => \del_int[0]_i_1_n_0\
    );
\del_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0CCCCCC"
    )
        port map (
      I0 => \del_int_reg_n_0_[0]\,
      I1 => \del_int_reg_n_0_[1]\,
      I2 => Q(2),
      I3 => lock,
      I4 => Q(0),
      O => \del_int[1]_i_1_n_0\
    );
\del_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \del_int[0]_i_1_n_0\,
      Q => \del_int_reg_n_0_[0]\,
      R => '0'
    );
\del_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \del_int[1]_i_1_n_0\,
      Q => \del_int_reg_n_0_[1]\,
      R => '0'
    );
\prbs[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \del_int_reg_n_0_[0]\,
      I1 => \del_int_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => lock,
      I4 => Q(2),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Phase_acumulator is
  port (
    \out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    \out_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Phase_acumulator : entity is "Phase_acumulator";
end DDS_top_DDS_core_ip_0_1_Phase_acumulator;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Phase_acumulator is
  signal \(null)[0].Skip_adder_i/C_2\ : STD_LOGIC;
  signal \(null)[0].Skip_adder_i/p_7_in\ : STD_LOGIC;
  signal \(null)[1].Skip_adder_i/p_4_in\ : STD_LOGIC;
  signal \(null)[1].Skip_adder_i/p_5_in\ : STD_LOGIC;
  signal \(null)[1].Skip_adder_i/p_7_in\ : STD_LOGIC;
  signal \(null)[1].Skip_adder_i/p_9_in\ : STD_LOGIC;
  signal \(null)[2].Skip_adder_i/p_4_in\ : STD_LOGIC;
  signal \(null)[2].Skip_adder_i/p_5_in\ : STD_LOGIC;
  signal \(null)[2].Skip_adder_i/p_7_in\ : STD_LOGIC;
  signal \(null)[2].Skip_adder_i/p_9_in\ : STD_LOGIC;
  signal \(null)[3].Skip_adder_i/C_2\ : STD_LOGIC;
  signal \(null)[3].Skip_adder_i/C_3\ : STD_LOGIC;
  signal \(null)[3].Skip_adder_i/p_4_in\ : STD_LOGIC;
  signal \(null)[3].Skip_adder_i/p_5_in\ : STD_LOGIC;
  signal \(null)[4].Skip_adder_i/C_1\ : STD_LOGIC;
  signal C_4 : STD_LOGIC;
  signal \out[0]_i_1_n_0\ : STD_LOGIC;
  signal \out[11]_i_2_n_0\ : STD_LOGIC;
  signal \out[12]_i_2_n_0\ : STD_LOGIC;
  signal \out[13]_i_2_n_0\ : STD_LOGIC;
  signal \out[13]_i_4_n_0\ : STD_LOGIC;
  signal \out[13]_i_6_n_0\ : STD_LOGIC;
  signal \out[13]_i_7_n_0\ : STD_LOGIC;
  signal \out[13]_i_8_n_0\ : STD_LOGIC;
  signal \out[13]_i_9_n_0\ : STD_LOGIC;
  signal \out[14]_i_1_n_0\ : STD_LOGIC;
  signal \out[20]_i_3_n_0\ : STD_LOGIC;
  signal \out[20]_i_4_n_0\ : STD_LOGIC;
  signal \out[22]_i_2_n_0\ : STD_LOGIC;
  signal \out[23]_i_10_n_0\ : STD_LOGIC;
  signal \out[23]_i_11_n_0\ : STD_LOGIC;
  signal \out[23]_i_12_n_0\ : STD_LOGIC;
  signal \out[23]_i_13_n_0\ : STD_LOGIC;
  signal \out[23]_i_14_n_0\ : STD_LOGIC;
  signal \out[23]_i_15_n_0\ : STD_LOGIC;
  signal \out[23]_i_16_n_0\ : STD_LOGIC;
  signal \out[23]_i_17_n_0\ : STD_LOGIC;
  signal \out[23]_i_18_n_0\ : STD_LOGIC;
  signal \out[23]_i_19_n_0\ : STD_LOGIC;
  signal \out[23]_i_20_n_0\ : STD_LOGIC;
  signal \out[23]_i_5_n_0\ : STD_LOGIC;
  signal \out[23]_i_6_n_0\ : STD_LOGIC;
  signal \out[23]_i_7_n_0\ : STD_LOGIC;
  signal \out[23]_i_8_n_0\ : STD_LOGIC;
  signal \out[23]_i_9_n_0\ : STD_LOGIC;
  signal \out[5]_i_2_n_0\ : STD_LOGIC;
  signal \out[7]_i_2_n_0\ : STD_LOGIC;
  signal \out[8]_i_2_n_0\ : STD_LOGIC;
  signal \out[8]_i_4_n_0\ : STD_LOGIC;
  signal \out[8]_i_6_n_0\ : STD_LOGIC;
  signal \out[8]_i_7_n_0\ : STD_LOGIC;
  signal \out[9]_i_2_n_0\ : STD_LOGIC;
  signal \out[9]_i_3_n_0\ : STD_LOGIC;
  signal \out[9]_i_4_n_0\ : STD_LOGIC;
  signal \^out_reg[23]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \out_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_reg_n_0_[10]\ : STD_LOGIC;
  signal \out_reg_n_0_[11]\ : STD_LOGIC;
  signal \out_reg_n_0_[12]\ : STD_LOGIC;
  signal \out_reg_n_0_[13]\ : STD_LOGIC;
  signal \out_reg_n_0_[1]\ : STD_LOGIC;
  signal \out_reg_n_0_[2]\ : STD_LOGIC;
  signal \out_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_reg_n_0_[4]\ : STD_LOGIC;
  signal \out_reg_n_0_[5]\ : STD_LOGIC;
  signal \out_reg_n_0_[6]\ : STD_LOGIC;
  signal \out_reg_n_0_[7]\ : STD_LOGIC;
  signal \out_reg_n_0_[8]\ : STD_LOGIC;
  signal \out_reg_n_0_[9]\ : STD_LOGIC;
  signal sum : STD_LOGIC_VECTOR ( 23 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[11]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out[11]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \out[12]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out[13]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out[13]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out[13]_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out[13]_i_9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out[16]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out[17]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out[20]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out[22]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out[23]_i_10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out[23]_i_11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out[23]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \out[23]_i_14\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \out[23]_i_15\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \out[23]_i_16\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out[23]_i_17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out[23]_i_18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out[23]_i_19\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \out[23]_i_20\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \out[23]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out[23]_i_9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \out[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out[4]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out[4]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \out[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out[7]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out[8]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out[8]_i_5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \out[8]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \out[9]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \out[9]_i_4\ : label is "soft_lutpair106";
begin
  \out_reg[23]_0\(9 downto 0) <= \^out_reg[23]_0\(9 downto 0);
\out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => Q(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      I3 => RESET,
      I4 => \out_reg[13]_0\(0),
      I5 => \out_reg_n_0_[0]\,
      O => \out[0]_i_1_n_0\
    );
\out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEA51155115AEEA"
    )
        port map (
      I0 => \out[12]_i_2_n_0\,
      I1 => \out[11]_i_2_n_0\,
      I2 => \out_reg_n_0_[9]\,
      I3 => \out_reg[13]_0\(9),
      I4 => \out_reg_n_0_[10]\,
      I5 => \out_reg[13]_0\(10),
      O => sum(10)
    );
\out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F077FFFF0F880"
    )
        port map (
      I0 => \out[11]_i_2_n_0\,
      I1 => \(null)[2].Skip_adder_i/p_5_in\,
      I2 => \out_reg[13]_0\(10),
      I3 => \out_reg_n_0_[10]\,
      I4 => \out[12]_i_2_n_0\,
      I5 => \(null)[2].Skip_adder_i/p_9_in\,
      O => sum(11)
    );
\out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF282800"
    )
        port map (
      I0 => \out[8]_i_4_n_0\,
      I1 => \out_reg_n_0_[7]\,
      I2 => \out_reg[13]_0\(7),
      I3 => \out_reg[13]_0\(8),
      I4 => \out_reg_n_0_[8]\,
      O => \out[11]_i_2_n_0\
    );
\out[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(9),
      I1 => \out_reg_n_0_[9]\,
      O => \(null)[2].Skip_adder_i/p_5_in\
    );
\out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F077FFFF0F880"
    )
        port map (
      I0 => \out[12]_i_2_n_0\,
      I1 => \(null)[2].Skip_adder_i/p_7_in\,
      I2 => \out_reg[13]_0\(11),
      I3 => \out_reg_n_0_[11]\,
      I4 => \out[13]_i_2_n_0\,
      I5 => \(null)[3].Skip_adder_i/p_4_in\,
      O => sum(12)
    );
\out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF282800"
    )
        port map (
      I0 => \out[9]_i_2_n_0\,
      I1 => \out_reg_n_0_[8]\,
      I2 => \out_reg[13]_0\(8),
      I3 => \out_reg[13]_0\(9),
      I4 => \out_reg_n_0_[9]\,
      O => \out[12]_i_2_n_0\
    );
\out[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(10),
      I1 => \out_reg_n_0_[10]\,
      O => \(null)[2].Skip_adder_i/p_7_in\
    );
\out[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(12),
      I1 => \out_reg_n_0_[12]\,
      O => \(null)[3].Skip_adder_i/p_4_in\
    );
\out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F077FFFF0F880"
    )
        port map (
      I0 => \out[13]_i_2_n_0\,
      I1 => \(null)[2].Skip_adder_i/p_9_in\,
      I2 => \out_reg[13]_0\(12),
      I3 => \out_reg_n_0_[12]\,
      I4 => \out[13]_i_4_n_0\,
      I5 => \(null)[3].Skip_adder_i/p_5_in\,
      O => sum(13)
    );
\out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8800000"
    )
        port map (
      I0 => \out[8]_i_4_n_0\,
      I1 => \(null)[1].Skip_adder_i/p_9_in\,
      I2 => \out_reg[13]_0\(8),
      I3 => \out_reg_n_0_[8]\,
      I4 => \out[13]_i_6_n_0\,
      I5 => \out[13]_i_7_n_0\,
      O => \out[13]_i_2_n_0\
    );
\out[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(11),
      I1 => \out_reg_n_0_[11]\,
      O => \(null)[2].Skip_adder_i/p_9_in\
    );
\out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8800000"
    )
        port map (
      I0 => \out[9]_i_2_n_0\,
      I1 => \(null)[2].Skip_adder_i/p_4_in\,
      I2 => \out_reg[13]_0\(9),
      I3 => \out_reg_n_0_[9]\,
      I4 => \out[13]_i_8_n_0\,
      I5 => \out[13]_i_9_n_0\,
      O => \out[13]_i_4_n_0\
    );
\out[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(13),
      I1 => \out_reg_n_0_[13]\,
      O => \(null)[3].Skip_adder_i/p_5_in\
    );
\out[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[10]\,
      I1 => \out_reg[13]_0\(10),
      I2 => \out_reg_n_0_[9]\,
      I3 => \out_reg[13]_0\(9),
      O => \out[13]_i_6_n_0\
    );
\out[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[10]\,
      I1 => \out_reg[13]_0\(10),
      O => \out[13]_i_7_n_0\
    );
\out[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[11]\,
      I1 => \out_reg[13]_0\(11),
      I2 => \out_reg_n_0_[10]\,
      I3 => \out_reg[13]_0\(10),
      O => \out[13]_i_8_n_0\
    );
\out[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[11]\,
      I1 => \out_reg[13]_0\(11),
      O => \out[13]_i_9_n_0\
    );
\out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => Q(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      I3 => RESET,
      I4 => \(null)[3].Skip_adder_i/C_2\,
      I5 => \^out_reg[23]_0\(0),
      O => \out[14]_i_1_n_0\
    );
\out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^out_reg[23]_0\(0),
      I1 => \(null)[3].Skip_adder_i/C_2\,
      I2 => \^out_reg[23]_0\(1),
      O => sum(15)
    );
\out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^out_reg[23]_0\(1),
      I1 => \(null)[3].Skip_adder_i/C_2\,
      I2 => \^out_reg[23]_0\(0),
      I3 => \^out_reg[23]_0\(2),
      O => sum(16)
    );
\out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^out_reg[23]_0\(2),
      I1 => \^out_reg[23]_0\(0),
      I2 => \(null)[3].Skip_adder_i/C_2\,
      I3 => \^out_reg[23]_0\(1),
      I4 => \^out_reg[23]_0\(3),
      O => sum(17)
    );
\out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(3),
      I1 => \^out_reg[23]_0\(1),
      I2 => \(null)[3].Skip_adder_i/C_2\,
      I3 => \^out_reg[23]_0\(0),
      I4 => \^out_reg[23]_0\(2),
      I5 => \^out_reg[23]_0\(4),
      O => sum(18)
    );
\out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FCFCE8E8E8E8E8"
    )
        port map (
      I0 => \out[23]_i_7_n_0\,
      I1 => \out_reg_n_0_[13]\,
      I2 => \out_reg[13]_0\(13),
      I3 => \out_reg[13]_0\(12),
      I4 => \out_reg_n_0_[12]\,
      I5 => \out[13]_i_4_n_0\,
      O => \(null)[3].Skip_adder_i/C_2\
    );
\out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(4),
      I1 => \^out_reg[23]_0\(2),
      I2 => \(null)[3].Skip_adder_i/C_3\,
      I3 => \^out_reg[23]_0\(1),
      I4 => \^out_reg[23]_0\(3),
      I5 => \^out_reg[23]_0\(5),
      O => sum(19)
    );
\out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F88000000000"
    )
        port map (
      I0 => \out[13]_i_4_n_0\,
      I1 => \(null)[3].Skip_adder_i/p_4_in\,
      I2 => \out_reg[13]_0\(13),
      I3 => \out_reg_n_0_[13]\,
      I4 => \out[23]_i_7_n_0\,
      I5 => \^out_reg[23]_0\(0),
      O => \(null)[3].Skip_adder_i/C_3\
    );
\out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \out_reg[13]_0\(0),
      I1 => \out_reg_n_0_[0]\,
      I2 => \out_reg_n_0_[1]\,
      I3 => \out_reg[13]_0\(1),
      O => sum(1)
    );
\out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(5),
      I1 => \^out_reg[23]_0\(3),
      I2 => C_4,
      I3 => \^out_reg[23]_0\(2),
      I4 => \^out_reg[23]_0\(4),
      I5 => \^out_reg[23]_0\(6),
      O => sum(20)
    );
\out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88000000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(0),
      I1 => \out[23]_i_7_n_0\,
      I2 => \out_reg_n_0_[13]\,
      I3 => \out_reg[13]_0\(13),
      I4 => \out[20]_i_3_n_0\,
      I5 => \^out_reg[23]_0\(1),
      O => C_4
    );
\out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A888A888"
    )
        port map (
      I0 => \out[23]_i_10_n_0\,
      I1 => \out[13]_i_9_n_0\,
      I2 => \out[13]_i_8_n_0\,
      I3 => \out[23]_i_9_n_0\,
      I4 => \out[20]_i_4_n_0\,
      I5 => \out[9]_i_2_n_0\,
      O => \out[20]_i_3_n_0\
    );
\out[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[9]\,
      I1 => \out_reg[13]_0\(9),
      I2 => \out_reg_n_0_[8]\,
      I3 => \out_reg[13]_0\(8),
      O => \out[20]_i_4_n_0\
    );
\out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(6),
      I1 => \^out_reg[23]_0\(4),
      I2 => \(null)[4].Skip_adder_i/C_1\,
      I3 => \^out_reg[23]_0\(3),
      I4 => \^out_reg[23]_0\(5),
      I5 => \^out_reg[23]_0\(7),
      O => sum(21)
    );
\out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(4),
      I1 => \(null)[4].Skip_adder_i/C_1\,
      I2 => \^out_reg[23]_0\(3),
      I3 => \^out_reg[23]_0\(5),
      I4 => \out[22]_i_2_n_0\,
      I5 => \^out_reg[23]_0\(8),
      O => sum(22)
    );
\out[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out_reg[23]_0\(6),
      I1 => \^out_reg[23]_0\(7),
      O => \out[22]_i_2_n_0\
    );
\out[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[13]\,
      I1 => \out_reg[13]_0\(13),
      I2 => \out_reg_n_0_[12]\,
      I3 => \out_reg[13]_0\(12),
      O => \out[23]_i_10_n_0\
    );
\out[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[13]\,
      I1 => \out_reg[13]_0\(13),
      O => \out[23]_i_11_n_0\
    );
\out[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A888A888"
    )
        port map (
      I0 => \out[23]_i_18_n_0\,
      I1 => \out[23]_i_19_n_0\,
      I2 => \out[23]_i_20_n_0\,
      I3 => \out[8]_i_7_n_0\,
      I4 => \out[8]_i_6_n_0\,
      I5 => \(null)[0].Skip_adder_i/C_2\,
      O => \out[23]_i_12_n_0\
    );
\out[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[8]\,
      I1 => \out_reg[13]_0\(8),
      O => \out[23]_i_13_n_0\
    );
\out[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[12]\,
      I1 => \out_reg[13]_0\(12),
      I2 => \out_reg_n_0_[11]\,
      I3 => \out_reg[13]_0\(11),
      O => \out[23]_i_14_n_0\
    );
\out[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[12]\,
      I1 => \out_reg[13]_0\(12),
      O => \out[23]_i_15_n_0\
    );
\out[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[5]\,
      I1 => \out_reg[13]_0\(5),
      O => \out[23]_i_16_n_0\
    );
\out[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[5]\,
      I1 => \out_reg[13]_0\(5),
      I2 => \out_reg_n_0_[4]\,
      I3 => \out_reg[13]_0\(4),
      O => \out[23]_i_17_n_0\
    );
\out[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[8]\,
      I1 => \out_reg[13]_0\(8),
      I2 => \out_reg_n_0_[7]\,
      I3 => \out_reg[13]_0\(7),
      O => \out[23]_i_18_n_0\
    );
\out[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[6]\,
      I1 => \out_reg[13]_0\(6),
      O => \out[23]_i_19_n_0\
    );
\out[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[6]\,
      I1 => \out_reg[13]_0\(6),
      I2 => \out_reg_n_0_[5]\,
      I3 => \out_reg[13]_0\(5),
      O => \out[23]_i_20_n_0\
    );
\out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(4),
      I1 => \(null)[4].Skip_adder_i/C_1\,
      I2 => \^out_reg[23]_0\(3),
      I3 => \^out_reg[23]_0\(5),
      I4 => \out[23]_i_5_n_0\,
      I5 => \^out_reg[23]_0\(9),
      O => sum(23)
    );
\out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888000000000000"
    )
        port map (
      I0 => \^out_reg[23]_0\(1),
      I1 => \out[23]_i_6_n_0\,
      I2 => \out[23]_i_7_n_0\,
      I3 => \(null)[3].Skip_adder_i/p_5_in\,
      I4 => \^out_reg[23]_0\(0),
      I5 => \^out_reg[23]_0\(2),
      O => \(null)[4].Skip_adder_i/C_1\
    );
\out[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^out_reg[23]_0\(8),
      I1 => \^out_reg[23]_0\(7),
      I2 => \^out_reg[23]_0\(6),
      O => \out[23]_i_5_n_0\
    );
\out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \out[23]_i_8_n_0\,
      I1 => \out[23]_i_9_n_0\,
      I2 => \out[13]_i_8_n_0\,
      I3 => \out[13]_i_9_n_0\,
      I4 => \out[23]_i_10_n_0\,
      I5 => \out[23]_i_11_n_0\,
      O => \out[23]_i_6_n_0\
    );
\out[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \out[23]_i_12_n_0\,
      I1 => \out[23]_i_13_n_0\,
      I2 => \out[13]_i_6_n_0\,
      I3 => \out[13]_i_7_n_0\,
      I4 => \out[23]_i_14_n_0\,
      I5 => \out[23]_i_15_n_0\,
      O => \out[23]_i_7_n_0\
    );
\out[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A888A888"
    )
        port map (
      I0 => \out[20]_i_4_n_0\,
      I1 => \out[9]_i_4_n_0\,
      I2 => \out[9]_i_3_n_0\,
      I3 => \out[23]_i_16_n_0\,
      I4 => \out[23]_i_17_n_0\,
      I5 => \out[5]_i_2_n_0\,
      O => \out[23]_i_8_n_0\
    );
\out[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[9]\,
      I1 => \out_reg[13]_0\(9),
      O => \out[23]_i_9_n_0\
    );
\out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => \out_reg_n_0_[1]\,
      I1 => \out_reg[13]_0\(1),
      I2 => \out_reg[13]_0\(0),
      I3 => \out_reg_n_0_[0]\,
      I4 => \out_reg_n_0_[2]\,
      I5 => \out_reg[13]_0\(2),
      O => sum(2)
    );
\out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \out_reg[13]_0\(2),
      I2 => \(null)[0].Skip_adder_i/C_2\,
      I3 => \out_reg_n_0_[3]\,
      I4 => \out_reg[13]_0\(3),
      O => sum(3)
    );
\out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011F077FFEE0F880"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \out_reg[13]_0\(2),
      I2 => \out_reg[13]_0\(3),
      I3 => \out_reg_n_0_[3]\,
      I4 => \(null)[0].Skip_adder_i/C_2\,
      I5 => \(null)[1].Skip_adder_i/p_4_in\,
      O => sum(4)
    );
\out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \out_reg_n_0_[0]\,
      I1 => \out_reg[13]_0\(0),
      I2 => \out_reg[13]_0\(1),
      I3 => \out_reg_n_0_[1]\,
      O => \(null)[0].Skip_adder_i/C_2\
    );
\out[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(4),
      I1 => \out_reg_n_0_[4]\,
      O => \(null)[1].Skip_adder_i/p_4_in\
    );
\out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEA51155115AEEA"
    )
        port map (
      I0 => \out[7]_i_2_n_0\,
      I1 => \out[5]_i_2_n_0\,
      I2 => \out_reg_n_0_[4]\,
      I3 => \out_reg[13]_0\(4),
      I4 => \out_reg_n_0_[5]\,
      I5 => \out_reg[13]_0\(5),
      O => sum(5)
    );
\out[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \out_reg_n_0_[2]\,
      I1 => \out_reg[13]_0\(2),
      I2 => \out_reg[13]_0\(3),
      I3 => \out_reg_n_0_[3]\,
      O => \out[5]_i_2_n_0\
    );
\out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEA51155115AEEA"
    )
        port map (
      I0 => \out[8]_i_2_n_0\,
      I1 => \out[7]_i_2_n_0\,
      I2 => \out_reg_n_0_[5]\,
      I3 => \out_reg[13]_0\(5),
      I4 => \out_reg_n_0_[6]\,
      I5 => \out_reg[13]_0\(6),
      O => sum(6)
    );
\out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F077FFFF0F880"
    )
        port map (
      I0 => \out[7]_i_2_n_0\,
      I1 => \(null)[1].Skip_adder_i/p_5_in\,
      I2 => \out_reg[13]_0\(6),
      I3 => \out_reg_n_0_[6]\,
      I4 => \out[8]_i_2_n_0\,
      I5 => \(null)[1].Skip_adder_i/p_9_in\,
      O => sum(7)
    );
\out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088008800000"
    )
        port map (
      I0 => \(null)[0].Skip_adder_i/C_2\,
      I1 => \(null)[0].Skip_adder_i/p_7_in\,
      I2 => \out_reg[13]_0\(3),
      I3 => \out_reg_n_0_[3]\,
      I4 => \out_reg[13]_0\(4),
      I5 => \out_reg_n_0_[4]\,
      O => \out[7]_i_2_n_0\
    );
\out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(5),
      I1 => \out_reg_n_0_[5]\,
      O => \(null)[1].Skip_adder_i/p_5_in\
    );
\out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(7),
      I1 => \out_reg_n_0_[7]\,
      O => \(null)[1].Skip_adder_i/p_9_in\
    );
\out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(2),
      I1 => \out_reg_n_0_[2]\,
      O => \(null)[0].Skip_adder_i/p_7_in\
    );
\out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F077FFFF0F880"
    )
        port map (
      I0 => \out[8]_i_2_n_0\,
      I1 => \(null)[1].Skip_adder_i/p_7_in\,
      I2 => \out_reg[13]_0\(7),
      I3 => \out_reg_n_0_[7]\,
      I4 => \out[8]_i_4_n_0\,
      I5 => \(null)[2].Skip_adder_i/p_4_in\,
      O => sum(8)
    );
\out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF282800"
    )
        port map (
      I0 => \out[5]_i_2_n_0\,
      I1 => \out_reg_n_0_[4]\,
      I2 => \out_reg[13]_0\(4),
      I3 => \out_reg[13]_0\(5),
      I4 => \out_reg_n_0_[5]\,
      O => \out[8]_i_2_n_0\
    );
\out[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(6),
      I1 => \out_reg_n_0_[6]\,
      O => \(null)[1].Skip_adder_i/p_7_in\
    );
\out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F8000000"
    )
        port map (
      I0 => \(null)[0].Skip_adder_i/C_2\,
      I1 => \out[8]_i_6_n_0\,
      I2 => \out[8]_i_7_n_0\,
      I3 => \(null)[1].Skip_adder_i/p_5_in\,
      I4 => \out_reg[13]_0\(6),
      I5 => \out_reg_n_0_[6]\,
      O => \out[8]_i_4_n_0\
    );
\out[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_reg[13]_0\(8),
      I1 => \out_reg_n_0_[8]\,
      O => \(null)[2].Skip_adder_i/p_4_in\
    );
\out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \out_reg[13]_0\(2),
      I1 => \out_reg_n_0_[2]\,
      I2 => \out_reg[13]_0\(3),
      I3 => \out_reg_n_0_[3]\,
      I4 => \out_reg_n_0_[4]\,
      I5 => \out_reg[13]_0\(4),
      O => \out[8]_i_6_n_0\
    );
\out[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[4]\,
      I1 => \out_reg[13]_0\(4),
      O => \out[8]_i_7_n_0\
    );
\out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEA51155115AEEA"
    )
        port map (
      I0 => \out[11]_i_2_n_0\,
      I1 => \out[9]_i_2_n_0\,
      I2 => \out_reg_n_0_[8]\,
      I3 => \out_reg[13]_0\(8),
      I4 => \out_reg_n_0_[9]\,
      I5 => \out_reg[13]_0\(9),
      O => sum(9)
    );
\out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8800000"
    )
        port map (
      I0 => \out[5]_i_2_n_0\,
      I1 => \(null)[1].Skip_adder_i/p_4_in\,
      I2 => \out_reg[13]_0\(5),
      I3 => \out_reg_n_0_[5]\,
      I4 => \out[9]_i_3_n_0\,
      I5 => \out[9]_i_4_n_0\,
      O => \out[9]_i_2_n_0\
    );
\out[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \out_reg_n_0_[7]\,
      I1 => \out_reg[13]_0\(7),
      I2 => \out_reg_n_0_[6]\,
      I3 => \out_reg[13]_0\(6),
      O => \out[9]_i_3_n_0\
    );
\out[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_reg_n_0_[7]\,
      I1 => \out_reg[13]_0\(7),
      O => \out[9]_i_4_n_0\
    );
\out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \out[0]_i_1_n_0\,
      Q => \out_reg_n_0_[0]\,
      R => '0'
    );
\out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(10),
      Q => \out_reg_n_0_[10]\,
      R => SR(0)
    );
\out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(11),
      Q => \out_reg_n_0_[11]\,
      R => SR(0)
    );
\out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(12),
      Q => \out_reg_n_0_[12]\,
      R => SR(0)
    );
\out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(13),
      Q => \out_reg_n_0_[13]\,
      R => SR(0)
    );
\out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \out[14]_i_1_n_0\,
      Q => \^out_reg[23]_0\(0),
      R => '0'
    );
\out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(15),
      Q => \^out_reg[23]_0\(1),
      R => SR(0)
    );
\out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(16),
      Q => \^out_reg[23]_0\(2),
      R => SR(0)
    );
\out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(17),
      Q => \^out_reg[23]_0\(3),
      R => SR(0)
    );
\out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(18),
      Q => \^out_reg[23]_0\(4),
      R => SR(0)
    );
\out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(19),
      Q => \^out_reg[23]_0\(5),
      R => SR(0)
    );
\out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(1),
      Q => \out_reg_n_0_[1]\,
      R => SR(0)
    );
\out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(20),
      Q => \^out_reg[23]_0\(6),
      R => SR(0)
    );
\out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(21),
      Q => \^out_reg[23]_0\(7),
      R => SR(0)
    );
\out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(22),
      Q => \^out_reg[23]_0\(8),
      R => SR(0)
    );
\out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(23),
      Q => \^out_reg[23]_0\(9),
      R => SR(0)
    );
\out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(2),
      Q => \out_reg_n_0_[2]\,
      R => SR(0)
    );
\out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(3),
      Q => \out_reg_n_0_[3]\,
      R => SR(0)
    );
\out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(4),
      Q => \out_reg_n_0_[4]\,
      R => SR(0)
    );
\out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(5),
      Q => \out_reg_n_0_[5]\,
      R => SR(0)
    );
\out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(6),
      Q => \out_reg_n_0_[6]\,
      R => SR(0)
    );
\out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(7),
      Q => \out_reg_n_0_[7]\,
      R => SR(0)
    );
\out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(8),
      Q => \out_reg_n_0_[8]\,
      R => SR(0)
    );
\out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => sum(9),
      Q => \out_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_0 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_0 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_0;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_0 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_1 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_1 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_1;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_1 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_2 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_2 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_2;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_2 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_3 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_3 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_3;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_3 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_4 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_4 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_4;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_4 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_5 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_5 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_5;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_5 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_6 is
  port (
    data_FB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample : out STD_LOGIC_VECTOR ( 0 to 0 );
    HS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_BIST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CE0 : in STD_LOGIC;
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_6 : entity is "Serializer_8_1_primitive_v2";
end DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_6;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_6 is
  signal NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_OSERDESE2_inst_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OSERDESE2_inst : label is "PRIMITIVE";
begin
OSERDESE2_inst: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 8,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => HS_CLK,
      CLKDIV => CLK,
      D1 => data_BIST(0),
      D2 => data_BIST(1),
      D3 => data_BIST(2),
      D4 => data_BIST(3),
      D5 => data_BIST(4),
      D6 => data_BIST(5),
      D7 => data_BIST(6),
      D8 => data_BIST(7),
      OCE => CE0,
      OFB => data_FB(0),
      OQ => Sample(0),
      RST => RESET_SER,
      SHIFTIN1 => NLW_OSERDESE2_inst_SHIFTIN1_UNCONNECTED,
      SHIFTIN2 => NLW_OSERDESE2_inst_SHIFTIN2_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDESE2_inst_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_OSERDESE2_inst_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_OSERDESE2_inst_TFB_UNCONNECTED,
      TQ => NLW_OSERDESE2_inst_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_10 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_10 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_10;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_10 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_11 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_11 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_11;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_11 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_12 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_12 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_12;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_12 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_13 is
  port (
    \slv_reg0_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC;
    Din_del4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_13 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_13;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_13 is
  signal DES_out : STD_LOGIC_VECTOR ( 39 to 39 );
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => \slv_reg0_reg[0]\(6),
      Q2 => \slv_reg0_reg[0]\(5),
      Q3 => \slv_reg0_reg[0]\(4),
      Q4 => DES_out(39),
      Q5 => \slv_reg0_reg[0]\(3),
      Q6 => \slv_reg0_reg[0]\(2),
      Q7 => \slv_reg0_reg[0]\(1),
      Q8 => \slv_reg0_reg[0]\(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
correct_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DES_out(39),
      I1 => Din_del4(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_7 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_7 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_7;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_7 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_8 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_8 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_8;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_8 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_9 is
  port (
    DES_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_CE : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_9 : entity is "deserializer_1_8_primitive";
end DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_9;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_9 is
  signal NLW_ISERDESE2_inst_O_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLK_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_OCLKB_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ISERDESE2_inst : label is "PRIMITIVE";
begin
ISERDESE2_inst: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '0',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "TRUE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => int_CE,
      CE2 => int_CE,
      CLK => HS_CLK,
      CLKB => nHS_CLK,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_ISERDESE2_inst_O_UNCONNECTED,
      OCLK => NLW_ISERDESE2_inst_OCLK_UNCONNECTED,
      OCLKB => NLW_ISERDESE2_inst_OCLKB_UNCONNECTED,
      OFB => data_FB(0),
      Q1 => DES_out(7),
      Q2 => DES_out(6),
      Q3 => DES_out(5),
      Q4 => DES_out(4),
      Q5 => DES_out(3),
      Q6 => DES_out(2),
      Q7 => DES_out(1),
      Q8 => DES_out(0),
      RST => RESET_SER,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_ISERDESE2_inst_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_ISERDESE2_inst_SHIFTOUT2_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_BIST_logic is
  port (
    slv_status_wire1 : out STD_LOGIC;
    data_BIST : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \prbs_reg[63]_0\ : in STD_LOGIC;
    int_CE : in STD_LOGIC;
    CLK : in STD_LOGIC;
    HS_CLK : in STD_LOGIC;
    nHS_CLK : in STD_LOGIC;
    data_FB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RESET_SER : in STD_LOGIC;
    correct_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    correct_reg_1 : in STD_LOGIC;
    DoutB1_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    lock : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_BIST_logic : entity is "BIST_logic";
end DDS_top_DDS_core_ip_0_1_BIST_logic;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_BIST_logic is
  signal DES_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal DES_out_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Del_n_0 : STD_LOGIC;
  signal Del_n_1 : STD_LOGIC;
  signal Del_n_10 : STD_LOGIC;
  signal Del_n_11 : STD_LOGIC;
  signal Del_n_12 : STD_LOGIC;
  signal Del_n_13 : STD_LOGIC;
  signal Del_n_14 : STD_LOGIC;
  signal Del_n_15 : STD_LOGIC;
  signal Del_n_16 : STD_LOGIC;
  signal Del_n_17 : STD_LOGIC;
  signal Del_n_18 : STD_LOGIC;
  signal Del_n_19 : STD_LOGIC;
  signal Del_n_2 : STD_LOGIC;
  signal Del_n_20 : STD_LOGIC;
  signal Del_n_21 : STD_LOGIC;
  signal Del_n_22 : STD_LOGIC;
  signal Del_n_23 : STD_LOGIC;
  signal Del_n_24 : STD_LOGIC;
  signal Del_n_25 : STD_LOGIC;
  signal Del_n_26 : STD_LOGIC;
  signal Del_n_27 : STD_LOGIC;
  signal Del_n_28 : STD_LOGIC;
  signal Del_n_29 : STD_LOGIC;
  signal Del_n_3 : STD_LOGIC;
  signal Del_n_30 : STD_LOGIC;
  signal Del_n_31 : STD_LOGIC;
  signal Del_n_32 : STD_LOGIC;
  signal Del_n_33 : STD_LOGIC;
  signal Del_n_34 : STD_LOGIC;
  signal Del_n_35 : STD_LOGIC;
  signal Del_n_36 : STD_LOGIC;
  signal Del_n_37 : STD_LOGIC;
  signal Del_n_38 : STD_LOGIC;
  signal Del_n_39 : STD_LOGIC;
  signal Del_n_4 : STD_LOGIC;
  signal Del_n_40 : STD_LOGIC;
  signal Del_n_41 : STD_LOGIC;
  signal Del_n_42 : STD_LOGIC;
  signal Del_n_43 : STD_LOGIC;
  signal Del_n_44 : STD_LOGIC;
  signal Del_n_45 : STD_LOGIC;
  signal Del_n_46 : STD_LOGIC;
  signal Del_n_47 : STD_LOGIC;
  signal Del_n_48 : STD_LOGIC;
  signal Del_n_49 : STD_LOGIC;
  signal Del_n_5 : STD_LOGIC;
  signal Del_n_50 : STD_LOGIC;
  signal Del_n_51 : STD_LOGIC;
  signal Del_n_52 : STD_LOGIC;
  signal Del_n_53 : STD_LOGIC;
  signal Del_n_54 : STD_LOGIC;
  signal Del_n_55 : STD_LOGIC;
  signal Del_n_56 : STD_LOGIC;
  signal Del_n_57 : STD_LOGIC;
  signal Del_n_58 : STD_LOGIC;
  signal Del_n_59 : STD_LOGIC;
  signal Del_n_6 : STD_LOGIC;
  signal Del_n_60 : STD_LOGIC;
  signal Del_n_61 : STD_LOGIC;
  signal Del_n_62 : STD_LOGIC;
  signal Del_n_63 : STD_LOGIC;
  signal Del_n_64 : STD_LOGIC;
  signal Del_n_7 : STD_LOGIC;
  signal Del_n_8 : STD_LOGIC;
  signal Del_n_9 : STD_LOGIC;
  signal Din_del1_reg_r_n_0 : STD_LOGIC;
  signal \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\ : STD_LOGIC;
  signal Din_del2_reg_r_n_0 : STD_LOGIC;
  signal \Din_del3_reg[0]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[10]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[11]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[12]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[13]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[14]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[15]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[16]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[17]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[18]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[19]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[1]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[20]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[21]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[22]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[23]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[24]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[25]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[26]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[27]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[28]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[29]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[2]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[30]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[31]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[32]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[33]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[34]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[35]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[36]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[37]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[38]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[39]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[3]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[40]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[41]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[42]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[43]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[44]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[45]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[46]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[47]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[48]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[49]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[4]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[50]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[51]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[52]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[53]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[54]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[55]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[56]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[57]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[58]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[59]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[5]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[60]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[61]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[62]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[6]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[7]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[8]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg[9]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__10_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__11_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__12_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__13_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__14_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__15_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__16_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__17_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__18_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__19_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__20_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__21_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__22_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__23_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__24_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__25_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__26_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__27_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__28_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__29_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__30_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__31_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__32_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__33_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__34_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__35_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__36_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__37_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__38_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__39_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__40_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__41_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__42_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__43_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__44_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__45_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__46_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__47_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__48_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__49_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__50_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__51_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__52_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__53_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__54_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__55_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__56_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__57_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__58_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__59_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__60_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__61_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__62_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__6_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__7_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__8_n_0\ : STD_LOGIC;
  signal \Din_del3_reg_gate__9_n_0\ : STD_LOGIC;
  signal Din_del3_reg_gate_n_0 : STD_LOGIC;
  signal Din_del3_reg_r_n_0 : STD_LOGIC;
  signal Din_del4 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal correct_i_10_n_0 : STD_LOGIC;
  signal correct_i_11_n_0 : STD_LOGIC;
  signal correct_i_13_n_0 : STD_LOGIC;
  signal correct_i_14_n_0 : STD_LOGIC;
  signal correct_i_15_n_0 : STD_LOGIC;
  signal correct_i_16_n_0 : STD_LOGIC;
  signal correct_i_18_n_0 : STD_LOGIC;
  signal correct_i_19_n_0 : STD_LOGIC;
  signal correct_i_20_n_0 : STD_LOGIC;
  signal correct_i_21_n_0 : STD_LOGIC;
  signal correct_i_23_n_0 : STD_LOGIC;
  signal correct_i_24_n_0 : STD_LOGIC;
  signal correct_i_25_n_0 : STD_LOGIC;
  signal correct_i_26_n_0 : STD_LOGIC;
  signal correct_i_27_n_0 : STD_LOGIC;
  signal correct_i_28_n_0 : STD_LOGIC;
  signal correct_i_29_n_0 : STD_LOGIC;
  signal correct_i_30_n_0 : STD_LOGIC;
  signal correct_i_6_n_0 : STD_LOGIC;
  signal correct_i_8_n_0 : STD_LOGIC;
  signal correct_i_9_n_0 : STD_LOGIC;
  signal correct_int : STD_LOGIC;
  signal correct_reg_i_12_n_0 : STD_LOGIC;
  signal correct_reg_i_12_n_1 : STD_LOGIC;
  signal correct_reg_i_12_n_2 : STD_LOGIC;
  signal correct_reg_i_12_n_3 : STD_LOGIC;
  signal correct_reg_i_17_n_0 : STD_LOGIC;
  signal correct_reg_i_17_n_1 : STD_LOGIC;
  signal correct_reg_i_17_n_2 : STD_LOGIC;
  signal correct_reg_i_17_n_3 : STD_LOGIC;
  signal correct_reg_i_22_n_0 : STD_LOGIC;
  signal correct_reg_i_22_n_1 : STD_LOGIC;
  signal correct_reg_i_22_n_2 : STD_LOGIC;
  signal correct_reg_i_22_n_3 : STD_LOGIC;
  signal correct_reg_i_3_n_3 : STD_LOGIC;
  signal correct_reg_i_4_n_0 : STD_LOGIC;
  signal correct_reg_i_4_n_1 : STD_LOGIC;
  signal correct_reg_i_4_n_2 : STD_LOGIC;
  signal correct_reg_i_4_n_3 : STD_LOGIC;
  signal correct_reg_i_7_n_0 : STD_LOGIC;
  signal correct_reg_i_7_n_1 : STD_LOGIC;
  signal correct_reg_i_7_n_2 : STD_LOGIC;
  signal correct_reg_i_7_n_3 : STD_LOGIC;
  signal \genblk1[7].DES_i_n_7\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal prbs : STD_LOGIC;
  signal \prbs_reg_n_0_[0]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[10]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[11]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[12]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[13]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[14]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[15]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[16]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[17]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[18]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[19]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[1]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[20]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[21]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[22]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[23]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[24]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[25]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[26]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[27]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[28]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[29]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[2]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[30]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[31]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[32]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[33]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[34]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[35]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[36]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[37]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[38]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[39]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[3]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[40]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[41]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[42]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[43]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[44]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[45]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[46]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[47]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[48]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[49]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[4]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[50]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[51]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[52]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[53]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[54]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[55]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[5]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[6]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[7]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[8]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[9]\ : STD_LOGIC;
  signal \^slv_status_wire1\ : STD_LOGIC;
  signal NLW_correct_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_correct_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_correct_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_correct_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_correct_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_correct_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_correct_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name : string;
  attribute srl_name of \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute srl_bus_name of \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg ";
  attribute srl_name of \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\ : label is "\inst/DDS_core_ip_v1_0_S00_AXI_inst/DDS_core_inst/BIST/Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Din_del3_reg_gate : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__12\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__13\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__14\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__15\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__16\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__17\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__18\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__19\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__20\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__21\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__22\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__23\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__24\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__25\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__26\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__27\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__28\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__29\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__30\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__31\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__32\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__33\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__34\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__35\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__36\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__37\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__38\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__39\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__40\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__41\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__42\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__43\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__44\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__45\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__46\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__47\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__48\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__49\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__50\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__51\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__52\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__53\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__54\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__55\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__56\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__57\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__58\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__59\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__60\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__61\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__62\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__7\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Din_del3_reg_gate__9\ : label is "soft_lutpair67";
begin
  slv_status_wire1 <= \^slv_status_wire1\;
\DES_out_del_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(40),
      Q => DES_out_int(0),
      R => '0'
    );
\DES_out_del_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(41),
      Q => DES_out_int(1),
      R => '0'
    );
\DES_out_del_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(42),
      Q => DES_out_int(2),
      R => '0'
    );
\DES_out_del_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(43),
      Q => DES_out_int(3),
      R => '0'
    );
\DES_out_del_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(44),
      Q => DES_out_int(4),
      R => '0'
    );
\DES_out_del_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(45),
      Q => DES_out_int(5),
      R => '0'
    );
\DES_out_del_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(46),
      Q => DES_out_int(6),
      R => '0'
    );
\DES_out_del_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(47),
      Q => DES_out_int(7),
      R => '0'
    );
\DES_out_del_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(48),
      Q => DES_out_int(8),
      R => '0'
    );
\DES_out_del_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(49),
      Q => DES_out_int(9),
      R => '0'
    );
\DES_out_del_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(50),
      Q => DES_out_int(10),
      R => '0'
    );
\DES_out_del_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(51),
      Q => DES_out_int(11),
      R => '0'
    );
\DES_out_del_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(52),
      Q => DES_out_int(12),
      R => '0'
    );
\DES_out_del_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(53),
      Q => DES_out_int(13),
      R => '0'
    );
\DES_out_del_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(54),
      Q => DES_out_int(14),
      R => '0'
    );
\DES_out_del_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(55),
      Q => DES_out_int(15),
      R => '0'
    );
\DES_out_del_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(56),
      Q => DES_out_int(16),
      R => '0'
    );
\DES_out_del_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(57),
      Q => DES_out_int(17),
      R => '0'
    );
\DES_out_del_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(58),
      Q => DES_out_int(18),
      R => '0'
    );
\DES_out_del_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(59),
      Q => DES_out_int(19),
      R => '0'
    );
\DES_out_del_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(60),
      Q => DES_out_int(20),
      R => '0'
    );
\DES_out_del_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(61),
      Q => DES_out_int(21),
      R => '0'
    );
\DES_out_del_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(62),
      Q => DES_out_int(22),
      R => '0'
    );
\DES_out_del_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => DES_out(63),
      Q => DES_out_int(23),
      R => '0'
    );
Del: entity work.DDS_top_DDS_core_ip_0_1_Delay
     port map (
      CLK => CLK,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(63 downto 56) => \in\(7 downto 0),
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(55) => \prbs_reg_n_0_[55]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(54) => \prbs_reg_n_0_[54]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(53) => \prbs_reg_n_0_[53]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(52) => \prbs_reg_n_0_[52]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(51) => \prbs_reg_n_0_[51]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(50) => \prbs_reg_n_0_[50]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(49) => \prbs_reg_n_0_[49]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(48) => \prbs_reg_n_0_[48]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(47) => \prbs_reg_n_0_[47]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(46) => \prbs_reg_n_0_[46]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(45) => \prbs_reg_n_0_[45]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(44) => \prbs_reg_n_0_[44]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(43) => \prbs_reg_n_0_[43]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(42) => \prbs_reg_n_0_[42]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(41) => \prbs_reg_n_0_[41]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(40) => \prbs_reg_n_0_[40]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(39) => \prbs_reg_n_0_[39]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(38) => \prbs_reg_n_0_[38]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(37) => \prbs_reg_n_0_[37]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(36) => \prbs_reg_n_0_[36]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(35) => \prbs_reg_n_0_[35]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(34) => \prbs_reg_n_0_[34]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(33) => \prbs_reg_n_0_[33]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(32) => \prbs_reg_n_0_[32]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(31) => \prbs_reg_n_0_[31]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(30) => \prbs_reg_n_0_[30]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(29) => \prbs_reg_n_0_[29]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(28) => \prbs_reg_n_0_[28]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(27) => \prbs_reg_n_0_[27]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(26) => \prbs_reg_n_0_[26]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(25) => \prbs_reg_n_0_[25]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(24) => \prbs_reg_n_0_[24]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(23) => \prbs_reg_n_0_[23]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(22) => \prbs_reg_n_0_[22]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(21) => \prbs_reg_n_0_[21]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(20) => \prbs_reg_n_0_[20]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(19) => \prbs_reg_n_0_[19]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(18) => \prbs_reg_n_0_[18]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(17) => \prbs_reg_n_0_[17]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(16) => \prbs_reg_n_0_[16]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(15) => \prbs_reg_n_0_[15]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(14) => \prbs_reg_n_0_[14]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(13) => \prbs_reg_n_0_[13]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(12) => \prbs_reg_n_0_[12]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(11) => \prbs_reg_n_0_[11]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(10) => \prbs_reg_n_0_[10]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(9) => \prbs_reg_n_0_[9]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(8) => \prbs_reg_n_0_[8]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(7) => \prbs_reg_n_0_[7]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(6) => \prbs_reg_n_0_[6]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(5) => \prbs_reg_n_0_[5]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(4) => \prbs_reg_n_0_[4]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(3) => \prbs_reg_n_0_[3]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(2) => \prbs_reg_n_0_[2]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(1) => \prbs_reg_n_0_[1]\,
      \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\(0) => \prbs_reg_n_0_[0]\,
      DoutB1_out(63 downto 0) => DoutB1_out(63 downto 0),
      E(0) => prbs,
      Q(2 downto 0) => Q(2 downto 0),
      correct_int => correct_int,
      correct_reg => correct_reg_0,
      correct_reg_0 => correct_reg_1,
      data_BIST(63 downto 0) => data_BIST(63 downto 0),
      eeprom_reg_0 => Del_n_1,
      eeprom_reg_0_0 => Del_n_2,
      eeprom_reg_0_1 => Del_n_3,
      eeprom_reg_0_10 => Del_n_12,
      eeprom_reg_0_11 => Del_n_13,
      eeprom_reg_0_12 => Del_n_14,
      eeprom_reg_0_13 => Del_n_15,
      eeprom_reg_0_14 => Del_n_16,
      eeprom_reg_0_15 => Del_n_17,
      eeprom_reg_0_16 => Del_n_18,
      eeprom_reg_0_17 => Del_n_19,
      eeprom_reg_0_18 => Del_n_20,
      eeprom_reg_0_19 => Del_n_21,
      eeprom_reg_0_2 => Del_n_4,
      eeprom_reg_0_20 => Del_n_22,
      eeprom_reg_0_21 => Del_n_23,
      eeprom_reg_0_22 => Del_n_24,
      eeprom_reg_0_23 => Del_n_25,
      eeprom_reg_0_24 => Del_n_26,
      eeprom_reg_0_25 => Del_n_27,
      eeprom_reg_0_26 => Del_n_28,
      eeprom_reg_0_27 => Del_n_29,
      eeprom_reg_0_28 => Del_n_30,
      eeprom_reg_0_29 => Del_n_31,
      eeprom_reg_0_3 => Del_n_5,
      eeprom_reg_0_30 => Del_n_32,
      eeprom_reg_0_31 => Del_n_33,
      eeprom_reg_0_32 => Del_n_34,
      eeprom_reg_0_33 => Del_n_35,
      eeprom_reg_0_34 => Del_n_36,
      eeprom_reg_0_4 => Del_n_6,
      eeprom_reg_0_5 => Del_n_7,
      eeprom_reg_0_6 => Del_n_8,
      eeprom_reg_0_7 => Del_n_9,
      eeprom_reg_0_8 => Del_n_10,
      eeprom_reg_0_9 => Del_n_11,
      eeprom_reg_1 => Del_n_37,
      eeprom_reg_1_0 => Del_n_38,
      eeprom_reg_1_1 => Del_n_39,
      eeprom_reg_1_10 => Del_n_48,
      eeprom_reg_1_11 => Del_n_49,
      eeprom_reg_1_12 => Del_n_50,
      eeprom_reg_1_13 => Del_n_51,
      eeprom_reg_1_14 => Del_n_52,
      eeprom_reg_1_15 => Del_n_53,
      eeprom_reg_1_16 => Del_n_54,
      eeprom_reg_1_17 => Del_n_55,
      eeprom_reg_1_18 => Del_n_56,
      eeprom_reg_1_19 => Del_n_57,
      eeprom_reg_1_2 => Del_n_40,
      eeprom_reg_1_20 => Del_n_58,
      eeprom_reg_1_21 => Del_n_59,
      eeprom_reg_1_22 => Del_n_60,
      eeprom_reg_1_23 => Del_n_61,
      eeprom_reg_1_24 => Del_n_62,
      eeprom_reg_1_25 => Del_n_63,
      eeprom_reg_1_26 => Del_n_64,
      eeprom_reg_1_3 => Del_n_41,
      eeprom_reg_1_4 => Del_n_42,
      eeprom_reg_1_5 => Del_n_43,
      eeprom_reg_1_6 => Del_n_44,
      eeprom_reg_1_7 => Del_n_45,
      eeprom_reg_1_8 => Del_n_46,
      eeprom_reg_1_9 => Del_n_47,
      lock => lock,
      \slv_reg0_reg[2]\ => Del_n_0,
      slv_status_wire1 => \^slv_status_wire1\
    );
Din_del1_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => '1',
      Q => Din_del1_reg_r_n_0,
      R => \prbs_reg[63]_0\
    );
\Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_1,
      Q => \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_11,
      Q => \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_12,
      Q => \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_13,
      Q => \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_14,
      Q => \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_15,
      Q => \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_16,
      Q => \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_17,
      Q => \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_18,
      Q => \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_19,
      Q => \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_20,
      Q => \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_2,
      Q => \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_21,
      Q => \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_22,
      Q => \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_23,
      Q => \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_24,
      Q => \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_25,
      Q => \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_26,
      Q => \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_27,
      Q => \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_28,
      Q => \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_29,
      Q => \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_30,
      Q => \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_3,
      Q => \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_31,
      Q => \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_32,
      Q => \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_33,
      Q => \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_34,
      Q => \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_35,
      Q => \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_36,
      Q => \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_37,
      Q => \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_38,
      Q => \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_39,
      Q => \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_40,
      Q => \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_4,
      Q => \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_41,
      Q => \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_42,
      Q => \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_43,
      Q => \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_44,
      Q => \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_45,
      Q => \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_46,
      Q => \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_47,
      Q => \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_48,
      Q => \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_49,
      Q => \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_50,
      Q => \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_5,
      Q => \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_51,
      Q => \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_52,
      Q => \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_53,
      Q => \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_54,
      Q => \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_55,
      Q => \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_56,
      Q => \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_57,
      Q => \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_58,
      Q => \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_59,
      Q => \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_60,
      Q => \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_6,
      Q => \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_61,
      Q => \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_62,
      Q => \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_63,
      Q => \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_64,
      Q => \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_7,
      Q => \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_8,
      Q => \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_9,
      Q => \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
\Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => int_CE,
      CLK => CLK,
      D => Del_n_10,
      Q => \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\
    );
Din_del2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => Din_del1_reg_r_n_0,
      Q => Din_del2_reg_r_n_0,
      R => \prbs_reg[63]_0\
    );
\Din_del3_reg[0]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[0]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[0]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[10]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[10]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[10]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[11]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[11]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[11]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[12]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[12]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[12]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[13]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[13]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[13]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[14]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[14]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[14]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[15]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[15]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[15]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[16]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[16]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[16]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[17]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[17]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[17]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[18]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[18]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[18]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[19]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[19]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[19]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[1]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[1]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[1]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[20]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[20]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[20]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[21]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[21]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[21]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[22]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[22]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[22]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[23]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[23]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[23]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[24]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[24]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[24]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[25]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[25]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[25]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[26]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[26]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[26]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[27]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[27]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[27]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[28]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[28]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[28]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[29]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[29]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[29]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[2]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[2]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[2]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[30]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[30]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[30]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[31]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[31]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[31]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[32]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[32]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[32]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[33]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[33]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[33]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[34]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[34]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[34]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[35]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[35]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[35]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[36]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[36]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[36]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[37]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[37]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[37]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[38]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[38]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[38]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[39]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[39]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[39]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[3]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[3]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[3]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[40]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[40]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[40]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[41]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[41]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[41]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[42]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[42]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[42]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[43]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[43]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[43]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[44]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[44]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[44]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[45]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[45]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[45]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[46]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[46]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[46]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[47]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[47]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[47]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[48]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[48]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[48]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[49]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[49]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[49]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[4]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[4]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[4]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[50]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[50]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[50]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[51]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[51]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[51]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[52]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[52]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[52]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[53]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[53]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[53]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[54]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[54]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[54]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[55]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[55]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[55]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[56]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[56]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[56]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[57]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[57]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[57]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[58]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[58]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[58]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[59]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[59]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[59]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[5]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[5]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[5]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[60]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[60]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[60]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[61]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[61]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[61]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[62]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[62]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[62]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[63]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[6]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[6]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[6]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[7]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[7]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[7]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[8]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[8]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[8]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
\Din_del3_reg[9]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del2_reg[9]_srl2___inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del2_reg_r_n_0\,
      Q => \Din_del3_reg[9]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      R => '0'
    );
Din_del3_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[63]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => Din_del3_reg_gate_n_0
    );
\Din_del3_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[62]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__0_n_0\
    );
\Din_del3_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[61]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__1_n_0\
    );
\Din_del3_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[52]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__10_n_0\
    );
\Din_del3_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[51]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__11_n_0\
    );
\Din_del3_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[50]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__12_n_0\
    );
\Din_del3_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[49]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__13_n_0\
    );
\Din_del3_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[48]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__14_n_0\
    );
\Din_del3_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[47]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__15_n_0\
    );
\Din_del3_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[46]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__16_n_0\
    );
\Din_del3_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[45]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__17_n_0\
    );
\Din_del3_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[44]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__18_n_0\
    );
\Din_del3_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[43]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__19_n_0\
    );
\Din_del3_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[60]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__2_n_0\
    );
\Din_del3_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[42]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__20_n_0\
    );
\Din_del3_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[41]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__21_n_0\
    );
\Din_del3_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[40]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__22_n_0\
    );
\Din_del3_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[39]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__23_n_0\
    );
\Din_del3_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[38]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__24_n_0\
    );
\Din_del3_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[37]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__25_n_0\
    );
\Din_del3_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[36]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__26_n_0\
    );
\Din_del3_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[35]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__27_n_0\
    );
\Din_del3_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[34]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__28_n_0\
    );
\Din_del3_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[33]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__29_n_0\
    );
\Din_del3_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[59]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__3_n_0\
    );
\Din_del3_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[32]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__30_n_0\
    );
\Din_del3_reg_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[31]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__31_n_0\
    );
\Din_del3_reg_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[30]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__32_n_0\
    );
\Din_del3_reg_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[29]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__33_n_0\
    );
\Din_del3_reg_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[28]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__34_n_0\
    );
\Din_del3_reg_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[27]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__35_n_0\
    );
\Din_del3_reg_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[26]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__36_n_0\
    );
\Din_del3_reg_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[25]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__37_n_0\
    );
\Din_del3_reg_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[24]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__38_n_0\
    );
\Din_del3_reg_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[23]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__39_n_0\
    );
\Din_del3_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[58]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__4_n_0\
    );
\Din_del3_reg_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[22]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__40_n_0\
    );
\Din_del3_reg_gate__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[21]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__41_n_0\
    );
\Din_del3_reg_gate__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[20]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__42_n_0\
    );
\Din_del3_reg_gate__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[19]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__43_n_0\
    );
\Din_del3_reg_gate__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[18]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__44_n_0\
    );
\Din_del3_reg_gate__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[17]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__45_n_0\
    );
\Din_del3_reg_gate__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[16]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__46_n_0\
    );
\Din_del3_reg_gate__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[15]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__47_n_0\
    );
\Din_del3_reg_gate__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[14]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__48_n_0\
    );
\Din_del3_reg_gate__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[13]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__49_n_0\
    );
\Din_del3_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[57]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__5_n_0\
    );
\Din_del3_reg_gate__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[12]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__50_n_0\
    );
\Din_del3_reg_gate__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[11]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__51_n_0\
    );
\Din_del3_reg_gate__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[10]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__52_n_0\
    );
\Din_del3_reg_gate__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[9]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__53_n_0\
    );
\Din_del3_reg_gate__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[8]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__54_n_0\
    );
\Din_del3_reg_gate__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[7]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__55_n_0\
    );
\Din_del3_reg_gate__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[6]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__56_n_0\
    );
\Din_del3_reg_gate__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[5]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__57_n_0\
    );
\Din_del3_reg_gate__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[4]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__58_n_0\
    );
\Din_del3_reg_gate__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[3]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__59_n_0\
    );
\Din_del3_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[56]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__6_n_0\
    );
\Din_del3_reg_gate__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[2]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__60_n_0\
    );
\Din_del3_reg_gate__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[1]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__61_n_0\
    );
\Din_del3_reg_gate__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[0]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__62_n_0\
    );
\Din_del3_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[55]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__7_n_0\
    );
\Din_del3_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[54]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__8_n_0\
    );
\Din_del3_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Din_del3_reg[53]_inst_DDS_core_ip_v1_0_S00_AXI_inst_DDS_core_inst_BIST_Din_del3_reg_r_n_0\,
      I1 => Din_del3_reg_r_n_0,
      O => \Din_del3_reg_gate__9_n_0\
    );
Din_del3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => Din_del2_reg_r_n_0,
      Q => Din_del3_reg_r_n_0,
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__62_n_0\,
      Q => Din_del4(0),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__52_n_0\,
      Q => Din_del4(10),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__51_n_0\,
      Q => Din_del4(11),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__50_n_0\,
      Q => Din_del4(12),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__49_n_0\,
      Q => Din_del4(13),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__48_n_0\,
      Q => Din_del4(14),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__47_n_0\,
      Q => Din_del4(15),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__46_n_0\,
      Q => Din_del4(16),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__45_n_0\,
      Q => Din_del4(17),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__44_n_0\,
      Q => Din_del4(18),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__43_n_0\,
      Q => Din_del4(19),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__61_n_0\,
      Q => Din_del4(1),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__42_n_0\,
      Q => Din_del4(20),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__41_n_0\,
      Q => Din_del4(21),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__40_n_0\,
      Q => Din_del4(22),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__39_n_0\,
      Q => Din_del4(23),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__38_n_0\,
      Q => Din_del4(24),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__37_n_0\,
      Q => Din_del4(25),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__36_n_0\,
      Q => Din_del4(26),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__35_n_0\,
      Q => Din_del4(27),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__34_n_0\,
      Q => Din_del4(28),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__33_n_0\,
      Q => Din_del4(29),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__60_n_0\,
      Q => Din_del4(2),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__32_n_0\,
      Q => Din_del4(30),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__31_n_0\,
      Q => Din_del4(31),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__30_n_0\,
      Q => Din_del4(32),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__29_n_0\,
      Q => Din_del4(33),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__28_n_0\,
      Q => Din_del4(34),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__27_n_0\,
      Q => Din_del4(35),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__26_n_0\,
      Q => Din_del4(36),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__25_n_0\,
      Q => Din_del4(37),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__24_n_0\,
      Q => Din_del4(38),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__23_n_0\,
      Q => Din_del4(39),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__59_n_0\,
      Q => Din_del4(3),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__22_n_0\,
      Q => Din_del4(40),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__21_n_0\,
      Q => Din_del4(41),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__20_n_0\,
      Q => Din_del4(42),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__19_n_0\,
      Q => Din_del4(43),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__18_n_0\,
      Q => Din_del4(44),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__17_n_0\,
      Q => Din_del4(45),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__16_n_0\,
      Q => Din_del4(46),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__15_n_0\,
      Q => Din_del4(47),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__14_n_0\,
      Q => Din_del4(48),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__13_n_0\,
      Q => Din_del4(49),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__58_n_0\,
      Q => Din_del4(4),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__12_n_0\,
      Q => Din_del4(50),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__11_n_0\,
      Q => Din_del4(51),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__10_n_0\,
      Q => Din_del4(52),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__9_n_0\,
      Q => Din_del4(53),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__8_n_0\,
      Q => Din_del4(54),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__7_n_0\,
      Q => Din_del4(55),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__6_n_0\,
      Q => Din_del4(56),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__5_n_0\,
      Q => Din_del4(57),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__4_n_0\,
      Q => Din_del4(58),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__3_n_0\,
      Q => Din_del4(59),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__57_n_0\,
      Q => Din_del4(5),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__2_n_0\,
      Q => Din_del4(60),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__1_n_0\,
      Q => Din_del4(61),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__0_n_0\,
      Q => Din_del4(62),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => Din_del3_reg_gate_n_0,
      Q => Din_del4(63),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__56_n_0\,
      Q => Din_del4(6),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__55_n_0\,
      Q => Din_del4(7),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__54_n_0\,
      Q => Din_del4(8),
      R => \prbs_reg[63]_0\
    );
\Din_del4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => int_CE,
      D => \Din_del3_reg_gate__53_n_0\,
      Q => Din_del4(9),
      R => \prbs_reg[63]_0\
    );
correct_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(51),
      I1 => DES_out(27),
      I2 => DES_out(29),
      I3 => Din_del4(53),
      I4 => DES_out(28),
      I5 => Din_del4(52),
      O => correct_i_10_n_0
    );
correct_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(48),
      I1 => DES_out(24),
      I2 => DES_out(26),
      I3 => Din_del4(50),
      I4 => DES_out(25),
      I5 => Din_del4(49),
      O => correct_i_11_n_0
    );
correct_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(45),
      I1 => DES_out(21),
      I2 => DES_out(23),
      I3 => Din_del4(47),
      I4 => DES_out(22),
      I5 => Din_del4(46),
      O => correct_i_13_n_0
    );
correct_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(42),
      I1 => DES_out(18),
      I2 => DES_out(20),
      I3 => Din_del4(44),
      I4 => DES_out(19),
      I5 => Din_del4(43),
      O => correct_i_14_n_0
    );
correct_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(39),
      I1 => DES_out(15),
      I2 => DES_out(17),
      I3 => Din_del4(41),
      I4 => DES_out(16),
      I5 => Din_del4(40),
      O => correct_i_15_n_0
    );
correct_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(36),
      I1 => DES_out(12),
      I2 => DES_out(14),
      I3 => Din_del4(38),
      I4 => DES_out(13),
      I5 => Din_del4(37),
      O => correct_i_16_n_0
    );
correct_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(33),
      I1 => DES_out(9),
      I2 => DES_out(11),
      I3 => Din_del4(35),
      I4 => DES_out(10),
      I5 => Din_del4(34),
      O => correct_i_18_n_0
    );
correct_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(30),
      I1 => DES_out(6),
      I2 => DES_out(8),
      I3 => Din_del4(32),
      I4 => DES_out(7),
      I5 => Din_del4(31),
      O => correct_i_19_n_0
    );
correct_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(27),
      I1 => DES_out(3),
      I2 => DES_out(5),
      I3 => Din_del4(29),
      I4 => DES_out(4),
      I5 => Din_del4(28),
      O => correct_i_20_n_0
    );
correct_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(24),
      I1 => DES_out(0),
      I2 => DES_out(2),
      I3 => Din_del4(26),
      I4 => DES_out(1),
      I5 => Din_del4(25),
      O => correct_i_21_n_0
    );
correct_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(21),
      I1 => DES_out_int(21),
      I2 => DES_out_int(23),
      I3 => Din_del4(23),
      I4 => DES_out_int(22),
      I5 => Din_del4(22),
      O => correct_i_23_n_0
    );
correct_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(18),
      I1 => DES_out_int(18),
      I2 => DES_out_int(20),
      I3 => Din_del4(20),
      I4 => DES_out_int(19),
      I5 => Din_del4(19),
      O => correct_i_24_n_0
    );
correct_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(15),
      I1 => DES_out_int(15),
      I2 => DES_out_int(17),
      I3 => Din_del4(17),
      I4 => DES_out_int(16),
      I5 => Din_del4(16),
      O => correct_i_25_n_0
    );
correct_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(12),
      I1 => DES_out_int(12),
      I2 => DES_out_int(14),
      I3 => Din_del4(14),
      I4 => DES_out_int(13),
      I5 => Din_del4(13),
      O => correct_i_26_n_0
    );
correct_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(9),
      I1 => DES_out_int(9),
      I2 => DES_out_int(11),
      I3 => Din_del4(11),
      I4 => DES_out_int(10),
      I5 => Din_del4(10),
      O => correct_i_27_n_0
    );
correct_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(6),
      I1 => DES_out_int(6),
      I2 => DES_out_int(8),
      I3 => Din_del4(8),
      I4 => DES_out_int(7),
      I5 => Din_del4(7),
      O => correct_i_28_n_0
    );
correct_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(3),
      I1 => DES_out_int(3),
      I2 => DES_out_int(5),
      I3 => Din_del4(5),
      I4 => DES_out_int(4),
      I5 => Din_del4(4),
      O => correct_i_29_n_0
    );
correct_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(0),
      I1 => DES_out_int(0),
      I2 => DES_out_int(2),
      I3 => Din_del4(2),
      I4 => DES_out_int(1),
      I5 => Din_del4(1),
      O => correct_i_30_n_0
    );
correct_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(60),
      I1 => DES_out(36),
      I2 => DES_out(38),
      I3 => Din_del4(62),
      I4 => DES_out(37),
      I5 => Din_del4(61),
      O => correct_i_6_n_0
    );
correct_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(57),
      I1 => DES_out(33),
      I2 => DES_out(35),
      I3 => Din_del4(59),
      I4 => DES_out(34),
      I5 => Din_del4(58),
      O => correct_i_8_n_0
    );
correct_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Din_del4(54),
      I1 => DES_out(30),
      I2 => DES_out(32),
      I3 => Din_del4(56),
      I4 => DES_out(31),
      I5 => Din_del4(55),
      O => correct_i_9_n_0
    );
correct_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Del_n_0,
      Q => \^slv_status_wire1\,
      R => '0'
    );
correct_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => correct_reg_i_17_n_0,
      CO(3) => correct_reg_i_12_n_0,
      CO(2) => correct_reg_i_12_n_1,
      CO(1) => correct_reg_i_12_n_2,
      CO(0) => correct_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => correct_i_18_n_0,
      S(2) => correct_i_19_n_0,
      S(1) => correct_i_20_n_0,
      S(0) => correct_i_21_n_0
    );
correct_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => correct_reg_i_22_n_0,
      CO(3) => correct_reg_i_17_n_0,
      CO(2) => correct_reg_i_17_n_1,
      CO(1) => correct_reg_i_17_n_2,
      CO(0) => correct_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => correct_i_23_n_0,
      S(2) => correct_i_24_n_0,
      S(1) => correct_i_25_n_0,
      S(0) => correct_i_26_n_0
    );
correct_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => correct_reg_i_22_n_0,
      CO(2) => correct_reg_i_22_n_1,
      CO(1) => correct_reg_i_22_n_2,
      CO(0) => correct_reg_i_22_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => correct_i_27_n_0,
      S(2) => correct_i_28_n_0,
      S(1) => correct_i_29_n_0,
      S(0) => correct_i_30_n_0
    );
correct_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => correct_reg_i_4_n_0,
      CO(3 downto 2) => NLW_correct_reg_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => correct_int,
      CO(0) => correct_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \genblk1[7].DES_i_n_7\,
      S(0) => correct_i_6_n_0
    );
correct_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => correct_reg_i_7_n_0,
      CO(3) => correct_reg_i_4_n_0,
      CO(2) => correct_reg_i_4_n_1,
      CO(1) => correct_reg_i_4_n_2,
      CO(0) => correct_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => correct_i_8_n_0,
      S(2) => correct_i_9_n_0,
      S(1) => correct_i_10_n_0,
      S(0) => correct_i_11_n_0
    );
correct_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => correct_reg_i_12_n_0,
      CO(3) => correct_reg_i_7_n_0,
      CO(2) => correct_reg_i_7_n_1,
      CO(1) => correct_reg_i_7_n_2,
      CO(0) => correct_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_correct_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => correct_i_13_n_0,
      S(2) => correct_i_14_n_0,
      S(1) => correct_i_15_n_0,
      S(0) => correct_i_16_n_0
    );
\genblk1[0].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(56),
      DES_out(6) => DES_out(48),
      DES_out(5) => DES_out(40),
      DES_out(4) => DES_out(32),
      DES_out(3) => DES_out(24),
      DES_out(2) => DES_out(16),
      DES_out(1) => DES_out(8),
      DES_out(0) => DES_out(0),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(0),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[1].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_7
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(57),
      DES_out(6) => DES_out(49),
      DES_out(5) => DES_out(41),
      DES_out(4) => DES_out(33),
      DES_out(3) => DES_out(25),
      DES_out(2) => DES_out(17),
      DES_out(1) => DES_out(9),
      DES_out(0) => DES_out(1),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(1),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[2].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_8
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(58),
      DES_out(6) => DES_out(50),
      DES_out(5) => DES_out(42),
      DES_out(4) => DES_out(34),
      DES_out(3) => DES_out(26),
      DES_out(2) => DES_out(18),
      DES_out(1) => DES_out(10),
      DES_out(0) => DES_out(2),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(2),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[3].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_9
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(59),
      DES_out(6) => DES_out(51),
      DES_out(5) => DES_out(43),
      DES_out(4) => DES_out(35),
      DES_out(3) => DES_out(27),
      DES_out(2) => DES_out(19),
      DES_out(1) => DES_out(11),
      DES_out(0) => DES_out(3),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(3),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[4].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_10
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(60),
      DES_out(6) => DES_out(52),
      DES_out(5) => DES_out(44),
      DES_out(4) => DES_out(36),
      DES_out(3) => DES_out(28),
      DES_out(2) => DES_out(20),
      DES_out(1) => DES_out(12),
      DES_out(0) => DES_out(4),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(4),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[5].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_11
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(61),
      DES_out(6) => DES_out(53),
      DES_out(5) => DES_out(45),
      DES_out(4) => DES_out(37),
      DES_out(3) => DES_out(29),
      DES_out(2) => DES_out(21),
      DES_out(1) => DES_out(13),
      DES_out(0) => DES_out(5),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(5),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[6].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_12
     port map (
      CLK => CLK,
      DES_out(7) => DES_out(62),
      DES_out(6) => DES_out(54),
      DES_out(5) => DES_out(46),
      DES_out(4) => DES_out(38),
      DES_out(3) => DES_out(30),
      DES_out(2) => DES_out(22),
      DES_out(1) => DES_out(14),
      DES_out(0) => DES_out(6),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      data_FB(0) => data_FB(6),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK
    );
\genblk1[7].DES_i\: entity work.DDS_top_DDS_core_ip_0_1_deserializer_1_8_primitive_13
     port map (
      CLK => CLK,
      Din_del4(0) => Din_del4(63),
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      S(0) => \genblk1[7].DES_i_n_7\,
      data_FB(0) => data_FB(7),
      int_CE => int_CE,
      nHS_CLK => nHS_CLK,
      \slv_reg0_reg[0]\(6) => DES_out(63),
      \slv_reg0_reg[0]\(5) => DES_out(55),
      \slv_reg0_reg[0]\(4) => DES_out(47),
      \slv_reg0_reg[0]\(3) => DES_out(31),
      \slv_reg0_reg[0]\(2) => DES_out(23),
      \slv_reg0_reg[0]\(1) => DES_out(15),
      \slv_reg0_reg[0]\(0) => DES_out(7)
    );
\prbs[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[2]\,
      I1 => \prbs_reg_n_0_[3]\,
      I2 => \prbs_reg_n_0_[7]\,
      I3 => \prbs_reg_n_0_[1]\,
      O => p_15_out(0)
    );
\prbs[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[18]\,
      I1 => \prbs_reg_n_0_[19]\,
      I2 => \prbs_reg_n_0_[23]\,
      I3 => \prbs_reg_n_0_[17]\,
      O => p_15_out(16)
    );
\prbs[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[26]\,
      I1 => \prbs_reg_n_0_[27]\,
      I2 => \prbs_reg_n_0_[31]\,
      I3 => \prbs_reg_n_0_[25]\,
      O => p_15_out(24)
    );
\prbs[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[34]\,
      I1 => \prbs_reg_n_0_[35]\,
      I2 => \prbs_reg_n_0_[39]\,
      I3 => \prbs_reg_n_0_[33]\,
      O => p_15_out(32)
    );
\prbs[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[42]\,
      I1 => \prbs_reg_n_0_[43]\,
      I2 => \prbs_reg_n_0_[47]\,
      I3 => \prbs_reg_n_0_[41]\,
      O => p_15_out(40)
    );
\prbs[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[50]\,
      I1 => \prbs_reg_n_0_[51]\,
      I2 => \prbs_reg_n_0_[55]\,
      I3 => \prbs_reg_n_0_[49]\,
      O => p_15_out(48)
    );
\prbs[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \in\(2),
      I1 => \in\(3),
      I2 => \in\(7),
      I3 => \in\(1),
      O => p_15_out(56)
    );
\prbs[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prbs_reg_n_0_[10]\,
      I1 => \prbs_reg_n_0_[11]\,
      I2 => \prbs_reg_n_0_[15]\,
      I3 => \prbs_reg_n_0_[9]\,
      O => p_15_out(8)
    );
\prbs_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(0),
      Q => \prbs_reg_n_0_[0]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[9]\,
      Q => \prbs_reg_n_0_[10]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[10]\,
      Q => \prbs_reg_n_0_[11]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[11]\,
      Q => \prbs_reg_n_0_[12]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[12]\,
      Q => \prbs_reg_n_0_[13]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[13]\,
      Q => \prbs_reg_n_0_[14]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[14]\,
      Q => \prbs_reg_n_0_[15]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(16),
      Q => \prbs_reg_n_0_[16]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[16]\,
      Q => \prbs_reg_n_0_[17]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[17]\,
      Q => \prbs_reg_n_0_[18]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[18]\,
      Q => \prbs_reg_n_0_[19]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[0]\,
      Q => \prbs_reg_n_0_[1]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[19]\,
      Q => \prbs_reg_n_0_[20]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[20]\,
      Q => \prbs_reg_n_0_[21]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[21]\,
      Q => \prbs_reg_n_0_[22]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[22]\,
      Q => \prbs_reg_n_0_[23]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(24),
      Q => \prbs_reg_n_0_[24]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[24]\,
      Q => \prbs_reg_n_0_[25]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[25]\,
      Q => \prbs_reg_n_0_[26]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[26]\,
      Q => \prbs_reg_n_0_[27]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[27]\,
      Q => \prbs_reg_n_0_[28]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[28]\,
      Q => \prbs_reg_n_0_[29]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[1]\,
      Q => \prbs_reg_n_0_[2]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[29]\,
      Q => \prbs_reg_n_0_[30]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[30]\,
      Q => \prbs_reg_n_0_[31]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(32),
      Q => \prbs_reg_n_0_[32]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[32]\,
      Q => \prbs_reg_n_0_[33]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[33]\,
      Q => \prbs_reg_n_0_[34]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[34]\,
      Q => \prbs_reg_n_0_[35]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[35]\,
      Q => \prbs_reg_n_0_[36]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[36]\,
      Q => \prbs_reg_n_0_[37]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[37]\,
      Q => \prbs_reg_n_0_[38]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[38]\,
      Q => \prbs_reg_n_0_[39]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[2]\,
      Q => \prbs_reg_n_0_[3]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(40),
      Q => \prbs_reg_n_0_[40]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[40]\,
      Q => \prbs_reg_n_0_[41]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[41]\,
      Q => \prbs_reg_n_0_[42]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[42]\,
      Q => \prbs_reg_n_0_[43]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[43]\,
      Q => \prbs_reg_n_0_[44]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[44]\,
      Q => \prbs_reg_n_0_[45]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[45]\,
      Q => \prbs_reg_n_0_[46]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[46]\,
      Q => \prbs_reg_n_0_[47]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(48),
      Q => \prbs_reg_n_0_[48]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[48]\,
      Q => \prbs_reg_n_0_[49]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[3]\,
      Q => \prbs_reg_n_0_[4]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[49]\,
      Q => \prbs_reg_n_0_[50]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[50]\,
      Q => \prbs_reg_n_0_[51]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[51]\,
      Q => \prbs_reg_n_0_[52]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[52]\,
      Q => \prbs_reg_n_0_[53]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[53]\,
      Q => \prbs_reg_n_0_[54]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[54]\,
      Q => \prbs_reg_n_0_[55]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(56),
      Q => \in\(0),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(0),
      Q => \in\(1),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(1),
      Q => \in\(2),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(2),
      Q => \in\(3),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[4]\,
      Q => \prbs_reg_n_0_[5]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(3),
      Q => \in\(4),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(4),
      Q => \in\(5),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(5),
      Q => \in\(6),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \in\(6),
      Q => \in\(7),
      S => \prbs_reg[63]_0\
    );
\prbs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[5]\,
      Q => \prbs_reg_n_0_[6]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[6]\,
      Q => \prbs_reg_n_0_[7]\,
      R => \prbs_reg[63]_0\
    );
\prbs_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => p_15_out(8),
      Q => \prbs_reg_n_0_[8]\,
      S => \prbs_reg[63]_0\
    );
\prbs_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => prbs,
      D => \prbs_reg_n_0_[8]\,
      Q => \prbs_reg_n_0_[9]\,
      S => \prbs_reg[63]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_DDS_core is
  port (
    ref_CLK_0 : out STD_LOGIC;
    Sample : out STD_LOGIC_VECTOR ( 7 downto 0 );
    slv_status_wire1 : out STD_LOGIC;
    ref_CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    \out_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DinA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_DDS_core : entity is "DDS_core";
end DDS_top_DDS_core_ip_0_1_DDS_core;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_DDS_core is
  signal CE0 : STD_LOGIC;
  signal DES_out_del : STD_LOGIC;
  signal HS_CLK : STD_LOGIC;
  signal PA_out : STD_LOGIC_VECTOR ( 23 downto 14 );
  signal PLL_n_12 : STD_LOGIC;
  signal PLL_n_4 : STD_LOGIC;
  signal PLL_n_6 : STD_LOGIC;
  signal PLL_n_8 : STD_LOGIC;
  signal PLL_n_9 : STD_LOGIC;
  signal RESET_SER : STD_LOGIC;
  signal WE_gen_n_0 : STD_LOGIC;
  signal WE_gen_n_1 : STD_LOGIC;
  signal WE_gen_n_13 : STD_LOGIC;
  signal WE_gen_n_14 : STD_LOGIC;
  signal addrA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \addrA_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \addrA_cnt_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_BIST : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_FB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_CE : STD_LOGIC;
  signal int_WE : STD_LOGIC;
  signal lock : STD_LOGIC;
  signal nHS_CLK : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ref_clk_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addrA_cnt[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addrA_cnt[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addrA_cnt[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addrA_cnt[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addrA_cnt[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addrA_cnt[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addrA_cnt[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addrA_cnt[9]_i_2\ : label is "soft_lutpair116";
begin
  ref_CLK_0 <= \^ref_clk_0\;
BIST: entity work.DDS_top_DDS_core_ip_0_1_BIST_logic
     port map (
      CLK => \^ref_clk_0\,
      DoutB1_out(63 downto 0) => data(63 downto 0),
      E(0) => DES_out_del,
      HS_CLK => HS_CLK,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      RESET_SER => RESET_SER,
      correct_reg_0 => WE_gen_n_1,
      correct_reg_1 => PLL_n_12,
      data_BIST(63 downto 0) => data_BIST(63 downto 0),
      data_FB(7 downto 0) => data_FB(7 downto 0),
      int_CE => int_CE,
      lock => lock,
      nHS_CLK => nHS_CLK,
      \prbs_reg[63]_0\ => PLL_n_6,
      slv_status_wire1 => slv_status_wire1
    );
BRAM: entity work.DDS_top_DDS_core_ip_0_1_BRAM_Controller
     port map (
      CEA => int_CE,
      CLK => \^ref_clk_0\,
      DinA(63 downto 0) => DinA(63 downto 0),
      DoutB => WE_gen_n_13,
      DoutB1_out(63 downto 0) => data(63 downto 0),
      Q(9 downto 0) => PA_out(23 downto 14),
      addrA(9 downto 0) => addrA(9 downto 0),
      eeprom_reg_1_0 => WE_gen_n_14,
      int_WE => int_WE
    );
PA: entity work.DDS_top_DDS_core_ip_0_1_Phase_acumulator
     port map (
      CLK => \^ref_clk_0\,
      E(0) => PLL_n_9,
      Q(1 downto 0) => Q(2 downto 1),
      RESET => RESET,
      SR(0) => PLL_n_8,
      \out_reg[13]_0\(13 downto 0) => \out_reg[13]\(13 downto 0),
      \out_reg[23]_0\(9 downto 0) => PA_out(23 downto 14),
      s00_axi_aresetn => s00_axi_aresetn
    );
PLL: entity work.DDS_top_DDS_core_ip_0_1_CLK_gen
     port map (
      CE0 => CE0,
      CEA => int_CE,
      CLK => \^ref_clk_0\,
      E(0) => DES_out_del,
      HS_CLK => HS_CLK,
      Q(4 downto 0) => Q(4 downto 0),
      \Q_int_reg[0]\ => WE_gen_n_0,
      \Q_int_reg[0]_0\ => WE_gen_n_1,
      RESET => RESET,
      RESET_0 => PLL_n_6,
      RESET_SER => RESET_SER,
      SR(0) => PLL_n_8,
      lock => lock,
      nHS_CLK => nHS_CLK,
      ref_CLK => ref_CLK,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[0]\ => PLL_n_4,
      \slv_reg0_reg[0]_0\(0) => PLL_n_9,
      \slv_reg0_reg[0]_1\ => PLL_n_12
    );
WE_gen: entity work.DDS_top_DDS_core_ip_0_1_Debouncer
     port map (
      CLK => \^ref_clk_0\,
      DoutB => WE_gen_n_13,
      Q(2 downto 0) => Q(2 downto 0),
      \Q_int_reg[0]_0\ => WE_gen_n_0,
      \Q_int_reg[0]_1\ => PLL_n_4,
      RESET => RESET,
      addrA(9 downto 0) => addrA(9 downto 0),
      eeprom_reg_1(9 downto 0) => \addrA_cnt_reg__0\(9 downto 0),
      int_WE => int_WE,
      lock => lock,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => WE_gen_n_1,
      \slv_reg0_reg[0]\ => WE_gen_n_14
    );
\addrA_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\addrA_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(0),
      I1 => \addrA_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\addrA_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(1),
      I1 => \addrA_cnt_reg__0\(0),
      I2 => \addrA_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\addrA_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(2),
      I1 => \addrA_cnt_reg__0\(0),
      I2 => \addrA_cnt_reg__0\(1),
      I3 => \addrA_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\addrA_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(3),
      I1 => \addrA_cnt_reg__0\(1),
      I2 => \addrA_cnt_reg__0\(0),
      I3 => \addrA_cnt_reg__0\(2),
      I4 => \addrA_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\addrA_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(4),
      I1 => \addrA_cnt_reg__0\(2),
      I2 => \addrA_cnt_reg__0\(0),
      I3 => \addrA_cnt_reg__0\(1),
      I4 => \addrA_cnt_reg__0\(3),
      I5 => \addrA_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\addrA_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addrA_cnt[9]_i_3_n_0\,
      I1 => \addrA_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\addrA_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(6),
      I1 => \addrA_cnt[9]_i_3_n_0\,
      I2 => \addrA_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\addrA_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addrA_cnt[9]_i_3_n_0\,
      I1 => \addrA_cnt_reg__0\(6),
      I2 => \addrA_cnt_reg__0\(7),
      I3 => \addrA_cnt_reg__0\(8),
      O => \p_0_in__0\(8)
    );
\addrA_cnt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addrA_cnt[9]_i_3_n_0\,
      I1 => \addrA_cnt_reg__0\(8),
      I2 => \addrA_cnt_reg__0\(7),
      I3 => \addrA_cnt_reg__0\(6),
      I4 => \addrA_cnt_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\addrA_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \addrA_cnt_reg__0\(4),
      I1 => \addrA_cnt_reg__0\(2),
      I2 => \addrA_cnt_reg__0\(0),
      I3 => \addrA_cnt_reg__0\(1),
      I4 => \addrA_cnt_reg__0\(3),
      I5 => \addrA_cnt_reg__0\(5),
      O => \addrA_cnt[9]_i_3_n_0\
    );
\addrA_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(0),
      Q => \addrA_cnt_reg__0\(0),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(1),
      Q => \addrA_cnt_reg__0\(1),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(2),
      Q => \addrA_cnt_reg__0\(2),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(3),
      Q => \addrA_cnt_reg__0\(3),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(4),
      Q => \addrA_cnt_reg__0\(4),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(5),
      Q => \addrA_cnt_reg__0\(5),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(6),
      Q => \addrA_cnt_reg__0\(6),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(7),
      Q => \addrA_cnt_reg__0\(7),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(8),
      Q => \addrA_cnt_reg__0\(8),
      R => WE_gen_n_1
    );
\addrA_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^ref_clk_0\,
      CE => int_WE,
      D => \p_0_in__0\(9),
      Q => \addrA_cnt_reg__0\(9),
      R => WE_gen_n_1
    );
\genblk1[0].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(0),
      data_BIST(7) => data_BIST(56),
      data_BIST(6) => data_BIST(48),
      data_BIST(5) => data_BIST(40),
      data_BIST(4) => data_BIST(32),
      data_BIST(3) => data_BIST(24),
      data_BIST(2) => data_BIST(16),
      data_BIST(1) => data_BIST(8),
      data_BIST(0) => data_BIST(0),
      data_FB(0) => data_FB(0)
    );
\genblk1[1].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_0
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(1),
      data_BIST(7) => data_BIST(57),
      data_BIST(6) => data_BIST(49),
      data_BIST(5) => data_BIST(41),
      data_BIST(4) => data_BIST(33),
      data_BIST(3) => data_BIST(25),
      data_BIST(2) => data_BIST(17),
      data_BIST(1) => data_BIST(9),
      data_BIST(0) => data_BIST(1),
      data_FB(0) => data_FB(1)
    );
\genblk1[2].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_1
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(2),
      data_BIST(7) => data_BIST(58),
      data_BIST(6) => data_BIST(50),
      data_BIST(5) => data_BIST(42),
      data_BIST(4) => data_BIST(34),
      data_BIST(3) => data_BIST(26),
      data_BIST(2) => data_BIST(18),
      data_BIST(1) => data_BIST(10),
      data_BIST(0) => data_BIST(2),
      data_FB(0) => data_FB(2)
    );
\genblk1[3].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_2
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(3),
      data_BIST(7) => data_BIST(59),
      data_BIST(6) => data_BIST(51),
      data_BIST(5) => data_BIST(43),
      data_BIST(4) => data_BIST(35),
      data_BIST(3) => data_BIST(27),
      data_BIST(2) => data_BIST(19),
      data_BIST(1) => data_BIST(11),
      data_BIST(0) => data_BIST(3),
      data_FB(0) => data_FB(3)
    );
\genblk1[4].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_3
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(4),
      data_BIST(7) => data_BIST(60),
      data_BIST(6) => data_BIST(52),
      data_BIST(5) => data_BIST(44),
      data_BIST(4) => data_BIST(36),
      data_BIST(3) => data_BIST(28),
      data_BIST(2) => data_BIST(20),
      data_BIST(1) => data_BIST(12),
      data_BIST(0) => data_BIST(4),
      data_FB(0) => data_FB(4)
    );
\genblk1[5].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_4
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(5),
      data_BIST(7) => data_BIST(61),
      data_BIST(6) => data_BIST(53),
      data_BIST(5) => data_BIST(45),
      data_BIST(4) => data_BIST(37),
      data_BIST(3) => data_BIST(29),
      data_BIST(2) => data_BIST(21),
      data_BIST(1) => data_BIST(13),
      data_BIST(0) => data_BIST(5),
      data_FB(0) => data_FB(5)
    );
\genblk1[6].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_5
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(6),
      data_BIST(7) => data_BIST(62),
      data_BIST(6) => data_BIST(54),
      data_BIST(5) => data_BIST(46),
      data_BIST(4) => data_BIST(38),
      data_BIST(3) => data_BIST(30),
      data_BIST(2) => data_BIST(22),
      data_BIST(1) => data_BIST(14),
      data_BIST(0) => data_BIST(6),
      data_FB(0) => data_FB(6)
    );
\genblk1[7].SER_i\: entity work.DDS_top_DDS_core_ip_0_1_Serializer_8_1_primitive_v2_6
     port map (
      CE0 => CE0,
      CLK => \^ref_clk_0\,
      HS_CLK => HS_CLK,
      RESET_SER => RESET_SER,
      Sample(0) => Sample(7),
      data_BIST(7) => data_BIST(63),
      data_BIST(6) => data_BIST(55),
      data_BIST(5) => data_BIST(47),
      data_BIST(4) => data_BIST(39),
      data_BIST(3) => data_BIST(31),
      data_BIST(2) => data_BIST(23),
      data_BIST(1) => data_BIST(15),
      data_BIST(0) => data_BIST(7),
      data_FB(0) => data_FB(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0_S00_AXI is
  port (
    LS_CLK : out STD_LOGIC;
    Sample : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ref_CLK : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0_S00_AXI : entity is "DDS_core_ip_v1_0_S00_AXI";
end DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0_S00_AXI;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0_S00_AXI is
  signal ARESET : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal slv_status_wire1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair121";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
DDS_core_inst: entity work.DDS_top_DDS_core_ip_0_1_DDS_core
     port map (
      DinA(63 downto 32) => slv_reg3(31 downto 0),
      DinA(31 downto 0) => slv_reg2(31 downto 0),
      Q(4 downto 0) => slv_reg0(4 downto 0),
      RESET => RESET,
      Sample(7 downto 0) => Sample(7 downto 0),
      \out_reg[13]\(13 downto 0) => slv_reg1(13 downto 0),
      ref_CLK => ref_CLK,
      ref_CLK_0 => LS_CLK,
      s00_axi_aresetn => s00_axi_aresetn,
      slv_status_wire1 => slv_status_wire1
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => ARESET
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      R => ARESET
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      R => ARESET
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      R => ARESET
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => ARESET
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => ARESET
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => ARESET
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => ARESET
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => ARESET
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => ARESET
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => ARESET
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABBAABAAAAA"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(0),
      I2 => slv_reg4(0),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => slv_reg0(0),
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CC00AA0000"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg2(0),
      I2 => slv_reg3(0),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => slv_reg1(10),
      I2 => slv_reg2(10),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => slv_reg1(11),
      I2 => slv_reg2(11),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => slv_reg1(12),
      I2 => slv_reg2(12),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[13]\,
      I1 => slv_reg1(13),
      I2 => slv_reg2(13),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[14]\,
      I1 => \slv_reg1_reg_n_0_[14]\,
      I2 => slv_reg2(14),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[15]\,
      I1 => \slv_reg1_reg_n_0_[15]\,
      I2 => slv_reg2(15),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[16]_i_2_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[16]\,
      I1 => \slv_reg1_reg_n_0_[16]\,
      I2 => slv_reg2(16),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[17]_i_2_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[17]\,
      I1 => \slv_reg1_reg_n_0_[17]\,
      I2 => slv_reg2(17),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[18]_i_2_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[18]\,
      I1 => \slv_reg1_reg_n_0_[18]\,
      I2 => slv_reg2(18),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[19]_i_2_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[19]\,
      I1 => \slv_reg1_reg_n_0_[19]\,
      I2 => slv_reg2(19),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[1]_i_2_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg1(1),
      I2 => slv_reg2(1),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[20]_i_2_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[20]\,
      I1 => \slv_reg1_reg_n_0_[20]\,
      I2 => slv_reg2(20),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[21]_i_2_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[21]\,
      I1 => \slv_reg1_reg_n_0_[21]\,
      I2 => slv_reg2(21),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[22]_i_2_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[22]\,
      I1 => \slv_reg1_reg_n_0_[22]\,
      I2 => slv_reg2(22),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[23]_i_2_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[23]\,
      I1 => \slv_reg1_reg_n_0_[23]\,
      I2 => slv_reg2(23),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[24]\,
      I1 => \slv_reg1_reg_n_0_[24]\,
      I2 => slv_reg2(24),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[25]\,
      I1 => \slv_reg1_reg_n_0_[25]\,
      I2 => slv_reg2(25),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[26]\,
      I1 => \slv_reg1_reg_n_0_[26]\,
      I2 => slv_reg2(26),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[27]\,
      I1 => \slv_reg1_reg_n_0_[27]\,
      I2 => slv_reg2(27),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[28]\,
      I1 => \slv_reg1_reg_n_0_[28]\,
      I2 => slv_reg2(28),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[29]\,
      I1 => \slv_reg1_reg_n_0_[29]\,
      I2 => slv_reg2(29),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[2]_i_2_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg1(2),
      I2 => slv_reg2(2),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[30]\,
      I1 => \slv_reg1_reg_n_0_[30]\,
      I2 => slv_reg2(30),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[31]_i_2_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[31]\,
      I1 => \slv_reg1_reg_n_0_[31]\,
      I2 => slv_reg2(31),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[3]_i_2_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg1(3),
      I2 => slv_reg2(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[4]_i_2_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg1(4),
      I2 => slv_reg2(4),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[5]_i_2_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[5]\,
      I1 => slv_reg1(5),
      I2 => slv_reg2(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => slv_reg1(6),
      I2 => slv_reg2(6),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => slv_reg1(7),
      I2 => slv_reg2(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => slv_reg1(8),
      I2 => slv_reg2(8),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \axi_rdata[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CC00AA"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => slv_reg1(9),
      I2 => slv_reg2(9),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => ARESET
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => ARESET
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => ARESET
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => ARESET
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => ARESET
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => ARESET
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => ARESET
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => ARESET
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => ARESET
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => ARESET
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => ARESET
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => ARESET
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => ARESET
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => ARESET
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => ARESET
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => ARESET
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => ARESET
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => ARESET
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => ARESET
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => ARESET
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => ARESET
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => ARESET
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => ARESET
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => ARESET
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => ARESET
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => ARESET
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => ARESET
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => ARESET
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => ARESET
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => ARESET
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => ARESET
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => ARESET
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => ARESET
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => ARESET
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      S => ARESET
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => ARESET
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => ARESET
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => ARESET
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => ARESET
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => ARESET
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => ARESET
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => ARESET
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => ARESET
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => ARESET
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => ARESET
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => ARESET
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => ARESET
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => ARESET
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => ARESET
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => ARESET
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => ARESET
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      S => ARESET
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => ARESET
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => ARESET
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => ARESET
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => ARESET
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => ARESET
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => ARESET
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      S => ARESET
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => ARESET
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => ARESET
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => ARESET
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => ARESET
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => ARESET
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => ARESET
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => ARESET
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => ARESET
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => ARESET
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => ARESET
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => ARESET
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => ARESET
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => ARESET
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => ARESET
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => ARESET
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => ARESET
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => ARESET
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => ARESET
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => ARESET
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => ARESET
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => ARESET
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => ARESET
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => ARESET
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => ARESET
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => ARESET
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => ARESET
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => ARESET
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => ARESET
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => ARESET
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => ARESET
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => ARESET
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => ARESET
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => ARESET
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => ARESET
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => ARESET
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => ARESET
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => ARESET
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => ARESET
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => ARESET
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => ARESET
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => ARESET
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => ARESET
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => ARESET
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => ARESET
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => ARESET
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => ARESET
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => ARESET
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => ARESET
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => ARESET
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => ARESET
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => ARESET
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => ARESET
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => ARESET
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => ARESET
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => ARESET
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => ARESET
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => ARESET
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => ARESET
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => ARESET
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => ARESET
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => ARESET
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => ARESET
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => ARESET
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => ARESET
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => ARESET
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => ARESET
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => ARESET
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => ARESET
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => ARESET
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => ARESET
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => ARESET
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => ARESET
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => ARESET
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => ARESET
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => ARESET
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => ARESET
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => ARESET
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => ARESET
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => ARESET
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => ARESET
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => ARESET
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => ARESET
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => ARESET
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => ARESET
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => ARESET
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => ARESET
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => ARESET
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => ARESET
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => ARESET
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => ARESET
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => ARESET
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => ARESET
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => ARESET
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => ARESET
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => ARESET
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_status_wire1,
      Q => slv_reg4(0),
      R => '0'
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0 is
  port (
    LS_CLK : out STD_LOGIC;
    Sample : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ref_CLK : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0 : entity is "DDS_core_ip_v1_0";
end DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0 is
begin
DDS_core_ip_v1_0_S00_AXI_inst: entity work.DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0_S00_AXI
     port map (
      LS_CLK => LS_CLK,
      RESET => RESET,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      Sample(7 downto 0) => Sample(7 downto 0),
      ref_CLK => ref_CLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DDS_top_DDS_core_ip_0_1 is
  port (
    ref_CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    Sample : out STD_LOGIC_VECTOR ( 7 downto 0 );
    LS_CLK : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of DDS_top_DDS_core_ip_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of DDS_top_DDS_core_ip_0_1 : entity is "DDS_top_DDS_core_ip_0_1,DDS_core_ip_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of DDS_top_DDS_core_ip_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of DDS_top_DDS_core_ip_0_1 : entity is "DDS_core_ip_v1_0,Vivado 2018.3";
end DDS_top_DDS_core_ip_0_1;

architecture STRUCTURE of DDS_top_DDS_core_ip_0_1 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of LS_CLK : signal is "xilinx.com:signal:clock:1.0 LS_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of LS_CLK : signal is "XIL_INTERFACENAME LS_CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN DDS_top_DDS_core_ip_0_1_LS_CLK, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ref_CLK : signal is "xilinx.com:signal:clock:1.0 ref_CLK CLK";
  attribute X_INTERFACE_PARAMETER of ref_CLK : signal is "XIL_INTERFACENAME ref_CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN DDS_top_ref_CLK, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN DDS_top_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 5, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN DDS_top_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.DDS_top_DDS_core_ip_0_1_DDS_core_ip_v1_0
     port map (
      LS_CLK => LS_CLK,
      RESET => RESET,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      Sample(7 downto 0) => Sample(7 downto 0),
      ref_CLK => ref_CLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
