# PyFPGA containers

* `langutils`: utilities for processing and analyzing HDL languages
  * [vhd2vl](https://github.com/ldoolitt/vhd2vl)
  * [Slang](https://github.com/MikePopoloski/slang)
  * [sv2v](https://github.com/zachjs/sv2v)
  * [Verible](https://github.com/chipsalliance/verible)
  * [Surelog](https://github.com/chipsalliance/Surelog)
* `synthesis`: tools for logic synthesis
  * [GHDL](https://github.com/ghdl/ghdl)
  * [Yosys](https://github.com/YosysHQ/yosys)
  * [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)
  * [yosys-slang](https://github.com/povik/yosys-slang)
  * [synlig](https://github.com/chipsalliance/synlig)
* `simulation`: tools for simulation
  * [GHDL](https://github.com/ghdl/ghdl)
  * [iVerilog](https://github.com/steveicarus/iverilog)
  * [Verilator](https://github.com/verilator/verilator)
  * [cocotb](https://github.com/cocotb/cocotb)
