// Seed: 1469385008
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output wor id_7,
    input wand id_8#(.id_17(1)),
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output wand id_13,
    output tri id_14,
    input tri0 id_15
);
  wire id_18;
  assign id_3 = 1;
  xnor (id_0, id_1, id_11, id_12, id_15, id_17, id_18, id_2, id_4, id_8, id_9);
  module_0();
endmodule
