
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v
# synth_design -part xc7z020clg484-3 -top mkSMAdapter4B -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mkSMAdapter4B -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 248760 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.266 ; gain = 54.895 ; free physical = 246438 ; free virtual = 314922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mkSMAdapter4B' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:146]
	Parameter smaCtrlInit bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResetToBool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4482]
INFO: [Synth 8-6155] done synthesizing module 'ResetToBool' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4482]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3271]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3485]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
	Parameter DATA_WIDTH bound to: 60 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3485]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_a' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3271]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3674]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3889]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_b' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3889]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_b' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3674]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_c' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4080]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_c' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4294]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:98]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_c' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4294]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_c' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4080]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1905]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2011]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2289]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2420]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2525]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2545]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2582]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2631]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2650]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2686]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2706]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2792]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3022]
WARNING: [Synth 8-6014] Unused sequential element errCount_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226]
WARNING: [Synth 8-6014] Unused sequential element firstMsgReq_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3045]
WARNING: [Synth 8-6014] Unused sequential element valExpect_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2229]
WARNING: [Synth 8-6014] Unused sequential element wci_cEdge_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3062]
WARNING: [Synth 8-6014] Unused sequential element wci_sThreadBusy_d_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3073]
WARNING: [Synth 8-6014] Unused sequential element wmi_busyWithMessage_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3074]
INFO: [Synth 8-4471] merging register 'wsiM_operateD_reg' into 'wmi_operateD_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1315]
INFO: [Synth 8-4471] merging register 'wsiS_operateD_reg' into 'wmi_operateD_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1357]
WARNING: [Synth 8-6014] Unused sequential element wsiM_operateD_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1315]
WARNING: [Synth 8-6014] Unused sequential element wsiS_operateD_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1357]
INFO: [Synth 8-6155] done synthesizing module 'mkSMAdapter4B' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:146]
WARNING: [Synth 8-3917] design mkSMAdapter4B has port wciS0_SFlag[1] driven by constant 1
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[1]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[1]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wciS0_MFlag[1]
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wciS0_MFlag[0]
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wmiM_SRespLast
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.031 ; gain = 106.660 ; free physical = 246184 ; free virtual = 314669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.031 ; gain = 106.660 ; free physical = 246177 ; free virtual = 314662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.027 ; gain = 114.656 ; free physical = 246175 ; free virtual = 314660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'wsiM_burstKind_reg' in module 'mkSMAdapter4B'
INFO: [Synth 8-802] inferred FSM for state register 'wsiS_burstKind_reg' in module 'mkSMAdapter4B'
INFO: [Synth 8-5546] ROM "MUX_fabWordsRemain__write_1__VAL_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_fabWordsRemain__write_1__VAL_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_unrollCnt__write_1__VAL_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wci_nState__D_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x_byteEn__h18561" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wsiM_burstKind__D_IN0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wsiS_burstKind__D_IN0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'VAL_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4492]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wsiM_burstKind_reg' using encoding 'one-hot' in module 'mkSMAdapter4B'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wsiS_burstKind_reg' using encoding 'one-hot' in module 'mkSMAdapter4B'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1595.059 ; gain = 148.688 ; free physical = 246009 ; free virtual = 314494
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wmi_isReset'
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wsiM_isReset'
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wsiS_isReset'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               61 Bit    Registers := 4     
	               60 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 43    
+---RAMs : 
	              360 Bit         RAMs := 1     
	              183 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   4 Input     61 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 3     
	   4 Input     38 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkSMAdapter4B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               61 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   4 Input     61 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 3     
	   4 Input     38 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module generic_fifo_sc_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module generic_fifo_sc_b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 2     
+---RAMs : 
	              183 Bit         RAMs := 1     
Module generic_fifo_sc_c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "x_byteEn__h18561" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mkSMAdapter4B has port wciS0_SFlag[1] driven by constant 1
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wciS0_MFlag[1]
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wciS0_MFlag[0]
WARNING: [Synth 8-3331] design mkSMAdapter4B has unconnected port wmiM_SRespLast
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/gb2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/rp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/wp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_nState_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wsiM_errorSticky_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/gb2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/full_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/wp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoB/\fifo_1/rp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (size_fifoA/\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (size_fifoB/\fifo_1/empty_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mesgLength_reg[0] )
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[14]' (FDRE) to 'wmi_mFlagF_q_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[15]' (FDRE) to 'wmi_mFlagF_q_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[16]' (FDRE) to 'wmi_mFlagF_q_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[17]' (FDRE) to 'wmi_mFlagF_q_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[18]' (FDRE) to 'wmi_mFlagF_q_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[19]' (FDRE) to 'wmi_mFlagF_q_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[20]' (FDRE) to 'wmi_mFlagF_q_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_1_reg[21]' (FDRE) to 'wmi_mFlagF_q_1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmi_mFlagF_q_1_reg[22] )
INFO: [Synth 8-3886] merging instance 'wmi_dhF_q_1_reg[0]' (FDRE) to 'wmi_dhF_q_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'wmi_dhF_q_1_reg[1]' (FDSE) to 'wmi_dhF_q_1_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wmi_dhF_q_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\mesgReqAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmi_reqF_q_1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doAbort_reg)
INFO: [Synth 8-3886] merging instance 'wsiM_statusR_reg[1]' (FD) to 'wsiM_statusR_reg[4]'
INFO: [Synth 8-3886] merging instance 'wsiM_statusR_reg[4]' (FD) to 'wsiS_statusR_reg[1]'
INFO: [Synth 8-3886] merging instance 'wsiM_statusR_reg[5]' (FD) to 'wsiS_statusR_reg[5]'
INFO: [Synth 8-3886] merging instance 'wsiM_statusR_reg[7]' (FD) to 'wsiS_statusR_reg[7]'
INFO: [Synth 8-3886] merging instance 'wsiS_statusR_reg[1]' (FD) to 'wci_sFlagReg_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (size_fifoA/\fifo_1/empty_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wci_sFlagReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_isReset/VAL_reg )
INFO: [Synth 8-3886] merging instance 'wci_sFlagReg_reg' (FD) to 'wsiS_statusR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wsiS_statusR_reg[7] )
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_0_reg[15]' (FDRE) to 'wmi_mFlagF_q_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_0_reg[17]' (FDRE) to 'wmi_mFlagF_q_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_0_reg[19]' (FDRE) to 'wmi_mFlagF_q_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wmi_mFlagF_q_0_reg[21]' (FDRE) to 'wmi_mFlagF_q_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wmi_dhF_q_0_reg[0]' (FDRE) to 'wmi_dhF_q_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'wmi_dhF_q_0_reg[1]' (FDSE) to 'wmi_dhF_q_0_reg[3]'
WARNING: [Synth 8-3332] Sequential element (wci_isReset/VAL_reg) is unused and will be removed from module mkSMAdapter4B.
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[0]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[1]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[2]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[3]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[4]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[5]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[6]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[7]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[8]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[9]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[10]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[11]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[12]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[13]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[14]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[15]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[16]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[17]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[18]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[19]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[20]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[21]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[22]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[23]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[24]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[25]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[26]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[27]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[28]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[29]' (FDSE) to 'wci_respF_q_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wci_respF_q_1_reg[30]' (FDRE) to 'wci_respF_q_1_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wci_respF_q_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_respF_q_1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wmi_dhF_q_0_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1807.684 ; gain = 361.312 ; free physical = 245092 ; free virtual = 313582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram:                 | ram_reg    | 8 x 60(NO_CHANGE)      | W | R | 8 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
|dual_port_ram__parameterized0: | ram_reg    | 2 x 32(NO_CHANGE)      | W | R | 2 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized1: | ram_reg    | 4 x 61(NO_CHANGE)      | W | R | 4 x 61(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance size_fifoA/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoA/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoB/fifo_1i_0/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoc/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoc/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245018 ; free virtual = 313509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram:                 | ram_reg    | 8 x 60(NO_CHANGE)      | W | R | 8 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
|dual_port_ram__parameterized0: | ram_reg    | 2 x 32(NO_CHANGE)      | W | R | 2 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized1: | ram_reg    | 4 x 61(NO_CHANGE)      | W | R | 4 x 61(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmi_reqF_q_1_reg[31] )
INFO: [Synth 8-6837] The timing for the instance size_fifoA/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoA/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoB/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoc/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance size_fifoc/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 244760 ; free virtual = 313251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245944 ; free virtual = 314432
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245943 ; free virtual = 314431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245941 ; free virtual = 314430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245941 ; free virtual = 314430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245940 ; free virtual = 314429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245940 ; free virtual = 314429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    81|
|2     |LUT1     |    44|
|3     |LUT2     |   132|
|4     |LUT3     |   151|
|5     |LUT4     |   131|
|6     |LUT5     |   179|
|7     |LUT6     |   451|
|8     |MUXF7    |    27|
|9     |RAMB36E1 |     5|
|10    |FDRE     |   669|
|11    |FDSE     |   184|
+------+---------+------+

Report Instance Areas: 
+------+-------------+------------------------------+------+
|      |Instance     |Module                        |Cells |
+------+-------------+------------------------------+------+
|1     |top          |                              |  2054|
|2     |  size_fifoA |SizedFIFO_a                   |   262|
|3     |    fifo_1   |generic_fifo_sc_a             |   262|
|4     |      ram1   |dual_port_ram                 |   262|
|5     |  size_fifoB |SizedFIFO_b                   |    51|
|6     |    fifo_1   |generic_fifo_sc_b             |    51|
|7     |      ram1   |dual_port_ram__parameterized0 |    51|
|8     |  size_fifoc |SizedFIFO_c                   |   534|
|9     |    fifo_1   |generic_fifo_sc_c             |   534|
|10    |      ram1   |dual_port_ram__parameterized1 |   494|
+------+-------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245940 ; free virtual = 314429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.688 ; gain = 361.316 ; free physical = 245940 ; free virtual = 314429
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1807.691 ; gain = 361.316 ; free physical = 245950 ; free virtual = 314439
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.859 ; gain = 0.000 ; free physical = 245727 ; free virtual = 314216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1869.859 ; gain = 423.586 ; free physical = 245767 ; free virtual = 314255
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2404.504 ; gain = 534.645 ; free physical = 244871 ; free virtual = 313361
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports wciS0_Clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.504 ; gain = 0.000 ; free physical = 244869 ; free virtual = 313359
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.516 ; gain = 0.000 ; free physical = 244838 ; free virtual = 313330
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2538.793 ; gain = 0.004 ; free physical = 244662 ; free virtual = 313153

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b062fc4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244661 ; free virtual = 313153

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a4fa829d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244570 ; free virtual = 313063
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114710804

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244566 ; free virtual = 313059
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 49027eff

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244584 ; free virtual = 313077
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 49027eff

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244582 ; free virtual = 313075
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1679857bb

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244566 ; free virtual = 313058
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1679857bb

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244564 ; free virtual = 313056
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244561 ; free virtual = 313053
Ending Logic Optimization Task | Checksum: 1679857bb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2538.793 ; gain = 0.000 ; free physical = 244560 ; free virtual = 313051

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.091 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 10
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: cda4ff7a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244477 ; free virtual = 312969
Ending Power Optimization Task | Checksum: cda4ff7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2772.953 ; gain = 234.160 ; free physical = 244495 ; free virtual = 312987

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cda4ff7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244494 ; free virtual = 312986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244494 ; free virtual = 312986
Ending Netlist Obfuscation Task | Checksum: c482bbf4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244493 ; free virtual = 312985
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2772.953 ; gain = 234.164 ; free physical = 244492 ; free virtual = 312984
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c482bbf4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mkSMAdapter4B ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 123 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244445 ; free virtual = 312937
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244426 ; free virtual = 312918
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.091 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312912
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 242 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244409 ; free virtual = 312901
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244409 ; free virtual = 312901

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244438 ; free virtual = 312930


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mkSMAdapter4B ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 2 accepted clusters 2
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 2 Total: 856
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 4

Flops dropped: 0/4 RAMS dropped: 0/2 Clusters dropped: 0/6 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 792515b7

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244341 ; free virtual = 312833
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 792515b7
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244412 ; free virtual = 312904
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1816424 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a6a93426

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244399 ; free virtual = 312891
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a6a93426

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244398 ; free virtual = 312890
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a6a93426

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244381 ; free virtual = 312873
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a6a93426

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244381 ; free virtual = 312873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a6a93426

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312872

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312872
Ending Netlist Obfuscation Task | Checksum: a6a93426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312872
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312780
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27fddefc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312780
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244287 ; free virtual = 312779

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 048420ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244274 ; free virtual = 312767

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 06249dc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244274 ; free virtual = 312766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 06249dc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244274 ; free virtual = 312766
Phase 1 Placer Initialization | Checksum: 06249dc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244274 ; free virtual = 312766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b56d177a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 244249 ; free virtual = 312741

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246236 ; free virtual = 314725

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 4aab1a0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246261 ; free virtual = 314750
Phase 2 Global Placement | Checksum: c5f99d7c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246255 ; free virtual = 314745

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c5f99d7c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246256 ; free virtual = 314745

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 50a18db2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246253 ; free virtual = 314742

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 81850a1c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246252 ; free virtual = 314742

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7c52cd01

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246252 ; free virtual = 314742

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10adaf58f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246228 ; free virtual = 314717

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 182271764

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246238 ; free virtual = 314727

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16579728b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246235 ; free virtual = 314724
Phase 3 Detail Placement | Checksum: 16579728b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246234 ; free virtual = 314723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b5d26b23

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: b5d26b23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246218 ; free virtual = 314707
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.257. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1003fa962

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246217 ; free virtual = 314706
Phase 4.1 Post Commit Optimization | Checksum: 1003fa962

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314705

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1003fa962

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246215 ; free virtual = 314704

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1003fa962

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246214 ; free virtual = 314703

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314702
Phase 4.4 Final Placement Cleanup | Checksum: 1903f827e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314700
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1903f827e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314699
Ending Placer Task | Checksum: 13566007e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246221 ; free virtual = 314710
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246219 ; free virtual = 314709
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246178 ; free virtual = 314668
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246170 ; free virtual = 314659
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 246143 ; free virtual = 314635
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8e017596 ConstDB: 0 ShapeSum: a7648ae8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "wciS0_Clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wmiM_SData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wmiM_SData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wmiM_SData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MCmd[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MCmd[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MCmd[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MCmd[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MCmd[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MCmd[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddrSpace" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddrSpace". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MByteEn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MByteEn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MByteEn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MByteEn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MByteEn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MByteEn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MByteEn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MByteEn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wciS0_MAddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wciS0_MAddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 59e1d787

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245609 ; free virtual = 314101
Post Restoration Checksum: NetGraph: 5726e897 NumContArr: 2baeef0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 59e1d787

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245606 ; free virtual = 314099

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 59e1d787

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245574 ; free virtual = 314067

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 59e1d787

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245574 ; free virtual = 314066
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 214a25f66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245546 ; free virtual = 314038
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.526  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20d9d0d01

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245535 ; free virtual = 314027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb4dbdb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245498 ; free virtual = 313990

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.923  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 162647ffc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245411 ; free virtual = 313904
Phase 4 Rip-up And Reroute | Checksum: 162647ffc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245412 ; free virtual = 313905

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 162647ffc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245418 ; free virtual = 313910

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162647ffc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245420 ; free virtual = 313913
Phase 5 Delay and Skew Optimization | Checksum: 162647ffc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245422 ; free virtual = 313915

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1726e6e2c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313900
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.923  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1726e6e2c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313900
Phase 6 Post Hold Fix | Checksum: 1726e6e2c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313900

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.254427 %
  Global Horizontal Routing Utilization  = 0.358012 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12e04c10e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12e04c10e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313899

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15be76471

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245392 ; free virtual = 313884

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.923  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15be76471

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245388 ; free virtual = 313880
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313909
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245424 ; free virtual = 313917
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245412 ; free virtual = 313905
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2772.953 ; gain = 0.000 ; free physical = 245415 ; free virtual = 313911
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2787.742 ; gain = 0.000 ; free physical = 245497 ; free virtual = 313991
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:12:58 2022...
