{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753728149183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753728149183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 20:42:29 2025 " "Processing started: Mon Jul 28 20:42:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753728149183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728149183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728149183 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll0.qip " "Tcl Script File pll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll0.qip " "set_global_assignment -name QIP_FILE pll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1753728149358 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1753728149358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753728149548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753728149548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/unnamed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unnamed/synthesis/unnamed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed-rtl " "Found design unit 1: unnamed-rtl" {  } { { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "unnamed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "unnamed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/unnamed_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/unnamed_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed_adc_mega_0 " "Found entity 1: unnamed_adc_mega_0" {  } { { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk-clk_divider " "Found design unit 1: clk-clk_divider" {  } { { "clk.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Joystick-behave " "Found design unit 1: Joystick-behave" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Joystick " "Found entity 1: Joystick" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-Behavioral " "Found design unit 1: LFSR-Behavioral" {  } { { "LFSR.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/LFSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_obj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_obj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_obj-clk_divider " "Found design unit 1: clk_obj-clk_divider" {  } { { "clk_obj.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk_obj.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_obj " "Found entity 1: clk_obj" {  } { { "clk_obj.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk_obj.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_points.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_points.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_points-clk_divider " "Found design unit 1: clk_points-clk_divider" {  } { { "clock_points.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clock_points.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155545 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_points " "Found entity 1: clk_points" {  } { { "clock_points.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clock_points.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_segment-display_arc " "Found design unit 1: Seven_segment-display_arc" {  } { { "Seven_segment.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Seven_segment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment " "Found entity 1: Seven_segment" {  } { { "Seven_segment.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Seven_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../Downloads/TopLevel.bdf " "Can't analyze file -- file ../../../../../Downloads/TopLevel.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753728155545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753728155587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst4 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 232 328 512 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.vhd 2 1 " "Using design file pll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll0-SYN " "Found design unit 1: pll0-SYN" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155608 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753728155608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst3 " "Elaborating entity \"pll0\" for hierarchy \"pll0:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 232 136 272 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "altpll_component" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll0:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 18 " "Parameter \"clk0_divide_by\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 53 " "Parameter \"clk0_multiply_by\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155655 ""}  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728155655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:inst3\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:inst3\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst2 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 312 904 1120 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(106) " "VHDL Process Statement warning at hw_image_generator.vhd(106): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_y hw_image_generator.vhd(100) " "VHDL Process Statement warning at hw_image_generator.vhd(100): inferring latch(es) for signal or variable \"new_y\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_x hw_image_generator.vhd(100) " "VHDL Process Statement warning at hw_image_generator.vhd(100): inferring latch(es) for signal or variable \"new_x\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr hw_image_generator.vhd(126) " "VHDL Process Statement warning at hw_image_generator.vhd(126): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(132) " "VHDL Process Statement warning at hw_image_generator.vhd(132): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "points hw_image_generator.vhd(180) " "VHDL Process Statement warning at hw_image_generator.vhd(180): signal \"points\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(184) " "VHDL Process Statement warning at hw_image_generator.vhd(184): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_x hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"new_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_y hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"new_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs_x hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"obs_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155703 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs_y hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"obs_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs2_x hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"obs2_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs2_y hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"obs2_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_x\[0\] hw_image_generator.vhd(100) " "Inferred latch for \"new_x\[0\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[0\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[0\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[1\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[1\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[2\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[2\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[3\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[3\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[4\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[4\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[5\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[5\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[6\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[6\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[7\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[7\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[8\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[8\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[9\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[9\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[10\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[10\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[11\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[11\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[12\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[12\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[13\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[13\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[14\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[14\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[15\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[15\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[16\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[16\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[17\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[17\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[18\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[18\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[19\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[19\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[20\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[20\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[21\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[21\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[22\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[22\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[23\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[23\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[24\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[24\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[25\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[25\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[26\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[26\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[27\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[27\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[28\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[28\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[29\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[29\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[30\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[30\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[31\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[31\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155718 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment hw_image_generator:inst2\|Seven_segment:display1 " "Elaborating entity \"Seven_segment\" for hierarchy \"hw_image_generator:inst2\|Seven_segment:display1\"" {  } { { "hw_image_generator.vhd" "display1" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_points clk_points:inst9 " "Elaborating entity \"clk_points\" for hierarchy \"clk_points:inst9\"" {  } { { "TopLevel.bdf" "inst9" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 72 112 264 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_obj clk_obj:inst8 " "Elaborating entity \"clk_obj\" for hierarchy \"clk_obj:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 464 8 160 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst7 " "Elaborating entity \"clk\" for hierarchy \"clk:inst7\"" {  } { { "TopLevel.bdf" "inst7" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 392 176 328 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { -48 56 256 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Joystick Joystick:inst1 " "Elaborating entity \"Joystick\" for hierarchy \"Joystick:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1 Joystick.vhd(29) " "Verilog HDL or VHDL warning at Joystick.vhd(29): object \"ch1\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155782 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2 Joystick.vhd(30) " "Verilog HDL or VHDL warning at Joystick.vhd(30): object \"ch2\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch3 Joystick.vhd(31) " "Verilog HDL or VHDL warning at Joystick.vhd(31): object \"ch3\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch4 Joystick.vhd(32) " "Verilog HDL or VHDL warning at Joystick.vhd(32): object \"ch4\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch5 Joystick.vhd(33) " "Verilog HDL or VHDL warning at Joystick.vhd(33): object \"ch5\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch6 Joystick.vhd(34) " "Verilog HDL or VHDL warning at Joystick.vhd(34): object \"ch6\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch7 Joystick.vhd(35) " "Verilog HDL or VHDL warning at Joystick.vhd(35): object \"ch7\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 "|TopLevel|Joystick:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed Joystick:inst1\|unnamed:unnamed_map " "Elaborating entity \"unnamed\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\"" {  } { { "Joystick.vhd" "unnamed_map" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed_adc_mega_0 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0 " "Elaborating entity \"unnamed_adc_mega_0\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\"" {  } { { "unnamed/synthesis/unnamed.vhd" "adc_mega_0" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155845 ""}  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728155845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728155887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728155887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728155908 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728155940 ""}  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728155940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728155940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156113 ""}  } { { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728156113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728156428 ""}  } { { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728156428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728156460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728156460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728156460 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1753728156539 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156618 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156618 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156618 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156618 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753728156618 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753728156618 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156807 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753728156807 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753728156807 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "unnamed/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/unnamed_adc_mega_0.v" 58 0 0 } } { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/unnamed.vhd" 54 0 0 } } { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } } { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728156839 "|TopLevel|Joystick:inst1|unnamed:unnamed_map|unnamed_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753728156839 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753728156839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst2\|Mod1\"" {  } { { "hw_image_generator.vhd" "Mod1" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728157315 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst2\|Div1\"" {  } { { "hw_image_generator.vhd" "Div1" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728157315 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst2\|Mod0\"" {  } { { "hw_image_generator.vhd" "Mod0" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728157315 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst2\|Div0\"" {  } { { "hw_image_generator.vhd" "Div0" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728157315 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753728157315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"hw_image_generator:inst2\|lpm_divide:Mod1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728157363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"hw_image_generator:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157363 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728157363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"hw_image_generator:inst2\|lpm_divide:Div1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728157690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"hw_image_generator:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157690 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728157690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hw_image_generator:inst2\|lpm_divide:Div0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728157853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"hw_image_generator:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728157853 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728157853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728157995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728157995 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "124 " "Ignored 124 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1753728158640 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1753728158640 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|blue\[2\] hw_image_generator:inst2\|blue\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:inst2\|blue\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|blue\[1\] hw_image_generator:inst2\|blue\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:inst2\|blue\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|blue\[0\] hw_image_generator:inst2\|blue\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:inst2\|blue\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|green\[2\] hw_image_generator:inst2\|green\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:inst2\|green\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|green\[1\] hw_image_generator:inst2\|green\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:inst2\|green\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|green\[0\] hw_image_generator:inst2\|green\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:inst2\|green\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|red\[2\] hw_image_generator:inst2\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|red\[2\]\" merged with LATCH primitive \"hw_image_generator:inst2\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|red\[1\] hw_image_generator:inst2\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|red\[1\]\" merged with LATCH primitive \"hw_image_generator:inst2\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst2\|red\[0\] hw_image_generator:inst2\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:inst2\|red\[0\]\" merged with LATCH primitive \"hw_image_generator:inst2\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728158656 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1753728158656 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/unnamed/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1753728158672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1753728158672 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[10\] hw_image_generator:inst2\|obs_x\[10\]~_emulated hw_image_generator:inst2\|obs_x\[10\]~1 " "Register \"hw_image_generator:inst2\|obs_x\[10\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[10\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[10\]~1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[9\] hw_image_generator:inst2\|obs_x\[9\]~_emulated hw_image_generator:inst2\|obs_x\[9\]~5 " "Register \"hw_image_generator:inst2\|obs_x\[9\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[9\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[9\]~5\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[8\] hw_image_generator:inst2\|obs_x\[8\]~_emulated hw_image_generator:inst2\|obs_x\[8\]~9 " "Register \"hw_image_generator:inst2\|obs_x\[8\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[8\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[8\]~9\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[7\] hw_image_generator:inst2\|obs_x\[7\]~_emulated hw_image_generator:inst2\|obs_x\[7\]~13 " "Register \"hw_image_generator:inst2\|obs_x\[7\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[7\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[7\]~13\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[6\] hw_image_generator:inst2\|obs_x\[6\]~_emulated hw_image_generator:inst2\|obs_x\[6\]~17 " "Register \"hw_image_generator:inst2\|obs_x\[6\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[6\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[6\]~17\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[5\] hw_image_generator:inst2\|obs_x\[5\]~_emulated hw_image_generator:inst2\|obs_x\[5\]~21 " "Register \"hw_image_generator:inst2\|obs_x\[5\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[5\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[5\]~21\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[4\] hw_image_generator:inst2\|obs_x\[4\]~_emulated hw_image_generator:inst2\|obs_x\[4\]~25 " "Register \"hw_image_generator:inst2\|obs_x\[4\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[4\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[4\]~25\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[3\] hw_image_generator:inst2\|obs_x\[3\]~_emulated hw_image_generator:inst2\|obs_x\[3\]~29 " "Register \"hw_image_generator:inst2\|obs_x\[3\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[3\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[3\]~29\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[2\] hw_image_generator:inst2\|obs_x\[2\]~_emulated hw_image_generator:inst2\|obs_x\[2\]~33 " "Register \"hw_image_generator:inst2\|obs_x\[2\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[2\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[2\]~33\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[1\] hw_image_generator:inst2\|obs_x\[1\]~_emulated hw_image_generator:inst2\|obs_x\[1\]~37 " "Register \"hw_image_generator:inst2\|obs_x\[1\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[1\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[1\]~37\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hw_image_generator:inst2\|obs_x\[0\] hw_image_generator:inst2\|obs_x\[0\]~_emulated hw_image_generator:inst2\|obs_x\[0\]~41 " "Register \"hw_image_generator:inst2\|obs_x\[0\]\" is converted into an equivalent circuit using register \"hw_image_generator:inst2\|obs_x\[0\]~_emulated\" and latch \"hw_image_generator:inst2\|obs_x\[0\]~41\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1753728158672 "|TopLevel|hw_image_generator:inst2|obs_x[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1753728158672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 568 608 784 584 "nblank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753728160873 "|TopLevel|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 600 608 784 616 "nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753728160873 "|TopLevel|nsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_disp_1\[7\] VCC " "Pin \"out_disp_1\[7\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 448 1344 1520 464 "out_disp_1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753728160873 "|TopLevel|out_disp_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_disp_2\[7\] VCC " "Pin \"out_disp_2\[7\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 480 1344 1520 496 "out_disp_2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753728160873 "|TopLevel|out_disp_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_disp_3\[7\] VCC " "Pin \"out_disp_3\[7\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 512 1344 1520 528 "out_disp_3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753728160873 "|TopLevel|out_disp_3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753728160873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753728160999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753728162412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728162528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753728162796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728162796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6004 " "Implemented 6004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753728163017 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753728163017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5943 " "Implemented 5943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753728163017 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1753728163017 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1753728163017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753728163017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753728163048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 20:42:43 2025 " "Processing ended: Mon Jul 28 20:42:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753728163048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753728163048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753728163048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728163048 ""}
