{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537829120885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537829120886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 19:45:20 2018 " "Processing started: Mon Sep 24 19:45:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537829120886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1537829120886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock_forba -c clock_forba " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock_forba -c clock_forba" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1537829120886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1537829121362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_7_1200mv_85c_slow.vo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_7_1200mv_85c_slow.vo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_7_1200mv_0c_slow.vo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_7_1200mv_0c_slow.vo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_min_1200mv_0c_fast.vo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_min_1200mv_0c_fast.vo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba.vo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba.vo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_7_1200mv_85c_v_slow.sdo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_7_1200mv_85c_v_slow.sdo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_7_1200mv_0c_v_slow.sdo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_7_1200mv_0c_v_slow.sdo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_min_1200mv_0c_v_fast.sdo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_min_1200mv_0c_v_fast.sdo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_forba_v.sdo /home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/ simulation " "Generated file clock_forba_v.sdo in folder \"/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537829121923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537829121954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 24 19:45:21 2018 " "Processing ended: Mon Sep 24 19:45:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537829121954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537829121954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537829121954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1537829121954 ""}
