{
    "settings": {
        "layers": {
            "visible": [
                0, 
                31, 
                32, 
                33, 
                34, 
                35, 
                36, 
                37, 
                38, 
                39, 
                40, 
                41, 
                42, 
                43, 
                44, 
                45, 
                46, 
                47, 
                48, 
                49
            ], 
            "enabled": [
                0, 
                1, 
                2, 
                31, 
                32, 
                33, 
                34, 
                35, 
                36, 
                37, 
                38, 
                39, 
                40, 
                41, 
                42, 
                43, 
                44, 
                45, 
                46, 
                47, 
                48, 
                49
            ]
        }, 
        "track width list": [
            250001, 
            650001, 
            1000001
        ], 
        "solder mask min width": 250001, 
        "track min width": 123451, 
        "solder paste margin": 10, 
        "hole to hole spacing": 0, 
        "require courtyards": false, 
        "board thickness": 456781, 
        "diff pair dimensions list": [], 
        "uvia allowed": false, 
        "solder paste margin ratio": 0.1, 
        "plot": {
            "subtract soldermask from silk": false, 
            "mirrored plot": false, 
            "color": null, 
            "output directory": "", 
            "generate gerber job file": false, 
            "y scale factor": 1.0, 
            "force a4 output": false, 
            "use aux axis as origin": false, 
            "plot mode": 1, 
            "coordinate format": 6, 
            "layers": [
                0, 
                1, 
                2, 
                3, 
                4, 
                5, 
                6, 
                7, 
                8, 
                9, 
                10, 
                11, 
                12, 
                13, 
                14, 
                15, 
                16, 
                17, 
                18, 
                19, 
                20, 
                21, 
                22, 
                23, 
                24, 
                25, 
                26, 
                27, 
                28, 
                29, 
                30, 
                31, 
                34, 
                35, 
                36, 
                37, 
                38, 
                39, 
                44
            ], 
            "hpgl pen size": 15.0, 
            "scale": 1.0, 
            "autoscale": false, 
            "drill marks": 1, 
            "plot invisible text": false, 
            "hpgl pen num": 1, 
            "track width correction": 0, 
            "default line width": 100000, 
            "exclude pcb edge": true, 
            "plot pads on silk": false, 
            "hpgl pen speed": 20, 
            "include netlist attributes": false, 
            "text mode": 3, 
            "do not tent vias": false, 
            "format": 1, 
            "plot in outline mode": true, 
            "x scale factor": 1.0, 
            "use x2 format": false, 
            "scaling": 1, 
            "skip npth pads": false, 
            "plot border": false, 
            "negative plot": false, 
            "use protel filename extensions": false, 
            "plot footprint refs": true, 
            "plot footprint values": true
        }, 
        "uvia min drill size": 456781, 
        "via dimensions list": [
            {
                "diameter": 800001, 
                "drill": 400001
            }, 
            {
                "diameter": 400001, 
                "drill": 200001
            }
        ], 
        "via min drill size": 567891, 
        "# copper layers": 4, 
        "uvia min diameter": 678901, 
        "solder mask margin": 51001, 
        "netclasses": {
            "Default": {
                "description": "", 
                "diff pair width": 200000, 
                "via drill": 400000, 
                "track width": 250000, 
                "uvia drill": 100000, 
                "diff pair gap": 250000, 
                "clearance": 200000, 
                "uvia diameter": 300000, 
                "via diameter": 800000
            }, 
            "new_new_class": {
                "description": "", 
                "diff pair width": 200000, 
                "via drill": 400000, 
                "track width": 250000, 
                "uvia drill": 100000, 
                "diff pair gap": 250000, 
                "clearance": 200000, 
                "uvia diameter": 300000, 
                "via diameter": 800000
            }
        }, 
        "prohibit courtyard overlap": false, 
        "netclass assignments": {
            "": "Default", 
            "Net-(D1-Pad1)": "Default", 
            "Net-(R1-Pad2)": "new_new_class", 
            "Net-(R2-Pad1)": "Default", 
            "Net-(D1-Pad2)": "new_new_class"
        }, 
        "via min diameter": 789011, 
        "blind/buried via allowed": false
    }
}