// ==============================================================
// File generated on Tue May 21 18:45:20 BST 2019
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __sinh_cosh_range_redu_cordic_hyperb_table_s_H__
#define __sinh_cosh_range_redu_cordic_hyperb_table_s_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct sinh_cosh_range_redu_cordic_hyperb_table_s_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 124;
  static const unsigned AddressRange = 128;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(sinh_cosh_range_redu_cordic_hyperb_table_s_ram) {
        ram[0] = "0b1000110010011111010100111101010101101000000110000101010010111011010100100000110011000110101010101000001010011101101111100101";
        ram[1] = "0b0100000101100010101110111110101000000100010100010100011010011100100111011010111100001011111000001000000100001110110110101001";
        ram[2] = "0b0010000000101011000100100011100100111101010111011110111011010011001010001100111101000001111011010111001000101101100011001001";
        ram[3] = "0b0001000000000101010110001000101011010011011101011010110011011100101100010011000100101010010101100011110001101000010100100101";
        ram[4] = "0b0000100000000000101010101100010001001000110101110111000100100101101001001110111010011111111011100010110110110011011101110100";
        ram[5] = "0b0000010000000000000101010101011000100010001010110100011100100110001110000011010011101001010110001010101100111011010011001010";
        ram[6] = "0b0000001000000000000000101010101010110001000100010010001101011010011011101000011110100010100111111000100010111011010000100101";
        ram[7] = "0b0000000100000000000000000101010101010101100010001000100010101101000110101110111000011110111110010011010000000100000001111001";
        ram[8] = "0b0000000010000000000000000000101010101010101011000100010001000100100011010110100011100100110001100100111101001101100000010001";
        ram[9] = "0b0000000001000000000000000000000101010101010101010110001000100010001000101011010001101011010011011101000011011101011010101110";
        ram[10] = "0b0000000000100000000000000000000000101010101010101010101100010001000100010001001000110101101000110101110111000011110111000100";
        ram[11] = "0b0000000000010000000000000000000000000101010101010101010101011000100010001000100010001010110100011010110100011100100110001100";
        ram[12] = "0b0000000000001000000000000000000000000000101010101010101010101010110001000100010001000100010010001101011010001101011010011011";
        ram[13] = "0b0000000000000100000000000000000000000000000101010101010101010101010101100010001000100010001000100010101101000110101101000110";
        ram[14] = "0b0000000000000010000000000000000000000000000000101010101010101010101010101011000100010001000100010001000100100011010110100011";
        ram[15] = "0b0000000000000001000000000000000000000000000000000101010101010101010101010101010110001000100010001000100010001000101011010001";
        ram[16] = "0b0000000000000000100000000000000000000000000000000000101010101010101010101010101010101100010001000100010001000100010001001000";
        ram[17] = "0b0000000000000000010000000000000000000000000000000000000101010101010101010101010101010101011000100010001000100010001000100010";
        ram[18] = "0b0000000000000000001000000000000000000000000000000000000000101010101010101010101010101010101010110001000100010001000100010001";
        ram[19] = "0b0000000000000000000100000000000000000000000000000000000000000101010101010101010101010101010101010101100010001000100010001000";
        ram[20] = "0b0000000000000000000010000000000000000000000000000000000000000000101010101010101010101010101010101010101011000100010001000100";
        ram[21] = "0b0000000000000000000001000000000000000000000000000000000000000000000101010101010101010101010101010101010101010110001000100010";
        ram[22] = "0b0000000000000000000000100000000000000000000000000000000000000000000000101010101010101010101010101010101010101010101100010001";
        ram[23] = "0b0000000000000000000000010000000000000000000000000000000000000000000000000101010101010101010101010101010101010101010101011000";
        ram[24] = "0b0000000000000000000000001000000000000000000000000000000000000000000000000000101010101010101010101010101010101010101010101010";
        ram[25] = "0b0000000000000000000000000100000000000000000000000000000000000000000000000000000101010101010101010101010101010101010101010101";
        ram[26] = "0b0000000000000000000000000010000000000000000000000000000000000000000000000000000000101010101010101010101010101010101010101010";
        ram[27] = "0b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000101010101010101010101010101010101010101";
        ram[28] = "0b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000101010101010101010101010101010101010";
        ram[29] = "0b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000101010101010101010101010101010101";
        ram[30] = "0b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101010101010101010101010101010";
        ram[31] = "0b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000101010101010101010101010101";
        ram[32] = "0b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000101010101010101010101010";
        ram[33] = "0b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000101010101010101010101";
        ram[34] = "0b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000101010101010101010";
        ram[35] = "0b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000101010101010101";
        ram[36] = "0b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000101010101010";
        ram[37] = "0b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000101010101";
        ram[38] = "0b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000101010";
        ram[39] = "0b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000101";
        ram[40] = "0b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[41] = "0b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[42] = "0b0000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[43] = "0b0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[44] = "0b0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[45] = "0b0000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[46] = "0b0000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[47] = "0b0000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[48] = "0b0000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[49] = "0b0000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[50] = "0b0000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[51] = "0b0000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111";
        ram[52] = "0b0000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111";
        ram[53] = "0b0000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111";
        ram[54] = "0b0000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111";
        ram[55] = "0b0000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111";
        ram[56] = "0b0000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111";
        ram[57] = "0b0000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111";
        ram[58] = "0b0000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111";
        ram[59] = "0b0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111";
        ram[60] = "0b0000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111";
        ram[61] = "0b0000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111";
        ram[62] = "0b0000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111";
        ram[63] = "0b0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111";
        ram[64] = "0b0000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111";
        ram[65] = "0b0000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111";
        ram[66] = "0b0000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111";
        ram[67] = "0b0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111";
        ram[68] = "0b0000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111";
        ram[69] = "0b0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111";
        ram[70] = "0b0000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111";
        ram[71] = "0b0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111";
        ram[72] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111";
        ram[73] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111";
        ram[74] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111";
        ram[75] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111";
        ram[76] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111";
        ram[77] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111";
        ram[78] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111";
        ram[79] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111";
        ram[80] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111";
        ram[81] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111";
        ram[82] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111";
        ram[83] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111";
        ram[84] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111";
        ram[85] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111";
        ram[86] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111";
        ram[87] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111";
        ram[88] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111";
        ram[89] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111";
        ram[90] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111";
        ram[91] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111";
        ram[92] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111";
        ram[93] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111";
        ram[94] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111";
        ram[95] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111";
        ram[96] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111";
        ram[97] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111";
        ram[98] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111";
        ram[99] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111";
        ram[100] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111";
        ram[101] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111";
        ram[102] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111";
        ram[103] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111";
        ram[104] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111";
        ram[105] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111";
        ram[106] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111";
        ram[107] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111";
        ram[108] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111";
        ram[109] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111";
        ram[110] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111";
        ram[111] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111";
        ram[112] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111";
        ram[113] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111";
        ram[114] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111";
        ram[115] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
        ram[116] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111";
        ram[117] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111";
        ram[118] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111";
        ram[119] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
        ram[120] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111";
        ram[121] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011";
        ram[122] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
        for (unsigned i = 123; i < 128 ; i = i + 1) {
            ram[i] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(sinh_cosh_range_redu_cordic_hyperb_table_s) {


static const unsigned DataWidth = 124;
static const unsigned AddressRange = 128;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sinh_cosh_range_redu_cordic_hyperb_table_s_ram* meminst;


SC_CTOR(sinh_cosh_range_redu_cordic_hyperb_table_s) {
meminst = new sinh_cosh_range_redu_cordic_hyperb_table_s_ram("sinh_cosh_range_redu_cordic_hyperb_table_s_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~sinh_cosh_range_redu_cordic_hyperb_table_s() {
    delete meminst;
}


};//endmodule
#endif
