<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/syscon/sys_ctrl/SYS_CTRL/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/syscon/sys_ctrl/SYS_CTRL/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">AddressMap abc_soc_top/syscon/sys_ctrl/SYS_CTRL/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/syscon/sys_ctrl/SYS_CTRL/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90E326A6405FB37A">ScratchBottom</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Control scratchpad register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_584716904BDFE6A7">Version</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Version Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F1E0F670C341ED8">System_Control</a>  </b></td>
        <td class="unboxed sdescmap">System Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F537C5D1F21040BA">System_Status</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68DCE260651FB306">Reset_Control</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Reset Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E3F22AC4F371CE8">GPIO_Control</a>  </b></td>
        <td class="unboxed sdescmap">GPIO Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr">0x0000001b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_896BB3B85D5D56EF">SPICSR</a>  </b></td>
        <td class="unboxed sdescmap">SPI Control and Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A66CB527504F25F">Reset_Source</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Reset Source Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr">0x00000027</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C05A09B83BCD769">CSTS_Snapshot_H</a>  </b></td>
        <td class="unboxed sdescmap">Coresight Timestamp Snapshot High</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3406D5B1D80E95DE">CSTS_Snapshot_L</a>  </b></td>
        <td class="unboxed sdescmap">Coresight Timestamp Snapshot Low</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F26B00F12BD4C71A">VADFSMSR</a>  </b></td>
        <td class="unboxed sdescmap">VAD (Vendor Authorized Debug) FSM Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C14F98DF9CB3B70">FDistOV_CSR</a>  </b></td>
        <td class="unboxed sdescmap">Fuse Distribution Override Control and Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr">0x0000003f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000040[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3DD9531CE2382937">WDOG_CSR[2]</a>  </b></td>
        <td class="unboxed sdescmap">Watchdog Control and Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000044[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3D70770F0947C16">WDOG_IVAL[2]</a>  </b></td>
        <td class="unboxed sdescmap">Watchdog Interval Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000048[+=0x10]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B87B7CD6EF50C8B4">WDOG_KA[2]</a>  </b></td>
        <td class="unboxed sdescmap">Watchdog Keep Alive Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr">0x0000005f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90D5038D440A14F8">SBB_Control_Status</a>  </b></td>
        <td class="unboxed sdescmap">SBB CSR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_725283826E96EDE6">SBB_MEM_Common_Control</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Common Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D324CC1CE7ABA198">SBB_MEM_ECC_Control0</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Control 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73BC1AFDDA33E19F">SBB_MEM_ECC_Control1</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Control 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79C36DDD00E1DAD5">SBB_MEM_ECC_Control2</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Control 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16A92D4361F44BBB">SBB_MEM_ECC_Control3</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Control 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25FC89544DD07134">SBB_MEM_ECC_Status0</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Status 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8770EFA9B51D49E8">SBB_MEM_ECC_Status1</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Status 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9F99F0DA994EDAB">SBB_MEM_ECC_Error_Counter0</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC SBE/DBE Counters 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B10B09701A638CE">SBB_MEM_ECC_Error_Counter1</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC SBE/DBE Counters 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BAE7C30238FC210">SBB_MEM_Error_Information</a>  </b></td>
        <td class="unboxed sdescmap">SBB Memory ECC Error Info</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93102CE10D61E8FB">SBB_TRNG_RAND</a>  </b></td>
        <td class="unboxed sdescmap">SBB TRNG Random Data</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3627480A0642495A">InterruptStatus0</a>  </b></td>
        <td class="unboxed sdescmap">INT0_STATUS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07428299EF433482">InterruptEnableHigh0</a>  </b></td>
        <td class="unboxed sdescmap">INT0_ENHIGH</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92976C25B8C8F3C0">InterruptEnableLow0</a>  </b></td>
        <td class="unboxed sdescmap">INT0_ENLOW</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E1943D5C2FB9B81">InterruptClear0</a>  </b></td>
        <td class="unboxed sdescmap">INT0_CLR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EEAB92709F76DC9A">InterruptForce0</a>  </b></td>
        <td class="unboxed sdescmap">INT0_FRC</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr">0x0000011f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73BE19A270E2943C">InterruptStatus1</a>  </b></td>
        <td class="unboxed sdescmap">INT1_STATUS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7C85B85B8737D2F">InterruptEnableHigh1</a>  </b></td>
        <td class="unboxed sdescmap">INT1_ENHIGH</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF49B6E7AF3DCC7A">InterruptEnableLow1</a>  </b></td>
        <td class="unboxed sdescmap">INT1_ENLOW</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF35088466BBF890">InterruptClear1</a>  </b></td>
        <td class="unboxed sdescmap">INT1_CLR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C5221B4EFDDCACE">InterruptForce1</a>  </b></td>
        <td class="unboxed sdescmap">INT1_FRC</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr">0x0000013f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2CCAC959F450BEE">InterruptStatus2</a>  </b></td>
        <td class="unboxed sdescmap">INT2_STATUS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_356887FC17C0564A">InterruptEnableHigh2</a>  </b></td>
        <td class="unboxed sdescmap">INT2_ENHIGH</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E5002BCB565BEA4">InterruptEnableLow2</a>  </b></td>
        <td class="unboxed sdescmap">INT2_ENLOW</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F6E9FEF17097B3C">InterruptClear2</a>  </b></td>
        <td class="unboxed sdescmap">INT2_CLR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_076AE9F6EBC06750">InterruptForce2</a>  </b></td>
        <td class="unboxed sdescmap">INT2_FRC</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr">0x0000015f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE7E609C1352E380">TxAlarmStatus</a>  </b></td>
        <td class="unboxed sdescmap">TXALARM_STATUS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D1EE33F9909FC7E">TxAlarmEnable</a>  </b></td>
        <td class="unboxed sdescmap">TXALARM_ENABLE</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA447115203D529E">TxAlarmClear</a>  </b></td>
        <td class="unboxed sdescmap">TXALARM_CLEAR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18E16190F88789EA">TxAlarmForce</a>  </b></td>
        <td class="unboxed sdescmap">TXALARM_FORCE</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr">0x00007dff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A2AEAFA287135F7">HW_Lock_Status</a>  </b></td>
        <td class="unboxed sdescmap">Hardware Lock Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F073C98ACC37821">BootDebug_Status</a>  </b></td>
        <td class="unboxed sdescmap">Boot Debug Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB22BD27F5F3888E">BootDebug_Control</a>  </b></td>
        <td class="unboxed sdescmap">Boot Debug Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00007e0c</td>
        <td class="unboxed addr">0x00007e0f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2CEC8FE3ADD85797">BootDebug_ResetOverride</a>  </b></td>
        <td class="unboxed sdescmap">Boot Debug Reset Override Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DA0EADE5103D4B7B">BootDebug_ResetValue</a>  </b></td>
        <td class="unboxed sdescmap">Boot Debug Reset Value Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0641C05319BC500">GPIOEast_Control</a>  </b></td>
        <td class="unboxed sdescmap"> GPIO East Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e1c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCA2478E193A8066">DebugMux_Control</a>  </b></td>
        <td class="unboxed sdescmap"> Debug Mux Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA6D7582B0747A33">Mem_Trim_OVRD1</a>  </b></td>
        <td class="unboxed sdescmap">Memory Trim Override Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93334ED06CD5F454">Mem_Trim_OVRD2</a>  </b></td>
        <td class="unboxed sdescmap">Memory Trim Override Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e28</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00DFAC9965AFC603">LB_Trim_OVRD1</a>  </b></td>
        <td class="unboxed sdescmap">LDO/BGR Trim Override Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e2c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FE39EBFE46EA501">LB_Trim_OVRD2</a>  </b></td>
        <td class="unboxed sdescmap">LDO/BGR Trim Override Register 2</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00007e30</td>
        <td class="unboxed addr">0x00007e3f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED7E85100860CC3B">FSLDO_StatusOvrd</a>  </b></td>
        <td class="unboxed sdescmap">Functional Fuse Sense LDO Status and Override Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e44</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_599253669F48701B">BSLDO_StatusOvrd</a>  </b></td>
        <td class="unboxed sdescmap">BISR Fuse Sense LDO Status and Override Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e48</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2845F5BEECD6A00A">FSLDO_Control</a>  </b></td>
        <td class="unboxed sdescmap">Functional Fuse Sense LDO Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e4c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA812AC4AAF8C3B6">BSLDO_Control</a>  </b></td>
        <td class="unboxed sdescmap">BISR Fuse Sense LDO Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e50</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49FFD2353FA7F7F4">SBGRLDO_CSR</a>  </b></td>
        <td class="unboxed sdescmap">SerDes BGR/LDO Control and Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e54</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74B1FFB5AC5C2E0D">BISR_CSR</a>  </b></td>
        <td class="unboxed sdescmap">BISR Control and Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007e58</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7D9A7577CC63160">DbgMsgCmd</a>  </b></td>
        <td class="unboxed sdescmap">Debug Message Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00007e5c</td>
        <td class="unboxed addr">0x00007ffb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEAC9B713E57C3A4">ScratchTop</a>  </b></td>
        <td class="unboxed sdescmap">SYSCON Control scratchpad register.</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/syscon/sys_ctrl/SYS_CTRL/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_90E326A6405FB37A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) ScratchBottom</span><br/>
      <span class="sdescdet">SYSCON Control scratchpad register.</span><br/>
      <span class="ldescdet">Scratch read/write register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10000</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">SCRATCHPAD_H</td>
        <td class="fldnorm" colspan="8">SCRATCHPAD_M</td>
        <td class="fldnorm" colspan="8">SCRATCHPAD_L</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW/P</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_H</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad high (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_M</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad low (cold reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_L</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad low (warm reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_584716904BDFE6A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) Version</span><br/>
      <span class="sdescdet">SYSCON Version Register</span><br/>
      <span class="ldescdet">SYSCON System Version Register.  Contains SOC version, Fuse Map version, state of Boot_Halt and A0_Debug, and Build Environment
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10004</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe6000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe7800fff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">SBE</td>
        <td class="fldnorm" colspan="1">Export_Compliance</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">A0Debug</td>
        <td class="fldnorm" colspan="1">BootHalt</td>
        <td class="fldnorm" colspan="1">SerDes_Skip_Load</td>
        <td class="fldnorm" colspan="6">SATE_VER</td>
        <td class="fldnorm" colspan="4">FM_rev</td>
        <td class="fldnorm" colspan="2">ENV</td>
        <td class="fldnorm" colspan="2">SOCVariant</td>
        <td class="fldnorm" colspan="4">SOCRevision</td>
        <td class="fldnorm" colspan="1">PreProduct</td>
        <td class="fldnorm" colspan="3">DevId</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V/P</td>
        <td class="accno" colspan="1">RO/V/P</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V/P</td>
        <td class="accno" colspan="6">RO/V/P</td>
        <td class="accno" colspan="4">RO/V/P</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RO/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet">Secure_Boot_Enable.  Loaded by fuses</span><br/>
          <span class="ldescdet">Secure Boot Enable Fuse<br/>0=Secure Boot disabled<br/>1=Secure Boot enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Export_Compliance</span><br/>
          <span class="sdescdet">Export_Compliance. Loaded by fuses.</span><br/>
          <span class="ldescdet">Export Compliance<br/>0=Export Compliance disabled<br/>1=Export Compliance enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">A0Debug</span><br/>
          <span class="sdescdet">Captured A0_Debug State</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BootHalt</span><br/>
          <span class="sdescdet">Captured Boot Halt State</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SerDes_Skip_Load</span><br/>
          <span class="sdescdet">SerDes Skip Load - skip loading of invalid SerDes ROM image.  Load by fuses.</span><br/>
          <span class="ldescdet">SerDes Skip Load.  When set, SerDes Rom image is invalid and should not be loaded.<br/>Loaded by fuses.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RO/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SATE_VER</span><br/>
          <span class="sdescdet">SerDes ATE Test Version. Loaded by fuses.</span><br/>
          <span class="ldescdet">Version of the SerDes ATE Test Program.  Loaded by fuses.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FM_rev</span><br/>
          <span class="sdescdet">Fuse Map Revision</span><br/>
          <span class="ldescdet">Version of fuse map.  Loaded by fuses.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENV</span><br/>
          <span class="sdescdet">Build Environment</span><br/>
          <span class="ldescdet">Build Environment:<br/><br/>    00=silicon,<br/>    01=emulation/FPGA<br/>    10=simulation<br/>    11=undefined</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOCVariant</span><br/>
          <span class="sdescdet">SOC Variant</span><br/>
          <span class="ldescdet">SOC Metal Variant<br/><br/>'b00 = Variant T<br/>'b01 = Variant F<br/>'b10 = Variant C<br/>'b11 = reserved<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOCRevision</span><br/>
          <span class="sdescdet">SOC Revision</span><br/>
          <span class="ldescdet">SOC Metal Mask Revision<br/><br/>BITS [7:6] (dependent on PreProduct field)<br/>'b00= if PreProduct=0, then "A", else "Z"<br/>'b01= if PreProduct=0, then "B", else "Y"<br/>'b10= if PreProduct=0, then "C", else "X"<br/>'b11= if PreProduct=0, then "D", else "W"<br/><br/>BITS [5:4]<br/>'b00=0<br/>'b01=1<br/>'b10=2<br/>'b11=3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PreProduct</span><br/>
          <span class="sdescdet">Pre-production device</span><br/>
          <span class="ldescdet">When set, SOC is pre-production or a test device.<br/><br/>Modifies the meaning of the SOCRevision field.<br/></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DevId</span><br/>
          <span class="sdescdet">Device ID</span><br/>
          <span class="ldescdet">Encoded Device Identification:<br/><br/>CODE            DEVICE<br/>'b000              0008<br/>'b001              0016<br/>'b010              1608<br/>'b011              1616<br/>'b100              4008<br/>'b101              4016<br/>'b110             reserved<br/>'b111             reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F1E0F670C341ED8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) System_Control</span><br/>
      <span class="sdescdet">System Control Register</span><br/>
      <span class="ldescdet">SYSCON System Control Register.  Clock mux control. Warm and cold reset generation.<br/><br/>  Sequence to initiate warm reset:<br/>    1. Write 0x4XXXXXXX to System Control Register - enables warm reset<br/>    2. Write 0x5XXXXXXX to System Control Register - generates warm reset<br/>    3. Reset will clear these bits.<br/><br/>  Sequence to initiate cold reset:<br/>    1. Write 0x8XXXXXXX to System Control Register - enables cold reset<br/>    2. Write 0xAXXXXXXX to System Control Register - generates cold reset<br/>    3. Reset will clear these bits.<br/><br/>  Cold reset always implies warm reset (in HW), but SW cannot<br/>  initiate both (0xCXXXXXXX, followed by 0xFXXXXXXX will not do<br/>  anything because the SWRst_EN is not correct for either cold or warm reset.<br/>  Writing 0x1XXXXXXX, 0x2XXXXXXX and 0x3XXXXXXX also will do nothing (SWRst_EN = 2'b00).<br/>  Finally, setting both SW*_Rst bits will do nothing, so <br/>  0x7XXXXXXX, 0xBXXXXXXX will do nothing, regardless the state of SWRst_EN.<br/><br/>  Note, the sequence: 0x6XXXXXXX, 0x5XXXXXXX will also generate a warm reset and<br/>  the sequence: 0x9XXXXXXX, 0xAXXXXXXX will generate a cold reset<br/><br/>  Function table for {SWRst_EN[1:0],SWCold_Rst,SWWarm_Rst}:<br/><br/>    0x0:		NO-OP, SWRst_EN = 2'b00<br/>    0x1:		NO-OP, SWRst_EN = 2'b00<br/>    0x2:		NO-OP, SWRst_EN = 2'b00<br/>    0x3:		NO-OP, SWRst_EN = 2'b00<br/>    0x4:		Enable warm reset<br/>    0x5:		Generate warm reset<br/>    0x6:		Enable warm reset (SWCold_Rst ignored)<br/>    0x7:		NO-OP, SWCold_Rst and SWWarm_Rst both set<br/>    0x8:		Enable cold reset<br/>    0x9:		Enable cold reset (SWWarm_Rst ignored)<br/>    0xA:		Generate cold reset<br/>    0xB:		NO-OP, SWCold_Rst and SWWarm_Rst both set<br/>    0xC:		NO-OP, SWRst_EN = 2'b11<br/>    0xD:		NO-OP, SWRst_EN = 2'b11<br/>    0xE:		NO-OP, SWRst_EN = 2'b11<br/>    0xF:		NO-OP, SWRst_EN = 2'b11<br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10008</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000101</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0ffcf802</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0ffcf802</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">SWRst_EN</td>
        <td class="fldnorm" colspan="1">SWCold_Rst</td>
        <td class="fldnorm" colspan="1">SWWarm_Rst</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">Force_PUR</td>
        <td class="fldnorm" colspan="1">BMODE</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">serdes_rom_dbg</td>
        <td class="fldnorm" colspan="2">tx_alarm_delay</td>
        <td class="fldnorm" colspan="1">ref_clk_deselect</td>
        <td class="fldnorm" colspan="1">clk_drf_select</td>
        <td class="fldnorm" colspan="1">clk_vex_select</td>
        <td class="fldnorm" colspan="1">pll_select</td>
        <td class="fldnorm" colspan="2">pll_band_sel</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">TTrip_NMIDis</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="2">RW/V/P/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWRst_EN</span><br/>
          <span class="sdescdet">SW Reset Enable</span><br/>
          <span class="ldescdet">Software Reset Enable.<br/><br/>0x1 (01) to enable SWWarm_Rst.<br/>0x2 (10) to enable SWCold_Rst.<br/><br/>All others have no effect.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWCold_Rst</span><br/>
          <span class="sdescdet">SW Cold Reset</span><br/>
          <span class="ldescdet">Software Cold Reset.<br/><br/>Initiates a Cold Reset on a 0-&gt;1 transition, when SWRst_EN = 0x2.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWWarm_Rst</span><br/>
          <span class="sdescdet">SW Warm Reset</span><br/>
          <span class="ldescdet">Software Warm Reset.<br/><br/>Initiates a Warm Reset on a 0-&gt;1 transition, when SWRst_EN = 0x1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Force_PUR</span><br/>
          <span class="sdescdet">Force Power Up Reset</span><br/>
          <span class="ldescdet">Force Power Up Reset (sticky)<br/><br/>When set, SWCold_Rst will initiate a power-up reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bootdebug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BMODE</span><br/>
          <span class="sdescdet">Boot Mode</span><br/>
          <span class="ldescdet">SOC Boot Mode (sticky):<br/><br/>    0=Normal<br/>    1=Debug</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bootdebug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">serdes_rom_dbg</span><br/>
          <span class="sdescdet">SerDes ROM Debug Mode</span><br/>
          <span class="ldescdet">SerDes ROM Debug Mode.  Initial value loaded by fuse.<br/><br/>0 = disabled<br/>1 = enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.soemdebug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_delay</span><br/>
          <span class="sdescdet">TX Alarm Delay Selection</span><br/>
          <span class="ldescdet">TX Alarm Delay Selection.<br/><br/>00 =  32 clocks<br/>01 =  64 clocks (default)<br/>10 = 128 clocks<br/>11 = 256 clocks</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ref_clk_deselect</span><br/>
          <span class="sdescdet">REF_CLK De-select (sticky)</span><br/>
          <span class="ldescdet">REF_CLK De-select (set to select PLL for clock sources over REF_CLK)<br/><br/>0 = REF_CLK (default),<br/>1 = PLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clk_drf_select</span><br/>
          <span class="sdescdet">CLK_DRF Selection (sticky)</span><br/>
          <span class="ldescdet">CLK_DRF Selection.<br/><br/>0 = 983.04 MHz,<br/>1 = 1474.56 MHz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clk_vex_select</span><br/>
          <span class="sdescdet">CLK_VEX Selection (sticky)</span><br/>
          <span class="ldescdet">CLK_VEX Selection.<br/><br/>0 = 983.04 MHz,<br/>1 = 1474.56 MHz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pll_select</span><br/>
          <span class="sdescdet">PLL Selection (sticky)</span><br/>
          <span class="ldescdet">PLL Selection for the main clock source inputs.<br/><br/>Choose which set of PLLs to use as the clock source.<br/>0=pll[0] (east)<br/>1=pll[1] (west)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pll_band_sel</span><br/>
          <span class="sdescdet">PLL Default Mode(sticky)</span><br/>
          <span class="ldescdet">PLL Default frequency mode.  Loaded by OEM fuse.<br/>RW when ref_clk_deselect=1.<br/>RO  when ref_clk_deselect=0.<br/><br/>00=16 GHz for both PLLs (default)<br/>01=16 GHz for PLL1 (west); 24 GHz for PLL0 (east)<br/>10= 24 GHz for PLL1 (west); 16 GHz for PLL0 (east)<br/>11= 24 Ghz for both PLLs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> System_Control.ref_clk_deselect; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TTrip_NMIDis</span><br/>
          <span class="sdescdet">Thermal Trip NMI Disable</span><br/>
          <span class="ldescdet">Disable for NMI generated when DTS ThermTrip (CatTrip) is asserted<br/><br/>0=Disable NMI generation<br/>1=Enable NMI generation (default)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F537C5D1F21040BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) System_Status</span><br/>
      <span class="sdescdet">SYSCON Status Register</span><br/>
      <span class="ldescdet">SYSCON System Status Register.  Contains dynamic status of SOC.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1000c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7ffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7fffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">MBOX_TAPSel</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="1">HW_ref_clk_deselect</td>
        <td class="fldnorm" colspan="1">HW_clk_drf_select</td>
        <td class="fldnorm" colspan="1">HW_clk_vex_select</td>
        <td class="fldnorm" colspan="1">HW_pll_select</td>
        <td class="fldnorm" colspan="2">PLL_Lock</td>
        <td class="fldnorm" colspan="1">PCIE_Dis</td>
        <td class="fldnorm" colspan="1">SPI_Dis</td>
        <td class="fldnorm" colspan="1">FuseDistDone</td>
        <td class="fldnorm" colspan="1">FuseSenseError</td>
        <td class="fldnorm" colspan="1">FuseSenseDone</td>
        <td class="fldnorm" colspan="1">Ready</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MBOX_TAPSel</span><br/>
          <span class="sdescdet">SYSCON Mailbox TAP Select (from Access TAP)  1=MBOX Enabled/APB Disabled</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HW_ref_clk_deselect</span><br/>
          <span class="sdescdet">HW REF_CLK De-select</span><br/>
          <span class="ldescdet">Hardware REF_CLK De-select.  Reflects state of reference clock selection, based on SW request and fuse values.<br/><br/>0 = REF_CLK (default),<br/>1 = PLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HW_clk_drf_select</span><br/>
          <span class="sdescdet">HW CLK_DRF Selection</span><br/>
          <span class="ldescdet">Hardware CLK_DRF Selection.  Reflects which clock is selected by SYSCON hardware for DRF.<br/><br/>0 = 983.04 MHz,<br/>1 = 1474.56 MHz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HW_clk_vex_select</span><br/>
          <span class="sdescdet">HW CLK_VEX Selection</span><br/>
          <span class="ldescdet">Hardware CLK_VEX Selection.  Reflects which clock in selected by SYSCON hardware for VEX.<br/><br/>0 = 983.04 MHz,<br/>1 = 1474.56 MHz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HW_pll_select</span><br/>
          <span class="sdescdet">HW PLL Selection </span><br/>
          <span class="ldescdet">Hardware PLL Selection for the main clock source inputs.<br/><br/>Reflects which PLL is seleted by SYSCON hardware, based on SW request and fuse values..<br/>0=pll[0] (east)<br/>1=pll[1] (west)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL_Lock</span><br/>
          <span class="sdescdet">PLL Lock Status</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCIE_Dis</span><br/>
          <span class="sdescdet">PCIE Disabled</span><br/>
          <span class="ldescdet">PCIE Disabled<br/><br/>    0=Enabled<br/>    1=Disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPI_Dis</span><br/>
          <span class="sdescdet">SPI Disabled</span><br/>
          <span class="ldescdet">SPI Disabled<br/><br/>    0=Enabled<br/>    1=Disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FuseDistDone</span><br/>
          <span class="sdescdet">Fuse Distribution Completion Status</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FuseSenseError</span><br/>
          <span class="sdescdet">Fuse Sense Error Status</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FuseSenseDone</span><br/>
          <span class="sdescdet">Fuse Sense Completion Status</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ready</span><br/>
          <span class="sdescdet">Boot FSM Ready/Done</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68DCE260651FB306" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) Reset_Control</span><br/>
      <span class="sdescdet">SYSCON Reset Control Register</span><br/>
      <span class="ldescdet">Global Reset Control.  Used by SW to release subfc and local resets after boot.<br/>All bits represent ACTIVE LOW resets, e.g. 0=reset active.<br/>SW can write a '1' to any '0' bit to release the block from reset.<br/>Some bits are set to '1' by HW during boot.<br/><br/>For Functional (non-Coresight) resets:  Writing a '0' will have no effect: SW CANNOT initiate individual block resets.<br/><br/>For Coresight resets:  Writing a '0' will disable the Coresight clocks and then assert the reset to the Coresight SS<br/>                                   Writing a '1' wiill release the Coresight SS from reset and re-enable the Coresight clocks.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10010</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">reset_coresight</td>
        <td class="fldnorm" colspan="2">pwrup_pll</td>
        <td class="fldnorm" colspan="2">reset_pll</td>
        <td class="fldnorm" colspan="2">reset_drf_subfc</td>
        <td class="fldnorm" colspan="1">reset_vex_subfc</td>
        <td class="fldnorm" colspan="1">reset_dlnk_subfc</td>
        <td class="fldnorm" colspan="1">reset_rcs</td>
        <td class="fldnorm" colspan="1">reset_orion</td>
        <td class="fldnorm" colspan="2">cold_spare</td>
        <td class="fldnorm" colspan="1">reset_spi</td>
        <td class="fldnorm" colspan="1">reset_syscon</td>
        <td class="fldnorm" colspan="1">reset_sbb_ns</td>
        <td class="fldnorm" colspan="1">reset_sbb</td>
        <td class="fldnorm" colspan="1">reset_ifs</td>
        <td class="fldnorm" colspan="1">reset_dfxagg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="2">RW/1S/V/P</td>
        <td class="accno" colspan="2">RW/1S/V/P</td>
        <td class="accno" colspan="2">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
        <td class="accno" colspan="1">RW/1S/V/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_coresight</span><br/>
          <span class="sdescdet">Global CoreSight reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrup_pll</span><br/>
          <span class="sdescdet">PLL[1:0] pll_pwrup</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_pll</span><br/>
          <span class="sdescdet">PLL[1:0] pll_rstn</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_drf_subfc</span><br/>
          <span class="sdescdet">DRF[1:0] SubFC resets</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_vex_subfc</span><br/>
          <span class="sdescdet">VEX SubFC reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_dlnk_subfc</span><br/>
          <span class="sdescdet">DLNK SubFC reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_rcs</span><br/>
          <span class="sdescdet">RCS Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_orion</span><br/>
          <span class="sdescdet">Orion reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cold_spare</span><br/>
          <span class="sdescdet">Spare bit(s) for cold reset(s)</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_spi</span><br/>
          <span class="sdescdet">SPI Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_syscon</span><br/>
          <span class="sdescdet">SYSCON Internal Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_sbb_ns</span><br/>
          <span class="sdescdet">SBB Noise Source Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_sbb</span><br/>
          <span class="sdescdet">SBB Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_ifs</span><br/>
          <span class="sdescdet">IFS Fuse Controller Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reset_dfxagg</span><br/>
          <span class="sdescdet">DFXAGG Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E3F22AC4F371CE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) GPIO_Control</span><br/>
      <span class="sdescdet">GPIO Control Register</span><br/>
      <span class="ldescdet">SYSCON GPIO Control Register.    Controls for SYSCON related GPIO.<br/><br/>  o_boot_reset_n<br/>  o_ready<br/>  tdo<br/>  spimiso_int
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10014</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x44400055</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000fff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x000fff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">GFBYP_ResetB</td>
        <td class="fldnorm" colspan="3">GFDLY_ResetB</td>
        <td class="fldnorm" colspan="1">GFBYP_pll_modesel</td>
        <td class="fldnorm" colspan="3">GFDLY_pll_modesel</td>
        <td class="fldnorm" colspan="1">GFBYP_pll_pon</td>
        <td class="fldnorm" colspan="3">GFDLY_pll_pon</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="2">Ext_SPIMISO</td>
        <td class="fldnorm" colspan="2">Int_SPIMISO</td>
        <td class="fldnorm" colspan="2">TDO</td>
        <td class="fldnorm" colspan="2">Ready</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="3">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="3">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="3">RW/P</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFBYP_ResetB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Bypass, ResetB  (default=0, sticky)<br/><br/>0 = filter enabled<br/>1 = filter bypassed<br/><br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFDLY_ResetB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Delay, ResetB  (default=0x4, sticky)<br/><br/>Min-Max pulse width from 550 - 850mV:<br/><br/>0 = 4.65 - 48.8 ns<br/>1 = 8.81 - 93.0 ns<br/>2 = 13.1 - 138  ns<br/>3 = 17.2 - 182  ns<br/>4 = 21.4 - 225  ns<br/>5 = 25.5 - 269  ns<br/>6 = 29.8 - 314  ns<br/>7 = 33.9 - 358  ns</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFBYP_pll_modesel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Bypass, pll_sysclk983p04m_sel  (default=0, sticky)<br/><br/>0 = filter enabled<br/>1 = filter bypassed<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFDLY_pll_modesel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Delay, pll_sysclk983p04m_sel  (default=0x4, sticky)<br/><br/>Min-Max pulse width from 550 - 850mV:<br/><br/>0 = 4.65 - 48.8 ns<br/>1 = 8.81 - 93.0 ns<br/>2 = 13.1 - 138  ns<br/>3 = 17.2 - 182  ns<br/>4 = 21.4 - 225  ns<br/>5 = 25.5 - 269  ns<br/>6 = 29.8 - 314  ns<br/>7 = 33.9 - 358  ns</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFBYP_pll_pon</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Bypass, pll_sysclk_pon  (default=0, sticky)<br/><br/>0 = filter enabled<br/>1 = filter bypassed<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GFDLY_pll_pon</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Glitch Filter Delay, pll_sysclk_pon  (default=0x4, sticky)<br/><br/>Min-Max pulse width from 550 - 850mV:<br/><br/>0 = 4.65 - 48.8 ns<br/>1 = 8.81 - 93.0 ns<br/>2 = 13.1 - 138  ns<br/>3 = 17.2 - 182  ns<br/>4 = 21.4 - 225  ns<br/>5 = 25.5 - 269  ns<br/>6 = 29.8 - 314  ns<br/>7 = 33.9 - 358  ns</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ext_SPIMISO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">GPIO Drive Control for eXternal SPIMISO output (default=0x1, sticky)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Int_SPIMISO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">GPIO Drive Control for Internal SPIMISO output (default=0x1, sticky)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TDO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">GPIO Drive Control for TDO output (default=0x1, sticky)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ready</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">GPIO Drive Control for READY output (default=0x1, sticky)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_896BB3B85D5D56EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) SPICSR</span><br/>
      <span class="sdescdet">SPI Control and Status Register</span><br/>
      <span class="ldescdet">SPI Control and Status Register.  Control and Status for SP
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1001c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008303</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff87cfc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff7cfc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">SPI_Resp_State</td>
        <td class="fldnorm" colspan="1">SPI_State</td>
        <td class="fldnorm" colspan="1">Ext_SPIEN</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">Ext_MSB_First</td>
        <td class="fldnorm" colspan="1">Ext_Delay_Resp</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">Int_MSB_First</td>
        <td class="fldnorm" colspan="1">Int_Delay_Resp</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPI_Resp_State</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SPI Response State.<br/><br/>  00 = SPI_RESP_IDLE<br/>  01 = SPI_RESP_RD<br/>  10 = SPI_RESP_LAST<br/>  11 = SPI_RESP_WAIT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPI_State</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SPI State.<br/><br/>  0 = SPI_IDLE<br/>  1 = SPI_CAPTURE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ext_SPIEN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enable External SPI Interface</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ext_MSB_First</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">External SPI data ordering; shift MSB first.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Ext_Delay_Resp</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wait an additional External SPI transfer time. Used to compensate for very slow response times that may cause responses to be missed.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Int_MSB_First</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Internal SPI data ordering; shift MSB first.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Int_Delay_Resp</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wait an additional Internal SPI transfer time. Used to compensate for very slow response times that may cause responses to be missed.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A66CB527504F25F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) Reset_Source</span><br/>
      <span class="sdescdet">SYSCON Reset Source Register</span><br/>
      <span class="ldescdet">Reset Source Register. A bit set corresponding to the source of the most recent reset.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10020</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">cattrip_reset</td>
        <td class="fldnorm" colspan="1">wd1_warm_reset</td>
        <td class="fldnorm" colspan="1">wd1_cold_reset</td>
        <td class="fldnorm" colspan="1">wd0_warm_reset</td>
        <td class="fldnorm" colspan="1">wd0_cold_reset</td>
        <td class="fldnorm" colspan="1">sw_warm_reset</td>
        <td class="fldnorm" colspan="1">sw_cold_reset</td>
        <td class="fldnorm" colspan="1">cold_reset_pin</td>
        <td class="fldnorm" colspan="1">pu_reset</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cattrip_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Catastrophic overtemp (thermal trip) from DTS's. Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wd1_warm_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">WDOG1 Warm Reset (write to SysControl Register). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wd1_cold_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">WDOG1 Cold Reset (WDOG Timeout). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wd0_warm_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">WDOG0 Warm Reset (write to SysControl Register). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wd0_cold_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">WDOG0 Cold Reset (WDOG Timeout). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_warm_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Software initiated Warm Reset (write to SysControl Register). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_cold_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Software initiated Cold Reset (write to SysControl Register). Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cold_reset_pin</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Cold Reset Pin. Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pu_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power Up Reset.  First cold reset after power-on. Write 1 to clear.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C05A09B83BCD769" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) CSTS_Snapshot_H</span><br/>
      <span class="sdescdet">Coresight Timestamp Snapshot High</span><br/>
      <span class="ldescdet">Coresight Timestamp Snapshot.  Upper 32 bits.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10028</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SNAPH</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNAPH</span><br/>
          <span class="sdescdet">CS TS Snapshot High</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3406D5B1D80E95DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) CSTS_Snapshot_L</span><br/>
      <span class="sdescdet">Coresight Timestamp Snapshot Low</span><br/>
      <span class="ldescdet">Coresight Timestamp Snapshot.  Lower 32 bits.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1002c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SNAPL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNAPL</span><br/>
          <span class="sdescdet">CS TS Snapshot Low</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F26B00F12BD4C71A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) VADFSMSR</span><br/>
      <span class="sdescdet">VAD (Vendor Authorized Debug) FSM Status Register</span><br/>
      <span class="ldescdet">Vendor Authorized Debug (VAD) FSM Status Regiister<br/>Reflects the current state of the VAD FSM, JTAG authorization , EWA authorization and overlimit counters.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10030</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0f000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">jtag_enable</td>
        <td class="fldnorm" colspan="1">jtag_fail_limit</td>
        <td class="fldnorm" colspan="3">jtag_fail_cnt</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">ewa_enable</td>
        <td class="fldnorm" colspan="1">ewa_fail_limit</td>
        <td class="fldnorm" colspan="3">ewa_fail_cnt</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">vad_state</td>
        <td class="fldnorm" colspan="8">vad_ch</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">jtag_enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JTAG Debug Access Enabled<br/>When 1, JTAG debug access has been authorized.<br/>When 0, JTAG debug access has been de-authorized</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">jtag_fail_limit</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JTAG Debug Access Fail Overlimit<br/>Maximum allowable attempts for JTAG debug access have been reached.<br/>Only cleared by power-on reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">jtag_fail_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JTAG Fail Count for external debug access</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ewa_enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">External Write Authorization (EWA) Enabled<br/>When 1, EWA has been authorized.<br/>When 0, EWA has been de-authorized</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ewa_fail_limit</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">External Write Authorization (EWA) Fail Overlimit<br/>Maximum allowable attempts for EWA have been reached.<br/>Only cleared by power-on reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ewa_fail_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">External Write Authorization (EWA) Fail Count for designated OEM fuses</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vad_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current state of SBB authentication FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vad_ch</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index to VAD choice.  Shows which line of the VAD table was selected based on the current inputs.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C14F98DF9CB3B70" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) FDistOV_CSR</span><br/>
      <span class="sdescdet">Fuse Distribution Override Control and Status</span><br/>
      <span class="ldescdet">Fuse Distribution Override Control<br/><br/>The lower half of this register gates the override_done pulse to each of the Fuse Distribution sub-block.<br/>These allow the single override_done pulse from the Fuse Controller to be selectively applied to each sub-block.<br/><br/>Default setting is to enable override to all FD sub-blocks anytime the Fuse Controller override_done pulse is triggered.<br/>Since the activation of the Fuse Controller override_done pulse already requires authentication, this register is not locked.<br/>Changing the values in this register will not have any effect until the override_done pulse is active.<br/><br/>The upper half of this register reflects the override status of each area since the last power-on reset.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10034</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe0ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">dts_ovdone</td>
        <td class="fldnorm" colspan="1">dwire_ovdone</td>
        <td class="fldnorm" colspan="1">sbb_ovdone</td>
        <td class="fldnorm" colspan="1">apb_ovdone</td>
        <td class="fldnorm" colspan="1">trim_ovdone</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">dts_ovdis</td>
        <td class="fldnorm" colspan="1">dwire_ovdis</td>
        <td class="fldnorm" colspan="1">sbb_ovdis</td>
        <td class="fldnorm" colspan="1">apb_ovdis</td>
        <td class="fldnorm" colspan="1">trim_ovdis</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dts_ovdone</span><br/>
          <span class="sdescdet">DTS Serializer Override Done</span><br/>
          <span class="ldescdet">Override status of the DTS Serializer.<br/>1=Override performed at least once since last power-up reset<br/>0=No override since last power-up reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dwire_ovdone</span><br/>
          <span class="sdescdet">Direct Wire Override Done</span><br/>
          <span class="ldescdet">Override status of the Direct Wire Interface (including the DFX Aggregator).<br/>1=Override performed at least once since last power-up reset<br/>0=No override since last power-up reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbb_ovdone</span><br/>
          <span class="sdescdet">SBB/ECM Client Interface Override Done</span><br/>
          <span class="ldescdet">Override status of the SBB/ECM Client Interface.<br/>1=Override performed at least once since last power-up reset<br/>0=No override since last power-up reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb_ovdone</span><br/>
          <span class="sdescdet">APB Client interface Override Done</span><br/>
          <span class="ldescdet">Override status of the APB Client Interface.<br/>1=Override performed at least once since last power-up reset<br/>0=No override since last power-up reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trim_ovdone</span><br/>
          <span class="sdescdet">Memory/BGR Trim Serializer Override Done</span><br/>
          <span class="ldescdet">Override status of the Memory/BGR Trim Serializer.<br/>1=Override performed at least once since last power-up reset<br/>0=No override since last power-up reset.<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dts_ovdis</span><br/>
          <span class="sdescdet">DTS Serializer Override Disable</span><br/>
          <span class="ldescdet">Controls the override_done to the DTS Serializer.<br/>1= override DISABLED<br/>0= override ENABLED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dwire_ovdis</span><br/>
          <span class="sdescdet">Direct Wire Override Disable</span><br/>
          <span class="ldescdet">Controls the override_done to the Direct Wire Interface (including the DFX Aggregator).<br/>1= override DISABLED<br/>0= override ENABLED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbb_ovdis</span><br/>
          <span class="sdescdet">SBB/ECM Client Interface Override Disable</span><br/>
          <span class="ldescdet">Controls the override_done to the SBB/ECM Client Interface.<br/>1= override DISABLED<br/>0= override ENABLED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb_ovdis</span><br/>
          <span class="sdescdet">APB Client interface Override Disable</span><br/>
          <span class="ldescdet">Controls the override_done to the APB Client Interface.<br/>1= override DISABLED<br/>0= override ENABLED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trim_ovdis</span><br/>
          <span class="sdescdet">Memory/BGR Trim Serializer Override Disable</span><br/>
          <span class="ldescdet">Controls the override_done to the Memory/BGR Trim Serializer.<br/>1= override DISABLED<br/>0= override ENABLED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3DD9531CE2382937" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000040[+=0x10]</span> Register(32 bit) WDOG_CSR[2]</span><br/>
      <span class="sdescdet">Watchdog Control and Status</span><br/>
      <span class="ldescdet">"Watchdog Control and Status.  Enable interrupt generation, enable reset generation, halt &amp; load watchdog,<br/>enable and timeout status."
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10040[+=0x10]</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffcffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffdffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">TO</td>
        <td class="fldnorm" colspan="1">Enabled</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">Load</td>
        <td class="fldnorm" colspan="1">Halt</td>
        <td class="fldnorm" colspan="2">RstE</td>
        <td class="fldnorm" colspan="1">TxAE</td>
        <td class="fldnorm" colspan="1">IntE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RW/1C/V/P</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:17]</b><br/>RW/1C/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TO</span><br/>
          <span class="sdescdet">Watchdog Timeout Status</span><br/>
          <span class="ldescdet">Watchdog Timeout Status<br/><br/>    Read:<br/>        0 = Watchdog has not timed out (default).<br/>        1 = Watchdog timed out.<br/><br/>    Write:<br/>        0 = No action.<br/>        1 = Clear timeout status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Enabled</span><br/>
          <span class="sdescdet">Watchdog Enable Status</span><br/>
          <span class="ldescdet">Watchdog ENABLED (read-only)<br/>    0 = Watchdog is disabled (default).<br/>    1 = Watchdog is enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Load</span><br/>
          <span class="sdescdet">Watchdog Load</span><br/>
          <span class="ldescdet">Watchdog LOAD.<br/><br/>    Read: <br/>        0 = Not loading watchdog<br/>        1 = Watchdog load in-progress.<br/><br/>    Write:<br/>        0 = No action.<br/>        1 = Generate LOAD pulse.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Halt</span><br/>
          <span class="sdescdet">Watchdog Halt</span><br/>
          <span class="ldescdet">Watchdog HALT<br/>    0 = Watchdog released to run.<br/>    1 = Watchdog halted (default).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RstE</span><br/>
          <span class="sdescdet">Watchdog Reset Enable</span><br/>
          <span class="ldescdet">Watchdog Reset Enable<br/>    0x = NO reset generated (default).<br/>    10 = Warm reset on timeout.<br/>    11 = Cold reset on timeout.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TxAE</span><br/>
          <span class="sdescdet">Watchdog TxAlarm Enable</span><br/>
          <span class="ldescdet">Watchdog TxAlarm Enable<br/>    0 = NO TxAlarm signal generation (default).<br/>    1 = Watchdog timeout will produce a Tx Alarm signal (but only if reset generation is disabled, e.g. RstE[1]=0).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IntE</span><br/>
          <span class="sdescdet">Watchdog Interrupt Enable</span><br/>
          <span class="ldescdet">Watchdog Interrupt Enable<br/>    0 = NO interrupt signal generation (default).<br/>    1 = Watchdog timeout will produce an interrupt signal (but only if reset generation is disabled, e.g. RstE[1]=0).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3D70770F0947C16" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000044[+=0x10]</span> Register(32 bit) WDOG_IVAL[2]</span><br/>
      <span class="sdescdet">Watchdog Interval Register</span><br/>
      <span class="ldescdet">"Watchdog Interval Register.  Watchdog counter values:  initial, current when halted and captured."
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10044[+=0x10]</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7000f800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7ffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">CSnap</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="12">COut</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">ICount</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="12">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSnap</span><br/>
          <span class="sdescdet">WDOG Snapshot</span><br/>
          <span class="ldescdet">Watchdog Snapshot control.<br/><br/>    Read:<br/>        0 = no snapshot activitiy<br/>        1 = snapshot in progress<br/><br/>    Write:<br/>        0 = no effect<br/>        1= Capture current value of watchdog count in COut field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COut</span><br/>
          <span class="sdescdet">Current WDOG Count</span><br/>
          <span class="ldescdet">Current WDOG Count - Current Value of Watchdog Counter (0.5 ms) - only when halted.<br/></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ICount</span><br/>
          <span class="sdescdet">Initial WDOG Interval</span><br/>
          <span class="ldescdet">Watchdog Initial Interval in millieseconds.  Default 0x000.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B87B7CD6EF50C8B4" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000048[+=0x10]</span> Register(32 bit) WDOG_KA[2]</span><br/>
      <span class="sdescdet">Watchdog Keep Alive Register</span><br/>
      <span class="ldescdet">"Watchdog Keep Alive Register.   Reset WDOG count to initial interval."
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10048[+=0x10]</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">KA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KA</span><br/>
          <span class="sdescdet">WDOG Keep Alive</span><br/>
          <span class="ldescdet">Watchdog Keep Alive.  Resets the WDOG count back to the Initial Interval (ICOUNT) to avoid timeout.<br/><br/>    Write 1 to keep WDOG alive, auto clears.  <br/>    Write 0 has no effect.<br/><br/>    Read has no effect or meaning, returns current state of register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90D5038D440A14F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) SBB_Control_Status</span><br/>
      <span class="sdescdet">SBB CSR</span><br/>
      <span class="ldescdet">SBB Control and Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10060</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">SBB_Sspare</td>
        <td class="fldnorm" colspan="1">TTRDV</td>
        <td class="fldnorm" colspan="1">TTRSLTV</td>
        <td class="fldnorm" colspan="2">TTRSLT</td>
        <td class="fldnorm" colspan="1">MCDBG</td>
        <td class="fldnorm" colspan="1">MCLRD</td>
        <td class="fldnorm" colspan="11">SBB_Cspare</td>
        <td class="fldnorm" colspan="1">RANDRQ</td>
        <td class="fldnorm" colspan="1">TRNGTMV</td>
        <td class="fldnorm" colspan="1">TRNGTM</td>
        <td class="fldnorm" colspan="1">USEDBGS</td>
        <td class="fldnorm" colspan="1">CLRMEM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="11">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/L</td>
        <td class="accno" colspan="1">RW/L</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_Sspare</span><br/>
          <span class="sdescdet">Spare(s) for Status bits</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TTRDV</span><br/>
          <span class="sdescdet">TRNG Random Data Valid</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TTRSLTV</span><br/>
          <span class="sdescdet">TRNG Test Result Valid</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TTRSLT</span><br/>
          <span class="sdescdet">TRNG Test Result</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MCDBG</span><br/>
          <span class="sdescdet">Memory Cleared (Zeroized) for Debug</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MCLRD</span><br/>
          <span class="sdescdet">Memory Cleared (Zeroization done)</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_Cspare</span><br/>
          <span class="sdescdet">Spare(s) for Control bits</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RANDRQ</span><br/>
          <span class="sdescdet">Request Random Data from SBB/TRNG</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRNGTMV</span><br/>
          <span class="sdescdet">TRNG Test Mode Valid</span><br/>
          <span class="ldescdet">TRNG Test Mode Valid- qualifies the TRNGTM bit. If TRNGTMV=0 when SBB is released<br/>from reset, SBB will hang waiting for the TRNG to boot.<br/>This bit and TRNGTMV can only be set under RED and must be set before<br/>SBB and SBB_NS resets are released.  This can be done while the boot FSM is stopped using the Boot_Halt input.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRNGTM</span><br/>
          <span class="sdescdet">TRNG Test Mode</span><br/>
          <span class="ldescdet">TRNG Test Mode - when set to '1' and TRNGTMV=1, the SBB TRNG will<br/>enter FIPS test mode upon reset exit.  If '0' (with TRNGTMV=1), SBB TRNG<br/>will enter 'mission' (normal) mode.  If TRNGTMV=0 when SBB is released from reset,<br/>SBB will hang waiting for the TRNG to boot. This bit and TRNGTMV can only be set under RED and must be set before<br/>SBB and SBB_NS resets are released.  This can be done while the boot FSM is stopped using the Boot_Halt input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">USEDBGS</span><br/>
          <span class="sdescdet">Use Debug Secrets</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLRMEM</span><br/>
          <span class="sdescdet">Clear (zeroize) SBB Memory</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_725283826E96EDE6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) SBB_MEM_Common_Control</span><br/>
      <span class="sdescdet">SBB Memory ECC Common Control</span><br/>
      <span class="ldescdet">Common ECC Control Register for all SBB Memories
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10064</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="4">ecc_einfo_sel</td>
        <td class="fldnorm" colspan="1">spare0</td>
        <td class="fldnorm" colspan="1">common_cnt_clr</td>
        <td class="fldnorm" colspan="1">common_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">common_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">common_refresh_en</td>
        <td class="fldnorm" colspan="1">common_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">common_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">common_int_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/L</td>
        <td class="accno" colspan="1">RW/L</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_einfo_sel</span><br/>
          <span class="sdescdet">ECC Error Information Select</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare0</span><br/>
          <span class="sdescdet">Spare0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_cnt_clr</span><br/>
          <span class="sdescdet">Common SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">Common ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_ecc_err_force_en</span><br/>
          <span class="sdescdet">Common Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_refresh_en</span><br/>
          <span class="sdescdet">Common Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_ecc_chk_en</span><br/>
          <span class="sdescdet">Common Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_ecc_gen_en</span><br/>
          <span class="sdescdet">Common Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">common_int_clr</span><br/>
          <span class="sdescdet">Common SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D324CC1CE7ABA198" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) SBB_MEM_ECC_Control0</span><br/>
      <span class="sdescdet">SBB Memory ECC Control 0</span><br/>
      <span class="ldescdet">ECC Control Register for SBB Memories:   fw_rom, const_mem, entropy_data_fifo_mem and fifo_in_mem
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10068</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x06060404</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x08080a0a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x08080a0a</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">spare3</td>
        <td class="fldnorm" colspan="1">fim_cnt_clr</td>
        <td class="fldnorm" colspan="1">fim_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">fim_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fim_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">fim_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">fim_int_clr</td>
        <td class="fldnorm" colspan="1">spare2</td>
        <td class="fldnorm" colspan="1">edfm_cnt_clr</td>
        <td class="fldnorm" colspan="1">edfm_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">edfm_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">edfm_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">edfm_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">edfm_int_clr</td>
        <td class="fldnorm" colspan="1">spare1</td>
        <td class="fldnorm" colspan="1">cm_cnt_clr</td>
        <td class="fldnorm" colspan="1">cm_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">cm_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cm_ecc_chk_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cm_int_clr</td>
        <td class="fldnorm" colspan="1">spare0</td>
        <td class="fldnorm" colspan="1">fr_cnt_clr</td>
        <td class="fldnorm" colspan="1">fr_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">fr_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fr_ecc_chk_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fr_int_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare3</span><br/>
          <span class="sdescdet">Spare3</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_cnt_clr</span><br/>
          <span class="sdescdet">fim SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">fim ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_ecc_err_force_en</span><br/>
          <span class="sdescdet">fim Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_ecc_chk_en</span><br/>
          <span class="sdescdet">fim Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_ecc_gen_en</span><br/>
          <span class="sdescdet">fim Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_int_clr</span><br/>
          <span class="sdescdet">fim SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare2</span><br/>
          <span class="sdescdet">Spare2</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_cnt_clr</span><br/>
          <span class="sdescdet">edfm SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">edfm ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_ecc_err_force_en</span><br/>
          <span class="sdescdet">edfm Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_ecc_chk_en</span><br/>
          <span class="sdescdet">edfm Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_ecc_gen_en</span><br/>
          <span class="sdescdet">edfm Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_int_clr</span><br/>
          <span class="sdescdet">edfm SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare1</span><br/>
          <span class="sdescdet">Spare1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_cnt_clr</span><br/>
          <span class="sdescdet">cm SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">cm ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_ecc_err_force_en</span><br/>
          <span class="sdescdet">cm Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_ecc_chk_en</span><br/>
          <span class="sdescdet">cm Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_int_clr</span><br/>
          <span class="sdescdet">cm SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare0</span><br/>
          <span class="sdescdet">Spare0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_cnt_clr</span><br/>
          <span class="sdescdet">fr SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">fr ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_ecc_err_force_en</span><br/>
          <span class="sdescdet">fr Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_ecc_chk_en</span><br/>
          <span class="sdescdet">fr Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_int_clr</span><br/>
          <span class="sdescdet">fr SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73BC1AFDDA33E19F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) SBB_MEM_ECC_Control1</span><br/>
      <span class="sdescdet">SBB Memory ECC Control 1</span><br/>
      <span class="ldescdet">ECC Control Register for SBB Memories:   fifo_out_mem, fifo_stg_mem, measure_regs0 and measure_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1006c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0e0e0606</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000808</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">spare3</td>
        <td class="fldnorm" colspan="1">mr1_cnt_clr</td>
        <td class="fldnorm" colspan="1">mr1_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">mr1_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">mr1_refresh_en</td>
        <td class="fldnorm" colspan="1">mr1_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">mr1_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">mr1_int_clr</td>
        <td class="fldnorm" colspan="1">spare2</td>
        <td class="fldnorm" colspan="1">mr0_cnt_clr</td>
        <td class="fldnorm" colspan="1">mr0_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">mr0_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">mr0_refresh_en</td>
        <td class="fldnorm" colspan="1">mr0_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">mr0_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">mr0_int_clr</td>
        <td class="fldnorm" colspan="1">spare1</td>
        <td class="fldnorm" colspan="1">fsm_cnt_clr</td>
        <td class="fldnorm" colspan="1">fsm_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">fsm_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fsm_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">fsm_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">fsm_int_clr</td>
        <td class="fldnorm" colspan="1">spare0</td>
        <td class="fldnorm" colspan="1">fom_cnt_clr</td>
        <td class="fldnorm" colspan="1">fom_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">fom_ecc_err_force_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fom_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">fom_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">fom_int_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare3</span><br/>
          <span class="sdescdet">Spare3</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_cnt_clr</span><br/>
          <span class="sdescdet">mr1 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">mr1 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_ecc_err_force_en</span><br/>
          <span class="sdescdet">mr1 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_refresh_en</span><br/>
          <span class="sdescdet">mr1 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_ecc_chk_en</span><br/>
          <span class="sdescdet">mr1 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_ecc_gen_en</span><br/>
          <span class="sdescdet">mr1 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_int_clr</span><br/>
          <span class="sdescdet">mr1 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare2</span><br/>
          <span class="sdescdet">Spare2</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_cnt_clr</span><br/>
          <span class="sdescdet">mr0 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">mr0 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_ecc_err_force_en</span><br/>
          <span class="sdescdet">mr0 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_refresh_en</span><br/>
          <span class="sdescdet">mr0 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_ecc_chk_en</span><br/>
          <span class="sdescdet">mr0 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_ecc_gen_en</span><br/>
          <span class="sdescdet">mr0 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_int_clr</span><br/>
          <span class="sdescdet">mr0 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare1</span><br/>
          <span class="sdescdet">Spare1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_cnt_clr</span><br/>
          <span class="sdescdet">fsm SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">fsm ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_ecc_err_force_en</span><br/>
          <span class="sdescdet">fsm Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_ecc_chk_en</span><br/>
          <span class="sdescdet">fsm Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_ecc_gen_en</span><br/>
          <span class="sdescdet">fsm Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_int_clr</span><br/>
          <span class="sdescdet">fsm SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare0</span><br/>
          <span class="sdescdet">Spare0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_cnt_clr</span><br/>
          <span class="sdescdet">fom SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">fom ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_ecc_err_force_en</span><br/>
          <span class="sdescdet">fom Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_ecc_chk_en</span><br/>
          <span class="sdescdet">fom Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_ecc_gen_en</span><br/>
          <span class="sdescdet">fom Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_int_clr</span><br/>
          <span class="sdescdet">fom SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79C36DDD00E1DAD5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) SBB_MEM_ECC_Control2</span><br/>
      <span class="sdescdet">SBB Memory ECC Control 2</span><br/>
      <span class="ldescdet">ECC Control Register for SBB Memories:   param_regs0, param_regs1, secure_regs0 and secure_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10070</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0e0e0e0e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">spare3</td>
        <td class="fldnorm" colspan="1">sr1_cnt_clr</td>
        <td class="fldnorm" colspan="1">sr1_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">sr1_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">sr1_refresh_en</td>
        <td class="fldnorm" colspan="1">sr1_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">sr1_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">sr1_int_clr</td>
        <td class="fldnorm" colspan="1">spare2</td>
        <td class="fldnorm" colspan="1">sr0_cnt_clr</td>
        <td class="fldnorm" colspan="1">sr0_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">sr0_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">sr0_refresh_en</td>
        <td class="fldnorm" colspan="1">sr0_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">sr0_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">sr0_int_clr</td>
        <td class="fldnorm" colspan="1">spare1</td>
        <td class="fldnorm" colspan="1">pr1_cnt_clr</td>
        <td class="fldnorm" colspan="1">pr1_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">pr1_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">pr1_refresh_en</td>
        <td class="fldnorm" colspan="1">pr1_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">pr1_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">pr1_int_clr</td>
        <td class="fldnorm" colspan="1">spare0</td>
        <td class="fldnorm" colspan="1">pr0_cnt_clr</td>
        <td class="fldnorm" colspan="1">pr0_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">pr0_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">pr0_refresh_en</td>
        <td class="fldnorm" colspan="1">pr0_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">pr0_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">pr0_int_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare3</span><br/>
          <span class="sdescdet">Spare3</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_cnt_clr</span><br/>
          <span class="sdescdet">sr1 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">sr1 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_ecc_err_force_en</span><br/>
          <span class="sdescdet">sr1 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_refresh_en</span><br/>
          <span class="sdescdet">sr1 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_ecc_chk_en</span><br/>
          <span class="sdescdet">sr1 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_ecc_gen_en</span><br/>
          <span class="sdescdet">sr1 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_int_clr</span><br/>
          <span class="sdescdet">sr1 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare2</span><br/>
          <span class="sdescdet">Spare2</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_cnt_clr</span><br/>
          <span class="sdescdet">sr0 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">sr0 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_ecc_err_force_en</span><br/>
          <span class="sdescdet">sr0 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_refresh_en</span><br/>
          <span class="sdescdet">sr0 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_ecc_chk_en</span><br/>
          <span class="sdescdet">sr0 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_ecc_gen_en</span><br/>
          <span class="sdescdet">sr0 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_int_clr</span><br/>
          <span class="sdescdet">sr0 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare1</span><br/>
          <span class="sdescdet">Spare1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_cnt_clr</span><br/>
          <span class="sdescdet">pr1 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">pr1 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_ecc_err_force_en</span><br/>
          <span class="sdescdet">pr1 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_refresh_en</span><br/>
          <span class="sdescdet">pr1 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_ecc_chk_en</span><br/>
          <span class="sdescdet">pr1 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_ecc_gen_en</span><br/>
          <span class="sdescdet">pr1 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_int_clr</span><br/>
          <span class="sdescdet">pr1 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare0</span><br/>
          <span class="sdescdet">Spare0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_cnt_clr</span><br/>
          <span class="sdescdet">pr0 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">pr0 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_ecc_err_force_en</span><br/>
          <span class="sdescdet">pr0 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_refresh_en</span><br/>
          <span class="sdescdet">pr0 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_ecc_chk_en</span><br/>
          <span class="sdescdet">pr0 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_ecc_gen_en</span><br/>
          <span class="sdescdet">pr0 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_int_clr</span><br/>
          <span class="sdescdet">pr0 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16A92D4361F44BBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) SBB_MEM_ECC_Control3</span><br/>
      <span class="sdescdet">SBB Memory ECC Control 3</span><br/>
      <span class="ldescdet">ECC Control Register for SBB Memories:   secure_non_zeroize_regs0 and secure_non_zeroize_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10074</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000e0e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">spare1</td>
        <td class="fldnorm" colspan="1">snzr1_cnt_clr</td>
        <td class="fldnorm" colspan="1">snzr1_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">snzr1_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">snzr1_refresh_en</td>
        <td class="fldnorm" colspan="1">snzr1_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">snzr1_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">snzr1_int_clr</td>
        <td class="fldnorm" colspan="1">spare0</td>
        <td class="fldnorm" colspan="1">snzr0_cnt_clr</td>
        <td class="fldnorm" colspan="1">snzr0_ecc_err_dbe_sbe_n</td>
        <td class="fldnorm" colspan="1">snzr0_ecc_err_force_en</td>
        <td class="fldnorm" colspan="1">snzr0_refresh_en</td>
        <td class="fldnorm" colspan="1">snzr0_ecc_chk_en</td>
        <td class="fldnorm" colspan="1">snzr0_ecc_gen_en</td>
        <td class="fldnorm" colspan="1">snzr0_int_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare1</span><br/>
          <span class="sdescdet">Spare1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_cnt_clr</span><br/>
          <span class="sdescdet">snzr1 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">snzr1 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_ecc_err_force_en</span><br/>
          <span class="sdescdet">snzr1 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_refresh_en</span><br/>
          <span class="sdescdet">snzr1 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_ecc_chk_en</span><br/>
          <span class="sdescdet">snzr1 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_ecc_gen_en</span><br/>
          <span class="sdescdet">snzr1 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_int_clr</span><br/>
          <span class="sdescdet">snzr1 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare0</span><br/>
          <span class="sdescdet">Spare0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_cnt_clr</span><br/>
          <span class="sdescdet">snzr0 SBE/DBE Error Counters Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_ecc_err_dbe_sbe_n</span><br/>
          <span class="sdescdet">snzr0 ECC Force Error Type</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_ecc_err_force_en</span><br/>
          <span class="sdescdet">snzr0 Enable ECC Error Force</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_refresh_en</span><br/>
          <span class="sdescdet">snzr0 Enable SBE Refresh</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_ecc_chk_en</span><br/>
          <span class="sdescdet">snzr0 Enable ECC Checking</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_ecc_gen_en</span><br/>
          <span class="sdescdet">snzr0 Enable ECC Generation</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sbbmem_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_int_clr</span><br/>
          <span class="sdescdet">snzr0 SBE/DBE Clear</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25FC89544DD07134" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) SBB_MEM_ECC_Status0</span><br/>
      <span class="sdescdet">SBB Memory ECC Status 0</span><br/>
      <span class="ldescdet">ECC Status Register for SBB Memories:   fw_rom, const_mem, entropy_data_fifo_mem, fifo_in_mem, fifo_out_mem, fifo_stg_mem, measure_regs0, measure_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10078</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00111111</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">mr1_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">mr1_dbe</td>
        <td class="fldnorm" colspan="1">mr1_sbe</td>
        <td class="fldnorm" colspan="1">mr1_refr_ip</td>
        <td class="fldnorm" colspan="1">mr0_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">mr0_dbe</td>
        <td class="fldnorm" colspan="1">mr0_sbe</td>
        <td class="fldnorm" colspan="1">mr0_refr_ip</td>
        <td class="fldnorm" colspan="1">fsm_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">fsm_dbe</td>
        <td class="fldnorm" colspan="1">fsm_sbe</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fom_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">fom_dbe</td>
        <td class="fldnorm" colspan="1">fom_sbe</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fim_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">fim_dbe</td>
        <td class="fldnorm" colspan="1">fim_sbe</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">edfm_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">edfm_dbe</td>
        <td class="fldnorm" colspan="1">edfm_sbe</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cm_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">cm_dbe</td>
        <td class="fldnorm" colspan="1">cm_sbe</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">fr_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">fr_dbe</td>
        <td class="fldnorm" colspan="1">fr_sbe</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_cnt_ovrf</span><br/>
          <span class="sdescdet">mr1 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_dbe</span><br/>
          <span class="sdescdet">mr1 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_sbe</span><br/>
          <span class="sdescdet">mr1  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_refr_ip</span><br/>
          <span class="sdescdet">mr1 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_cnt_ovrf</span><br/>
          <span class="sdescdet">mr0 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_dbe</span><br/>
          <span class="sdescdet">mr0 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_sbe</span><br/>
          <span class="sdescdet">mr0  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_refr_ip</span><br/>
          <span class="sdescdet">mr0 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_cnt_ovrf</span><br/>
          <span class="sdescdet">fsm SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_dbe</span><br/>
          <span class="sdescdet">fsm Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_sbe</span><br/>
          <span class="sdescdet">fsm  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_cnt_ovrf</span><br/>
          <span class="sdescdet">fom SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_dbe</span><br/>
          <span class="sdescdet">fom Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_sbe</span><br/>
          <span class="sdescdet">fom  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_cnt_ovrf</span><br/>
          <span class="sdescdet">fim SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_dbe</span><br/>
          <span class="sdescdet">fim Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_sbe</span><br/>
          <span class="sdescdet">fim  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_cnt_ovrf</span><br/>
          <span class="sdescdet">edfm SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_dbe</span><br/>
          <span class="sdescdet">edfm Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_sbe</span><br/>
          <span class="sdescdet">edfm  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_cnt_ovrf</span><br/>
          <span class="sdescdet">cm SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_dbe</span><br/>
          <span class="sdescdet">cm Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_sbe</span><br/>
          <span class="sdescdet">cm  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_cnt_ovrf</span><br/>
          <span class="sdescdet">fr SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_dbe</span><br/>
          <span class="sdescdet">fr Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_sbe</span><br/>
          <span class="sdescdet">fr  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8770EFA9B51D49E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) SBB_MEM_ECC_Status1</span><br/>
      <span class="sdescdet">SBB Memory ECC Status 1</span><br/>
      <span class="ldescdet">ECC Status Register for SBB Memories:   param_regs0, param_regs1, secure_regs0, secure_regs1, secure_nonzeroize_regs0, secure_nonzeroize_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1007c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">snzr1_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">snzr1_dbe</td>
        <td class="fldnorm" colspan="1">snzr1_sbe</td>
        <td class="fldnorm" colspan="1">snzr1_refr_ip</td>
        <td class="fldnorm" colspan="1">snzr0_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">snzr0_dbe</td>
        <td class="fldnorm" colspan="1">snzr0_sbe</td>
        <td class="fldnorm" colspan="1">snzr0_refr_ip</td>
        <td class="fldnorm" colspan="1">sr1_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">sr1_dbe</td>
        <td class="fldnorm" colspan="1">sr1_sbe</td>
        <td class="fldnorm" colspan="1">sr1_refr_ip</td>
        <td class="fldnorm" colspan="1">sr0_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">sr0_dbe</td>
        <td class="fldnorm" colspan="1">sr0_sbe</td>
        <td class="fldnorm" colspan="1">sr0_refr_ip</td>
        <td class="fldnorm" colspan="1">pr1_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">pr1_dbe</td>
        <td class="fldnorm" colspan="1">pr1_sbe</td>
        <td class="fldnorm" colspan="1">pr1_refr_ip</td>
        <td class="fldnorm" colspan="1">pr0_cnt_ovrf</td>
        <td class="fldnorm" colspan="1">pr0_dbe</td>
        <td class="fldnorm" colspan="1">pr0_sbe</td>
        <td class="fldnorm" colspan="1">pr0_refr_ip</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_cnt_ovrf</span><br/>
          <span class="sdescdet">snzr1 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_dbe</span><br/>
          <span class="sdescdet">snzr1 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_sbe</span><br/>
          <span class="sdescdet">snzr1  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_refr_ip</span><br/>
          <span class="sdescdet">snzr1 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_cnt_ovrf</span><br/>
          <span class="sdescdet">snzr0 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_dbe</span><br/>
          <span class="sdescdet">snzr0 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_sbe</span><br/>
          <span class="sdescdet">snzr0  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_refr_ip</span><br/>
          <span class="sdescdet">snzr0 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_cnt_ovrf</span><br/>
          <span class="sdescdet">sr1 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_dbe</span><br/>
          <span class="sdescdet">sr1 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_sbe</span><br/>
          <span class="sdescdet">sr1  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_refr_ip</span><br/>
          <span class="sdescdet">sr1 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_cnt_ovrf</span><br/>
          <span class="sdescdet">sr0 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_dbe</span><br/>
          <span class="sdescdet">sr0 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_sbe</span><br/>
          <span class="sdescdet">sr0  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_refr_ip</span><br/>
          <span class="sdescdet">sr0 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_cnt_ovrf</span><br/>
          <span class="sdescdet">pr1 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_dbe</span><br/>
          <span class="sdescdet">pr1 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_sbe</span><br/>
          <span class="sdescdet">pr1  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_refr_ip</span><br/>
          <span class="sdescdet">pr1 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_cnt_ovrf</span><br/>
          <span class="sdescdet">pr0 SBE Counter Overflow</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_dbe</span><br/>
          <span class="sdescdet">pr0 Double Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_sbe</span><br/>
          <span class="sdescdet">pr0  Single Bit Error</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_refr_ip</span><br/>
          <span class="sdescdet">pr0 Refresh cycle in progress</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9F99F0DA994EDAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) SBB_MEM_ECC_Error_Counter0</span><br/>
      <span class="sdescdet">SBB Memory ECC SBE/DBE Counters 0</span><br/>
      <span class="ldescdet">ECC SBE/DBE Counters for SBB Memories:   fw_rom, const_mem, entropy_data_fifo_mem and fifo_in_mem,fifo_out_mem, fifo_stg_mem, measure_regs0 and measure_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10080</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">mr1_sbe_cntr</td>
        <td class="fldnorm" colspan="4">mr0_sbe_cntr</td>
        <td class="fldnorm" colspan="4">fsm_sbe_cntr</td>
        <td class="fldnorm" colspan="4">fom_sbe_cntr</td>
        <td class="fldnorm" colspan="4">fim_sbe_cntr</td>
        <td class="fldnorm" colspan="4">edfm_sbe_cntr</td>
        <td class="fldnorm" colspan="4">cm_sbe_cntr</td>
        <td class="fldnorm" colspan="4">fr_sbe_cntr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr1_sbe_cntr</span><br/>
          <span class="sdescdet">mr1 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mr0_sbe_cntr</span><br/>
          <span class="sdescdet">mr0 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsm_sbe_cntr</span><br/>
          <span class="sdescdet">fsm Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fom_sbe_cntr</span><br/>
          <span class="sdescdet">fom Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fim_sbe_cntr</span><br/>
          <span class="sdescdet">fim Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edfm_sbe_cntr</span><br/>
          <span class="sdescdet">edfm Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cm_sbe_cntr</span><br/>
          <span class="sdescdet">cm Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fr_sbe_cntr</span><br/>
          <span class="sdescdet">fr Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B10B09701A638CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) SBB_MEM_ECC_Error_Counter1</span><br/>
      <span class="sdescdet">SBB Memory ECC SBE/DBE Counters 1</span><br/>
      <span class="ldescdet">ECC SBE/DBE Counters for SBB Memories:   param_regs0, param_regs1, secure_regs0 and secure_regs1,secure_nonzeroize_regs0 and secure_non_zeroize_regs1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10084</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">snzr1_sbe_cntr</td>
        <td class="fldnorm" colspan="4">snzr0_sbe_cntr</td>
        <td class="fldnorm" colspan="4">sr1_sbe_cntr</td>
        <td class="fldnorm" colspan="4">sr0_sbe_cntr</td>
        <td class="fldnorm" colspan="4">pr1_sbe_cntr</td>
        <td class="fldnorm" colspan="4">pr0_sbe_cntr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr1_sbe_cntr</span><br/>
          <span class="sdescdet">snzr1 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">snzr0_sbe_cntr</span><br/>
          <span class="sdescdet">snzr0 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr1_sbe_cntr</span><br/>
          <span class="sdescdet">sr1 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sr0_sbe_cntr</span><br/>
          <span class="sdescdet">sr0 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr1_sbe_cntr</span><br/>
          <span class="sdescdet">pr1 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pr0_sbe_cntr</span><br/>
          <span class="sdescdet">pr0 Single bit error counter</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BAE7C30238FC210" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) SBB_MEM_Error_Information</span><br/>
      <span class="sdescdet">SBB Memory ECC Error Info</span><br/>
      <span class="ldescdet">Error Information Register (Syndrome and Address) for all SBB Memories
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10088</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">error_synd</td>
        <td class="fldnorm" colspan="16">error_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">error_synd</span><br/>
          <span class="sdescdet">ECC Error Syndrome</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">error_addr</span><br/>
          <span class="sdescdet">ECC Error Address</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93102CE10D61E8FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) SBB_TRNG_RAND</span><br/>
      <span class="sdescdet">SBB TRNG Random Data</span><br/>
      <span class="ldescdet">Random Data returned by TRNG within SBB.  Valid when TTRDV bit of SBB_Control_Status is '1'
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1008c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">Rand_Data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Rand_Data</span><br/>
          <span class="sdescdet">Random data from SBB TRNG.</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3627480A0642495A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) InterruptStatus0</span><br/>
      <span class="sdescdet">INT0_STATUS</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10100</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">auth_olimit_intstat</td>
        <td class="fldnorm" colspan="1">cnt_ovrf1_intstat</td>
        <td class="fldnorm" colspan="1">dbe1_intstat</td>
        <td class="fldnorm" colspan="1">sbe1_intstat</td>
        <td class="fldnorm" colspan="1">cnt_ovrf0_intstat</td>
        <td class="fldnorm" colspan="1">dbe0_intstat</td>
        <td class="fldnorm" colspan="1">sbe0_intstat</td>
        <td class="fldnorm" colspan="1">SBB_intstat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auth_olimit_intstat</span><br/>
          <span class="sdescdet">auth_olimit Interrupt Status:  SBB Authentication Overlimit</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf1_intstat</span><br/>
          <span class="sdescdet">cnt_ovrf1 Interrupt Status:  Single bit error counter overflow, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe1_intstat</span><br/>
          <span class="sdescdet">dbe1 Interrupt Status:  Double bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe1_intstat</span><br/>
          <span class="sdescdet">sbe1 Interrupt Status:  Single bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf0_intstat</span><br/>
          <span class="sdescdet">cnt_ovrf0 Interrupt Status:  Single bit error counter overflow, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe0_intstat</span><br/>
          <span class="sdescdet">dbe0 Interrupt Status:  Double bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe0_intstat</span><br/>
          <span class="sdescdet">sbe0 Interrupt Status:  Single bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_intstat</span><br/>
          <span class="sdescdet">SBB Interrupt Status:  SBBv5 IP interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07428299EF433482" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) InterruptEnableHigh0</span><br/>
      <span class="sdescdet">INT0_ENHIGH</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10104</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">auth_olimit_inten</td>
        <td class="fldnorm" colspan="1">cnt_ovrf1_inten</td>
        <td class="fldnorm" colspan="1">dbe1_inten</td>
        <td class="fldnorm" colspan="1">sbe1_inten</td>
        <td class="fldnorm" colspan="1">cnt_ovrf0_inten</td>
        <td class="fldnorm" colspan="1">dbe0_inten</td>
        <td class="fldnorm" colspan="1">sbe0_inten</td>
        <td class="fldnorm" colspan="1">SBB_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auth_olimit_inten</span><br/>
          <span class="sdescdet">auth_olimit Interrupt Enable:  SBB Authentication Overlimit</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf1_inten</span><br/>
          <span class="sdescdet">cnt_ovrf1 Interrupt Enable:  Single bit error counter overflow, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe1_inten</span><br/>
          <span class="sdescdet">dbe1 Interrupt Enable:  Double bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe1_inten</span><br/>
          <span class="sdescdet">sbe1 Interrupt Enable:  Single bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf0_inten</span><br/>
          <span class="sdescdet">cnt_ovrf0 Interrupt Enable:  Single bit error counter overflow, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe0_inten</span><br/>
          <span class="sdescdet">dbe0 Interrupt Enable:  Double bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe0_inten</span><br/>
          <span class="sdescdet">sbe0 Interrupt Enable:  Single bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_inten</span><br/>
          <span class="sdescdet">SBB Interrupt Enable:  SBBv5 IP interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92976C25B8C8F3C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) InterruptEnableLow0</span><br/>
      <span class="sdescdet">INT0_ENLOW</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10108</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">auth_olimit_inten</td>
        <td class="fldnorm" colspan="1">cnt_ovrf1_inten</td>
        <td class="fldnorm" colspan="1">dbe1_inten</td>
        <td class="fldnorm" colspan="1">sbe1_inten</td>
        <td class="fldnorm" colspan="1">cnt_ovrf0_inten</td>
        <td class="fldnorm" colspan="1">dbe0_inten</td>
        <td class="fldnorm" colspan="1">sbe0_inten</td>
        <td class="fldnorm" colspan="1">SBB_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auth_olimit_inten</span><br/>
          <span class="sdescdet">auth_olimit Interrupt Enable:  SBB Authentication Overlimit</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf1_inten</span><br/>
          <span class="sdescdet">cnt_ovrf1 Interrupt Enable:  Single bit error counter overflow, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe1_inten</span><br/>
          <span class="sdescdet">dbe1 Interrupt Enable:  Double bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe1_inten</span><br/>
          <span class="sdescdet">sbe1 Interrupt Enable:  Single bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf0_inten</span><br/>
          <span class="sdescdet">cnt_ovrf0 Interrupt Enable:  Single bit error counter overflow, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe0_inten</span><br/>
          <span class="sdescdet">dbe0 Interrupt Enable:  Double bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe0_inten</span><br/>
          <span class="sdescdet">sbe0 Interrupt Enable:  Single bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_inten</span><br/>
          <span class="sdescdet">SBB Interrupt Enable:  SBBv5 IP interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E1943D5C2FB9B81" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) InterruptClear0</span><br/>
      <span class="sdescdet">INT0_CLR</span><br/>
      <span class="ldescdet">This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1010c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">auth_olimit_intclr</td>
        <td class="fldnorm" colspan="1">cnt_ovrf1_intclr</td>
        <td class="fldnorm" colspan="1">dbe1_intclr</td>
        <td class="fldnorm" colspan="1">sbe1_intclr</td>
        <td class="fldnorm" colspan="1">cnt_ovrf0_intclr</td>
        <td class="fldnorm" colspan="1">dbe0_intclr</td>
        <td class="fldnorm" colspan="1">sbe0_intclr</td>
        <td class="fldnorm" colspan="1">SBB_intclr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auth_olimit_intclr</span><br/>
          <span class="sdescdet">auth_olimit Interrupt Clear:  SBB Authentication Overlimit</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf1_intclr</span><br/>
          <span class="sdescdet">cnt_ovrf1 Interrupt Clear:  Single bit error counter overflow, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe1_intclr</span><br/>
          <span class="sdescdet">dbe1 Interrupt Clear:  Double bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe1_intclr</span><br/>
          <span class="sdescdet">sbe1 Interrupt Clear:  Single bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf0_intclr</span><br/>
          <span class="sdescdet">cnt_ovrf0 Interrupt Clear:  Single bit error counter overflow, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe0_intclr</span><br/>
          <span class="sdescdet">dbe0 Interrupt Clear:  Double bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe0_intclr</span><br/>
          <span class="sdescdet">sbe0 Interrupt Clear:  Single bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_intclr</span><br/>
          <span class="sdescdet">SBB Interrupt Clear:  SBBv5 IP interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EEAB92709F76DC9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) InterruptForce0</span><br/>
      <span class="sdescdet">INT0_FRC</span><br/>
      <span class="ldescdet">This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10110</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">auth_olimit_intfrc</td>
        <td class="fldnorm" colspan="1">cnt_ovrf1_intfrc</td>
        <td class="fldnorm" colspan="1">dbe1_intfrc</td>
        <td class="fldnorm" colspan="1">sbe1_intfrc</td>
        <td class="fldnorm" colspan="1">cnt_ovrf0_intfrc</td>
        <td class="fldnorm" colspan="1">dbe0_intfrc</td>
        <td class="fldnorm" colspan="1">sbe0_intfrc</td>
        <td class="fldnorm" colspan="1">SBB_intfrc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auth_olimit_intfrc</span><br/>
          <span class="sdescdet">auth_olimit Interrupt Force:  SBB Authentication Overlimit</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf1_intfrc</span><br/>
          <span class="sdescdet">cnt_ovrf1 Interrupt Force:  Single bit error counter overflow, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe1_intfrc</span><br/>
          <span class="sdescdet">dbe1 Interrupt Force:  Double bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe1_intfrc</span><br/>
          <span class="sdescdet">sbe1 Interrupt Force:  Single bit error, group 1</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cnt_ovrf0_intfrc</span><br/>
          <span class="sdescdet">cnt_ovrf0 Interrupt Force:  Single bit error counter overflow, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe0_intfrc</span><br/>
          <span class="sdescdet">dbe0 Interrupt Force:  Double bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe0_intfrc</span><br/>
          <span class="sdescdet">sbe0 Interrupt Force:  Single bit error, group 0</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBB_intfrc</span><br/>
          <span class="sdescdet">SBB Interrupt Force:  SBBv5 IP interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73BE19A270E2943C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) InterruptStatus1</span><br/>
      <span class="sdescdet">INT1_STATUS</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10120</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DTS_CATTRIP_intstat</td>
        <td class="fldnorm" colspan="1">DTS_MON_intstat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_CATTRIP_intstat</span><br/>
          <span class="sdescdet">DTS_CATTRIP Interrupt Status:  Catastrophic overtemp (thermal trip) from DTS's</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_MON_intstat</span><br/>
          <span class="sdescdet">DTS_MON Interrupt Status:  Aggregated DTS Monitor main interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7C85B85B8737D2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) InterruptEnableHigh1</span><br/>
      <span class="sdescdet">INT1_ENHIGH</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10124</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DTS_CATTRIP_inten</td>
        <td class="fldnorm" colspan="1">DTS_MON_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_CATTRIP_inten</span><br/>
          <span class="sdescdet">DTS_CATTRIP Interrupt Enable:  Catastrophic overtemp (thermal trip) from DTS's</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_MON_inten</span><br/>
          <span class="sdescdet">DTS_MON Interrupt Enable:  Aggregated DTS Monitor main interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF49B6E7AF3DCC7A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) InterruptEnableLow1</span><br/>
      <span class="sdescdet">INT1_ENLOW</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10128</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DTS_CATTRIP_inten</td>
        <td class="fldnorm" colspan="1">DTS_MON_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_CATTRIP_inten</span><br/>
          <span class="sdescdet">DTS_CATTRIP Interrupt Enable:  Catastrophic overtemp (thermal trip) from DTS's</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_MON_inten</span><br/>
          <span class="sdescdet">DTS_MON Interrupt Enable:  Aggregated DTS Monitor main interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF35088466BBF890" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) InterruptClear1</span><br/>
      <span class="sdescdet">INT1_CLR</span><br/>
      <span class="ldescdet">This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1012c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DTS_CATTRIP_intclr</td>
        <td class="fldnorm" colspan="1">DTS_MON_intclr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_CATTRIP_intclr</span><br/>
          <span class="sdescdet">DTS_CATTRIP Interrupt Clear:  Catastrophic overtemp (thermal trip) from DTS's</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_MON_intclr</span><br/>
          <span class="sdescdet">DTS_MON Interrupt Clear:  Aggregated DTS Monitor main interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C5221B4EFDDCACE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) InterruptForce1</span><br/>
      <span class="sdescdet">INT1_FRC</span><br/>
      <span class="ldescdet">This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10130</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">DTS_CATTRIP_intfrc</td>
        <td class="fldnorm" colspan="1">DTS_MON_intfrc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_CATTRIP_intfrc</span><br/>
          <span class="sdescdet">DTS_CATTRIP Interrupt Force:  Catastrophic overtemp (thermal trip) from DTS's</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DTS_MON_intfrc</span><br/>
          <span class="sdescdet">DTS_MON Interrupt Force:  Aggregated DTS Monitor main interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2CCAC959F450BEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) InterruptStatus2</span><br/>
      <span class="sdescdet">INT2_STATUS</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10140</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_intstat</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_intstat</td>
        <td class="fldnorm" colspan="1">DMCW_intstat</td>
        <td class="fldnorm" colspan="1">IFS_FC_APB_intstat</td>
        <td class="fldnorm" colspan="1">APB2TAP_MTC_intstat</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_intstat</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_intstat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_intstat</span><br/>
          <span class="sdescdet">PLL1_LOL Interrupt Status:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_intstat</span><br/>
          <span class="sdescdet">PLL0_LOL Interrupt Status:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMCW_intstat</span><br/>
          <span class="sdescdet">DMCW Interrupt Status:  Message/Command Written</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFS_FC_APB_intstat</span><br/>
          <span class="sdescdet">IFS_FC_APB Interrupt Status:  IFS FC APB Access Blocked</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB2TAP_MTC_intstat</span><br/>
          <span class="sdescdet">APB2TAP_MTC Interrupt Status:  APB2TAP MTC Program Interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_intstat</span><br/>
          <span class="sdescdet">WDOG1_TO Interrupt Status:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_intstat</span><br/>
          <span class="sdescdet">WDOG0_TO Interrupt Status:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_356887FC17C0564A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) InterruptEnableHigh2</span><br/>
      <span class="sdescdet">INT2_ENHIGH</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10144</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_inten</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_inten</td>
        <td class="fldnorm" colspan="1">DMCW_inten</td>
        <td class="fldnorm" colspan="1">IFS_FC_APB_inten</td>
        <td class="fldnorm" colspan="1">APB2TAP_MTC_inten</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_inten</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_inten</span><br/>
          <span class="sdescdet">PLL1_LOL Interrupt Enable:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_inten</span><br/>
          <span class="sdescdet">PLL0_LOL Interrupt Enable:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMCW_inten</span><br/>
          <span class="sdescdet">DMCW Interrupt Enable:  Message/Command Written</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFS_FC_APB_inten</span><br/>
          <span class="sdescdet">IFS_FC_APB Interrupt Enable:  IFS FC APB Access Blocked</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB2TAP_MTC_inten</span><br/>
          <span class="sdescdet">APB2TAP_MTC Interrupt Enable:  APB2TAP MTC Program Interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_inten</span><br/>
          <span class="sdescdet">WDOG1_TO Interrupt Enable:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_inten</span><br/>
          <span class="sdescdet">WDOG0_TO Interrupt Enable:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E5002BCB565BEA4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) InterruptEnableLow2</span><br/>
      <span class="sdescdet">INT2_ENLOW</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger an interrupt output. Setting to 1 enables the corresponding status bit to drive the corresponding interrupt output, e.g. HIGH enables the interrupt output and LOW disables the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10148</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_inten</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_inten</td>
        <td class="fldnorm" colspan="1">DMCW_inten</td>
        <td class="fldnorm" colspan="1">IFS_FC_APB_inten</td>
        <td class="fldnorm" colspan="1">APB2TAP_MTC_inten</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_inten</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_inten</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_inten</span><br/>
          <span class="sdescdet">PLL1_LOL Interrupt Enable:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_inten</span><br/>
          <span class="sdescdet">PLL0_LOL Interrupt Enable:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMCW_inten</span><br/>
          <span class="sdescdet">DMCW Interrupt Enable:  Message/Command Written</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFS_FC_APB_inten</span><br/>
          <span class="sdescdet">IFS_FC_APB Interrupt Enable:  IFS FC APB Access Blocked</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB2TAP_MTC_inten</span><br/>
          <span class="sdescdet">APB2TAP_MTC Interrupt Enable:  APB2TAP MTC Program Interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_inten</span><br/>
          <span class="sdescdet">WDOG1_TO Interrupt Enable:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_inten</span><br/>
          <span class="sdescdet">WDOG0_TO Interrupt Enable:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F6E9FEF17097B3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) InterruptClear2</span><br/>
      <span class="sdescdet">INT2_CLR</span><br/>
      <span class="ldescdet">This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1014c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_intclr</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_intclr</td>
        <td class="fldnorm" colspan="1">DMCW_intclr</td>
        <td class="fldnorm" colspan="1">IFS_FC_APB_intclr</td>
        <td class="fldnorm" colspan="1">APB2TAP_MTC_intclr</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_intclr</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_intclr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_intclr</span><br/>
          <span class="sdescdet">PLL1_LOL Interrupt Clear:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_intclr</span><br/>
          <span class="sdescdet">PLL0_LOL Interrupt Clear:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMCW_intclr</span><br/>
          <span class="sdescdet">DMCW Interrupt Clear:  Message/Command Written</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFS_FC_APB_intclr</span><br/>
          <span class="sdescdet">IFS_FC_APB Interrupt Clear:  IFS FC APB Access Blocked</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB2TAP_MTC_intclr</span><br/>
          <span class="sdescdet">APB2TAP_MTC Interrupt Clear:  APB2TAP MTC Program Interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_intclr</span><br/>
          <span class="sdescdet">WDOG1_TO Interrupt Clear:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_intclr</span><br/>
          <span class="sdescdet">WDOG0_TO Interrupt Clear:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_076AE9F6EBC06750" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) InterruptForce2</span><br/>
      <span class="sdescdet">INT2_FRC</span><br/>
      <span class="ldescdet">This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10150</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/AC</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_intfrc</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_intfrc</td>
        <td class="fldnorm" colspan="1">DMCW_intfrc</td>
        <td class="fldnorm" colspan="1">IFS_FC_APB_intfrc</td>
        <td class="fldnorm" colspan="1">APB2TAP_MTC_intfrc</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_intfrc</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_intfrc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
        <td class="accno" colspan="1">RW/AC</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_intfrc</span><br/>
          <span class="sdescdet">PLL1_LOL Interrupt Force:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_intfrc</span><br/>
          <span class="sdescdet">PLL0_LOL Interrupt Force:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMCW_intfrc</span><br/>
          <span class="sdescdet">DMCW Interrupt Force:  Message/Command Written</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFS_FC_APB_intfrc</span><br/>
          <span class="sdescdet">IFS_FC_APB Interrupt Force:  IFS FC APB Access Blocked</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB2TAP_MTC_intfrc</span><br/>
          <span class="sdescdet">APB2TAP_MTC Interrupt Force:  APB2TAP MTC Program Interrupt</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_intfrc</span><br/>
          <span class="sdescdet">WDOG1_TO Interrupt Force:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/AC</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_intfrc</span><br/>
          <span class="sdescdet">WDOG0_TO Interrupt Force:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE7E609C1352E380" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) TxAlarmStatus</span><br/>
      <span class="sdescdet">TXALARM_STATUS</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all alarm sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10160</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_alstat</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_alstat</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_alstat</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_alstat</td>
        <td class="fldnorm" colspan="1">COLD_RESET_alstat</td>
        <td class="fldnorm" colspan="1">WARM_RESET_alstat</td>
        <td class="fldnorm" colspan="1">BRESETB_INPUT_alstat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_alstat</span><br/>
          <span class="sdescdet">PLL1_LOL Alarm Status:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_alstat</span><br/>
          <span class="sdescdet">PLL0_LOL Alarm Status:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_alstat</span><br/>
          <span class="sdescdet">WDOG1_TO Alarm Status:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_alstat</span><br/>
          <span class="sdescdet">WDOG0_TO Alarm Status:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COLD_RESET_alstat</span><br/>
          <span class="sdescdet">COLD_RESET Alarm Status:  Internal Cold Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WARM_RESET_alstat</span><br/>
          <span class="sdescdet">WARM_RESET Alarm Status:  Internal Warm Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BRESETB_INPUT_alstat</span><br/>
          <span class="sdescdet">BRESETB_INPUT Alarm Status:  BRESETB input asserted</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D1EE33F9909FC7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) TxAlarmEnable</span><br/>
      <span class="sdescdet">TXALARM_ENABLE</span><br/>
      <span class="ldescdet">This register enables the alarms to trigger an alarm output. Setting to 1 enables the corresponding status bit to drive the corresponding alarm output, e.g. HIGH enables the alarm output and LOW disables the alarm output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10164</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_alen</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_alen</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_alen</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_alen</td>
        <td class="fldnorm" colspan="1">COLD_RESET_alen</td>
        <td class="fldnorm" colspan="1">WARM_RESET_alen</td>
        <td class="fldnorm" colspan="1">BRESETB_INPUT_alen</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_alen</span><br/>
          <span class="sdescdet">PLL1_LOL Alarm Enable:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_alen</span><br/>
          <span class="sdescdet">PLL0_LOL Alarm Enable:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_alen</span><br/>
          <span class="sdescdet">WDOG1_TO Alarm Enable:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_alen</span><br/>
          <span class="sdescdet">WDOG0_TO Alarm Enable:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COLD_RESET_alen</span><br/>
          <span class="sdescdet">COLD_RESET Alarm Enable:  Internal Cold Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WARM_RESET_alen</span><br/>
          <span class="sdescdet">WARM_RESET Alarm Enable:  Internal Warm Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BRESETB_INPUT_alen</span><br/>
          <span class="sdescdet">BRESETB_INPUT Alarm Enable:  BRESETB input asserted</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA447115203D529E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) TxAlarmClear</span><br/>
      <span class="sdescdet">TXALARM_CLEAR</span><br/>
      <span class="ldescdet">This register clears the alarm. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the alarm status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e10168</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_alclr</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_alclr</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_alclr</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_alclr</td>
        <td class="fldnorm" colspan="1">COLD_RESET_alclr</td>
        <td class="fldnorm" colspan="1">WARM_RESET_alclr</td>
        <td class="fldnorm" colspan="1">BRESETB_INPUT_alclr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_alclr</span><br/>
          <span class="sdescdet">PLL1_LOL Alarm Clear:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_alclr</span><br/>
          <span class="sdescdet">PLL0_LOL Alarm Clear:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_alclr</span><br/>
          <span class="sdescdet">WDOG1_TO Alarm Clear:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_alclr</span><br/>
          <span class="sdescdet">WDOG0_TO Alarm Clear:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COLD_RESET_alclr</span><br/>
          <span class="sdescdet">COLD_RESET Alarm Clear:  Internal Cold Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WARM_RESET_alclr</span><br/>
          <span class="sdescdet">WARM_RESET Alarm Clear:  Internal Warm Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BRESETB_INPUT_alclr</span><br/>
          <span class="sdescdet">BRESETB_INPUT Alarm Clear:  BRESETB input asserted</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18E16190F88789EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) TxAlarmForce</span><br/>
      <span class="sdescdet">TXALARM_FORCE</span><br/>
      <span class="ldescdet">This register forces the alarm. Setting to 1 forces the associated alarm status to 1. Forcing is a single cycle operation, the alarm status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1016c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">PLL1_LOL_alfrc</td>
        <td class="fldnorm" colspan="1">PLL0_LOL_alfrc</td>
        <td class="fldnorm" colspan="1">WDOG1_TO_alfrc</td>
        <td class="fldnorm" colspan="1">WDOG0_TO_alfrc</td>
        <td class="fldnorm" colspan="1">COLD_RESET_alfrc</td>
        <td class="fldnorm" colspan="1">WARM_RESET_alfrc</td>
        <td class="fldnorm" colspan="1">BRESETB_INPUT_alfrc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
        <td class="accno" colspan="1">RW/V/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL1_LOL_alfrc</span><br/>
          <span class="sdescdet">PLL1_LOL Alarm Force:  PLL1 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLL0_LOL_alfrc</span><br/>
          <span class="sdescdet">PLL0_LOL Alarm Force:  PLL0 Loss-of-Lock</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG1_TO_alfrc</span><br/>
          <span class="sdescdet">WDOG1_TO Alarm Force:  Watchdog 1 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDOG0_TO_alfrc</span><br/>
          <span class="sdescdet">WDOG0_TO Alarm Force:  Watchdog 0 Timeout</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COLD_RESET_alfrc</span><br/>
          <span class="sdescdet">COLD_RESET Alarm Force:  Internal Cold Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WARM_RESET_alfrc</span><br/>
          <span class="sdescdet">WARM_RESET Alarm Force:  Internal Warm Reset</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BRESETB_INPUT_alfrc</span><br/>
          <span class="sdescdet">BRESETB_INPUT Alarm Force:  BRESETB input asserted</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A2AEAFA287135F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e00</span> Register(32 bit) HW_Lock_Status</span><br/>
      <span class="sdescdet">Hardware Lock Status Register</span><br/>
      <span class="ldescdet">State of all lock controls driven from external HW
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e00</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">sbbmem_unlock</td>
        <td class="fldnorm" colspan="1">bisrcsr_unlock</td>
        <td class="fldnorm" colspan="1">sertrimov_unlock</td>
        <td class="fldnorm" colspan="1">soemdebug_unlock</td>
        <td class="fldnorm" colspan="1">debug_unlock</td>
        <td class="fldnorm" colspan="1">bootdebug_unlock</td>
        <td class="fldnorm" colspan="1">bsldo_unlock</td>
        <td class="fldnorm" colspan="1">fsldo_unlock</td>
        <td class="fldnorm" colspan="1">functionality_locked</td>
        <td class="fldnorm" colspan="1">decommission_locked</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbbmem_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBB MEM/ECC Unlock<br/><br/>When high, unlocks all SBB ECC MEM controls for debug.<br/><br/>Secure Policy:  2 4<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bisrcsr_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BISR CSR Unlock<br/><br/>When high, unlocks BISR Control and Status Register.<br/><br/>Secure Policy:  2 4<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sertrimov_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory Trim Override Unlock<br/><br/>When high, unlocks overrides for Memory Trims.<br/><br/>Secure Policy:  2 4<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soemdebug_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Shared OEM Debug Unlock<br/><br/>When high, unlocks debug controls shared by Intel and OEM<br/><br/>Secure Policy:  2 4 5<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">debug_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug Unlock<br/><br/>When high, unlocks general debug controls (except Boot).<br/><br/>Secure Policy:  2 4 9<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bootdebug_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Boot Debug Unlock<br/><br/>When high, unlocks debug controls for Boot.<br/><br/>Secure Policy:  2 4<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bsldo_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BISR Sense LDO Unlock<br/><br/>When high, unlocks BSLDO Control Register.<br/><br/>Secure Policy:  2 4<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fsldo_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Functional Sense LDO Unlock<br/><br/>When high, unlocks FSLDO Control Register.<br/><br/>Secure Policy:  2 4 5 9<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">functionality_locked</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Functionality Locked<br/><br/>When high, device has encountered an authtentication error and is not functional.<br/><br/>Secure Policy:  1<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">decommission_locked</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Decommission Lock<br/><br/>When high, device has been decommission and is not functional.<br/><br/>Secure Policy:  15<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F073C98ACC37821" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e04</span> Register(32 bit) BootDebug_Status</span><br/>
      <span class="sdescdet">Boot Debug Status Register</span><br/>
      <span class="ldescdet">Boot Debug Status Register<br/>Status bits to debug Boot FSM.<br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e04</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">BootStateMon</td>
        <td class="fldnorm" colspan="23">BootDbgStat</td>
        <td class="fldnorm" colspan="1">STRIM_TXIP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="23">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BootStateMon</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Boot State Monitor<br/>Current encoded state of Boot FSM.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BootDbgStat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Boot Debug Status (TBD)</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STRIM_TXIP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Serial Trim transmission in progress.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB22BD27F5F3888E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e08</span> Register(32 bit) BootDebug_Control</span><br/>
      <span class="sdescdet">Boot Debug Control Register</span><br/>
      <span class="ldescdet">Boot Debug Control Register<br/>Control bits to debug Boot FSM.<br/>Bit 31 is a global enable on all other BD* reg bits, which itself requires RED unlock to set.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e08</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x03fef060</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x03fef060</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">BDC_Enable</td>
        <td class="fldnorm" colspan="1">SingleStepEnable</td>
        <td class="fldnorm" colspan="1">SingleStepAdvance</td>
        <td class="fldnorm" colspan="1">SingleStepIntSel</td>
        <td class="fldnorm" colspan="1">MinStateDelays</td>
        <td class="fldnorm" colspan="1">MinResetDelays</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">TTRIPRD</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">FFDD</td>
        <td class="fldnorm" colspan="1">FFPD</td>
        <td class="fldnorm" colspan="2">FMRD</td>
        <td class="fldnorm" colspan="1">ATEH</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">SKIPMR</td>
        <td class="fldnorm" colspan="2">IFE</td>
        <td class="fldnorm" colspan="2">IMRE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BDC_Enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Boot Debug Control Enable  (sticky, power-up reset).<br/>Requires RED unlock.<br/>When set, enables all other bits in this register to control the behavior of the Boot FSM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bootdebug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SingleStepEnable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single Step Enable (sticky, power-up reset).<br/>When set, enables single stepping of the Boot FSM.  <br/>Boot FSM will stop at each state and wait for the Single Step Advance signal before continuing.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SingleStepAdvance</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single Step Advance<br/>Write 1 to set.<br/>When SingleStepEnable, SingleStepIntSel and BDC_Enable are all set, writing a 1 to this bit wiil advance the<br/>BootFSM to the next state, based on the normal state inputs.<br/>If the conditions for advancing are not present, the BootFSM will not advance.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.SingleStepEnable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SingleStepIntSel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single Step Internal Select<br/>Write 1 to set.<br/>When SingleStepEnable and BDC_Enable are both set, writing a 1 wiil select the<br/>SingleStepAdvance bit in this register as the control that advances the Boot FSM.<br/>Otherwise, the external pin will control the Boot FSM advance.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.SingleStepEnable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MinStateDelays</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set all state transition delays to a minimum value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MinResetDelays</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set all reset and alarm delays to a minimum value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TTRIPRD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Disable Thermal Trip Reset function.<br/>Prevent the DTS Thermal trip output from generating an internal cold reset.<br/>Unblocks Boot FSM progress (which will stall if ThermTrip is detected).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable, HW_Lock_Status.bootdebug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FFDD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Fuse Distribution Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FFPD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Fuse Pull Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FMRD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Memory Repair Done 1 and 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ATEH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ATE HOLD - stops boot FSM permanently until next power-on reset.<br/><br/>ATE can then set any other control bits and initiate any manual flow<br/><br/>NO RE-ENTRY TO HW BOOT FLOW; requires a power-on reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SKIPMR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SKIP Memory Repair - skips over memory repair states in boot flow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Ignore Fuse Error (2: SBB, 3: SOC)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IMRE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Ignore Memory Repair Error 1 and 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2CEC8FE3ADD85797" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e10</span> Register(32 bit) BootDebug_ResetOverride</span><br/>
      <span class="sdescdet">Boot Debug Reset Override Register</span><br/>
      <span class="ldescdet">Boot Debug Reset Override Register<br/>Enables override of individual cold and warm resets during boot.<br/>Requires bit 31 of BDCR to be set.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e10</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00040</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">ovr_reset_coresight</td>
        <td class="fldnorm" colspan="5">ovr_warm_reset_reserve</td>
        <td class="fldnorm" colspan="2">ovr_pwrup_pll</td>
        <td class="fldnorm" colspan="2">ovr_reset_pll</td>
        <td class="fldnorm" colspan="2">ovr_reset_drf_subfc</td>
        <td class="fldnorm" colspan="1">ovr_reset_vex_subfc</td>
        <td class="fldnorm" colspan="1">ovr_reset_dlnk_subfc</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ovr_reset_rcs</td>
        <td class="fldnorm" colspan="1">ovr_reset_orion</td>
        <td class="fldnorm" colspan="2">ovr_cold_reset_reserve</td>
        <td class="fldnorm" colspan="1">ovr_reset_spi</td>
        <td class="fldnorm" colspan="1">ovr_reset_syscon</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_coresight</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_syscon during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_warm_reset_reserve</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserve for warm reset override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:13]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_pwrup_pll</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of pwrup_pll during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[12:11]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_pll</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_pll during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_drf_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_drf_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_vex_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_vex_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_dlnk_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_dlnk_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_rcs</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_rcs during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_orion</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_orion during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_cold_reset_reserve</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserve for cold reset override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_spi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_spi during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ovr_reset_syscon</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_syscon during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BootDebug_Control.BDC_Enable; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DA0EADE5103D4B7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e14</span> Register(32 bit) BootDebug_ResetValue</span><br/>
      <span class="sdescdet">Boot Debug Reset Value Register</span><br/>
      <span class="ldescdet">Boot Debug Reset Value Register<br/>Override values of individual cold and warm resets during boot.<br/>Requires corresponding bit in BDRO set.<br/>Requires bit 31 of BDCR to be set.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e14</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00040</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">val_reset_coresight</td>
        <td class="fldnorm" colspan="5">val_warm_reset_reserve</td>
        <td class="fldnorm" colspan="2">val_pwrup_pll</td>
        <td class="fldnorm" colspan="2">val_reset_pll</td>
        <td class="fldnorm" colspan="2">val_reset_drf_subfc</td>
        <td class="fldnorm" colspan="1">val_reset_vex_subfc</td>
        <td class="fldnorm" colspan="1">val_reset_dlnk_subfc</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">val_reset_rcs</td>
        <td class="fldnorm" colspan="1">val_reset_orion</td>
        <td class="fldnorm" colspan="2">val_cold_reset_reserve</td>
        <td class="fldnorm" colspan="1">val_reset_spi</td>
        <td class="fldnorm" colspan="1">val_reset_syscon</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
        <td class="accno" colspan="1">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_coresight</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to allow override of reset_syscon during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_warm_reset_reserve</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserve for warm reset override values</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:13]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_pwrup_pll</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of pwrup_pll during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:11]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_pll</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_pll during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_drf_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_drf_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_vex_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_vex_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_dlnk_subfc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_dlnk_subfc during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_rcs</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_rcs during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_orion</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_orion during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_cold_reset_reserve</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserve for cold reset override values</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_spi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_spi during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val_reset_syscon</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Override value of reset_syscon during boot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0641C05319BC500" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e18</span> Register(32 bit) GPIOEast_Control</span><br/>
      <span class="sdescdet"> GPIO East Control Register</span><br/>
      <span class="ldescdet">GPIO East Control Register<br/>Control of RCS GPIO<br/>Register is RO unless unlocked to policy RED2, RED4 or PURPLE
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e18</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="2">GPIO_EAST_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="2">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GPIO_EAST_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">GPIO East Select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCA2478E193A8066" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e1c</span> Register(32 bit) DebugMux_Control</span><br/>
      <span class="sdescdet"> Debug Mux Control Register</span><br/>
      <span class="ldescdet">Debug Mux Control Register<br/>Control of 32 bit data muxes from subFCs<br/>Register is RO unless unlocked to policy RED2, RED4 or PURPLE
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e1c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DEBUG_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug mux selects</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA6D7582B0747A33" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e20</span> Register(32 bit) Mem_Trim_OVRD1</span><br/>
      <span class="sdescdet">Memory Trim Override Register 1</span><br/>
      <span class="ldescdet">Memory Trim Override Register #1<br/>Used to test Memory Trim Values distributed by the Trim Serial/Deserializer blocks.<br/>This register holds override values for HD2PRF and ROM type memories (two 6 bit and one 5 bit fields).<br/>Also contains the override controls and sync-reset control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e20</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00c0c0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00c0c0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">MEM_TRIM_SRESET</td>
        <td class="fldnorm" colspan="1">TRIM_OVAL</td>
        <td class="fldnorm" colspan="1">TRIM_OSEL</td>
        <td class="fldnorm" colspan="1">FAST_HDSPSR_V</td>
        <td class="fldnorm" colspan="1">MAIN_HDSPSR_V</td>
        <td class="fldnorm" colspan="1">FAST_HD2PRF_V</td>
        <td class="fldnorm" colspan="1">MAIN_HD2PRF_V</td>
        <td class="fldnorm" colspan="1">MAIN_ROM_V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">FAST_HD2PRF</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">MAIN_HD2PRF</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">MAIN_ROM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW/P</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW/P</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MEM_TRIM_SRESET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory Trim Synchronous Reset<br/>Write 1 to set, clears at the end of the trim_serial transimission<br/>Qualified with TRIM_OSEL, externally. <br/>When set with TRIM_OSEL=1, will will cause Trim Serializer send a synchronous reset command to all Trim Deserializer modules.<br/>Note that a synchronous reset will only affect the Memory Trims.  The BGR/LDO Trims will be updated according to the TRIM_OVRD contents.<br/>Set with TRIM_OSEL=0 will have no effect.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRIM_OVAL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override valid.<br/>Write 1 to set, clears at the end of the trim_serial transmission.<br/>Qualified with TRIM_OSEL, externally. <br/>When set with TRIM_OSEL=1, will will cause Trim Serializer/Deserializer to redistribute the Memory, BGR and LDO trim values<br/>based on the contents of the TRIM_OVRD registers.<br/>Set with TRIM_OSEL=0 will have no effect.<br/>Values from these registers with VALID bits set (*_V) will replace actual fuse values, otherwise fuse values will be resent.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRIM_OSEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override select  (sticky, power-up reset).<br/>Requires RED unlock.<br/>When set, will enable override of Memory, BGR and LDO trims based on VALID bits (*_V) in the TRIM_OVRD registers.<br/>Also qualifies TRIM_OVAL.<br/>Overrides will propagate only when TRIM_OVAL is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.sertrimov_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FAST_HDSPSR_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FAST HDSPSR Trim override VALID (sticky, power-up reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_HDSPSR_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN HDSPSR Trim override VALID (sticky, power-up reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FAST_HD2PRF_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FAST HD2PRF Trim override VALID (sticky, power-up reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_HD2PRF_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN HD2PRF Trim override VALID (sticky, power-up reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_ROM_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN ROM Trim override VALID (sticky, power-up reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FAST_HD2PRF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FAST HD2PRF Trim override values (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_HD2PRF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN HD2PRF Trim override values (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_ROM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN ROM Trim override values (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93334ED06CD5F454" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e24</span> Register(32 bit) Mem_Trim_OVRD2</span><br/>
      <span class="sdescdet">Memory Trim Override Register 2</span><br/>
      <span class="ldescdet">Memory Trim Override Register #2<br/>Used to test Memory Trim Values distributed by the Trim Serial/Deserializer blocks.<br/>This register holds override values for HDSPSR type memories (16 bits each).
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e24</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">FAST_HDSPSR</td>
        <td class="fldnorm" colspan="16">MAIN_HDSPSR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW/P</td>
        <td class="accno" colspan="16">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FAST_HDSPSR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FAST HDSPSR Trim override values (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MAIN_HDSPSR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MAIN HDSPSR Trim override values (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00DFAC9965AFC603" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e28</span> Register(32 bit) LB_Trim_OVRD1</span><br/>
      <span class="sdescdet">LDO/BGR Trim Override Register 1</span><br/>
      <span class="ldescdet">LDO/Band Gap Trim Override Register #1<br/>Used to test LDO and Band Gap Trim Values distributed by the Trim Serial/Deserializer blocks.<br/>This register holds the TEMP_COEFF and OFFSET override values for BGR0 and BGR1 (8 bits each).<br/>Overrides are sent based on TRIM_OVAL and TRIM_OSEL settings in MEM_TRIM_OVRD1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e28</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">BGR1_TEMP_COEFF</td>
        <td class="fldnorm" colspan="8">BGR1_OFFSET</td>
        <td class="fldnorm" colspan="8">BGR0_TEMP_COEFF</td>
        <td class="fldnorm" colspan="8">BGR0_OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/P</td>
        <td class="accno" colspan="8">RW/P</td>
        <td class="accno" colspan="8">RW/P</td>
        <td class="accno" colspan="8">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR1_TEMP_COEFF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TEMP_COEFF trim override values for BGR 1 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR1_OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">OFFSET trim override values for BGR 1 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR0_TEMP_COEFF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TEMP_COEFF trim override values for BGR 0 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR0_OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">OFFSET trim override values for BGR 0 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FE39EBFE46EA501" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e2c</span> Register(32 bit) LB_Trim_OVRD2</span><br/>
      <span class="sdescdet">LDO/BGR Trim Override Register 2</span><br/>
      <span class="ldescdet">LDO/Band Gap Trim Override Register #2<br/>Used to test LDO and Band Gap Trim Values distributed by the Trim Serial/Deserializer blocks.<br/>This register holds the configuration BGR UP delay for BGR0 and BGR1, the trim values for all four LDOs<br/>in addition to the the override-valid bits for the BGRs and LDOs.<br/>Overrides are sent based on TRIM_OVAL and TRIM_OSEL settings in MEM_TRIM_OVRD1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e2c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x03000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x03000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">LDO3_V</td>
        <td class="fldnorm" colspan="1">LDO2_V</td>
        <td class="fldnorm" colspan="1">LDO1_V</td>
        <td class="fldnorm" colspan="1">LDO0_V</td>
        <td class="fldnorm" colspan="1">BGR1_V</td>
        <td class="fldnorm" colspan="1">BGR0_V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">LDO3_TRIM</td>
        <td class="fldnorm" colspan="5">LDO2_TRIM</td>
        <td class="fldnorm" colspan="5">LDO1_TRIM</td>
        <td class="fldnorm" colspan="5">LDO0_TRIM</td>
        <td class="fldnorm" colspan="2">BGR1_UPDLY</td>
        <td class="fldnorm" colspan="2">BGR0_UPDLY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="5">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
        <td class="accno" colspan="2">RW/P</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO3_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for LDO 3 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO2_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for LDO 2 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO1_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for LDO 1 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO0_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for LDO 0 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR1_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for BGR1 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR0_V</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Valid bit for BGR0 overrides (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> Mem_Trim_OVRD1.TRIM_OSEL; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO3_TRIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override value for LDO 3 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:14]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO2_TRIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override value for LDO 2 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:09]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO1_TRIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override value for LDO 1 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDO0_TRIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim override value for LDO 0 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR1_UPDLY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CONFIGURATION UP DELAY trim override values for BGR 1 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BGR0_UPDLY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CONFIGURATION UP DELAY trim override values for BGR 0 (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED7E85100860CC3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e40</span> Register(32 bit) FSLDO_StatusOvrd</span><br/>
      <span class="sdescdet">Functional Fuse Sense LDO Status and Override Register</span><br/>
      <span class="ldescdet">Fuse Sense LDO Status and Override Register<br/>Status of MFZSENSELDO (Functional and BISR)<br/>Independent override controls for DFT to enable LDO Control Registers (RED access only)
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e40</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x3ffeff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x3fffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">LDOCTL_En</td>
        <td class="fldnorm" colspan="1">LDOCTL_ISO</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">PwrGood</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">istatus</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDOCTL_En</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO DFT Enable (RED access only). Enables FW/TAP access to LDO Control Register for DFT.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.fsldo_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDOCTL_ISO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Control Isolation (RED access only). Prevents HW from changing LDO Control Register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PwrGood</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Power Good (Captured digmuxout, when digmuxsel=000).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">istatus</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Raw ISTATUS output.  Only bit 0 is defined, currently, as digmuxout,<br/>controlled by LDO digmuxsel (ICONFIG bits 15:13, Fuse Sense LDO Control Register):<br/><br/>digmuxsel=000, powergood<br/>digmuxsel=001, ldo_en<br/>digmuxsel=010, fuse_sip2hip<br/>digmuxsel=011, bypass_en</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_599253669F48701B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e44</span> Register(32 bit) BSLDO_StatusOvrd</span><br/>
      <span class="sdescdet">BISR Fuse Sense LDO Status and Override Register</span><br/>
      <span class="ldescdet">Fuse Sense LDO Status and Override Register<br/>Status of MFZSENSELDO (Functional and BISR)<br/>Independent override controls for DFT to enable LDO Control Registers (RED access only)
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e44</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x3ffeff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x3fffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">LDOCTL_En</td>
        <td class="fldnorm" colspan="1">LDOCTL_ISO</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">PwrGood</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">istatus</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDOCTL_En</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO DFT Enable (RED access only). Enables FW/TAP access to LDO Control Register for DFT.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bsldo_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LDOCTL_ISO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Control Isolation (RED access only). Prevents HW from changing LDO Control Register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PwrGood</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Power Good (Captured digmuxout, when digmuxsel=000).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">istatus</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Raw ISTATUS output.  Only bit 0 is defined, currently, as digmuxout,<br/>controlled by LDO digmuxsel (ICONFIG bits 15:13, Fuse Sense LDO Control Register):<br/><br/>digmuxsel=000, powergood<br/>digmuxsel=001, ldo_en<br/>digmuxsel=010, fuse_sip2hip<br/>digmuxsel=011, bypass_en</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2845F5BEECD6A00A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e48</span> Register(32 bit) FSLDO_Control</span><br/>
      <span class="sdescdet">Functional Fuse Sense LDO Control Register</span><br/>
      <span class="ldescdet">Fuse Sense LDO Control Register<br/>Control of MFZSENSELDO<br/>Register is RO unless unlocked using Status/Override Register and policy is RED2 or RED4.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e48</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000036</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">Enable</td>
        <td class="fldnorm" colspan="4">cfg_aux</td>
        <td class="fldnorm" colspan="1">ldoaux_en</td>
        <td class="fldnorm" colspan="1">bypass</td>
        <td class="fldnorm" colspan="2">lkgctrl</td>
        <td class="fldnorm" colspan="6">bld_tr</td>
        <td class="fldnorm" colspan="1">bld_en</td>
        <td class="fldnorm" colspan="3">digmuxsel</td>
        <td class="fldnorm" colspan="3">amonsel</td>
        <td class="fldnorm" colspan="1">amonen</td>
        <td class="fldnorm" colspan="1">lvop</td>
        <td class="fldnorm" colspan="4">trimsel</td>
        <td class="fldnorm" colspan="3">iastim_erramp</td>
        <td class="fldnorm" colspan="1">issup1p2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="4">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="6">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="4">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SenseLDO Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[30:27]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_aux</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved to configure aux circuits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoaux_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved to enable aux circuits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bypass LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lkgctrl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Leakage control</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[22:17]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bld_tr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bleeder strength</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bld_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bleeder enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">digmuxsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DFT digital 8:1 mux select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">amonsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog voltage monitor select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">amonen</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog voltage monitor enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lvop</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low output voltage operation</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trimsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO voltage output select (default 0x3 = 800 mV)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">iastim_erramp</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim error amp bias select</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">issup1p2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Input voltage select (0=1.8v, 1=1.2v)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> FSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA812AC4AAF8C3B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e4c</span> Register(32 bit) BSLDO_Control</span><br/>
      <span class="sdescdet">BISR Fuse Sense LDO Control Register</span><br/>
      <span class="ldescdet">Fuse Sense LDO Control Register<br/>Control of MFZSENSELDO<br/>Register is RO unless unlocked using Status/Override Register and policy is RED2 or RED4.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e4c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000036</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">Enable</td>
        <td class="fldnorm" colspan="4">cfg_aux</td>
        <td class="fldnorm" colspan="1">ldoaux_en</td>
        <td class="fldnorm" colspan="1">bypass</td>
        <td class="fldnorm" colspan="2">lkgctrl</td>
        <td class="fldnorm" colspan="6">bld_tr</td>
        <td class="fldnorm" colspan="1">bld_en</td>
        <td class="fldnorm" colspan="3">digmuxsel</td>
        <td class="fldnorm" colspan="3">amonsel</td>
        <td class="fldnorm" colspan="1">amonen</td>
        <td class="fldnorm" colspan="1">lvop</td>
        <td class="fldnorm" colspan="4">trimsel</td>
        <td class="fldnorm" colspan="3">iastim_erramp</td>
        <td class="fldnorm" colspan="1">issup1p2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="4">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="2">RW/P/L</td>
        <td class="accno" colspan="6">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
        <td class="accno" colspan="4">RW/P/L</td>
        <td class="accno" colspan="3">RW/P/L</td>
        <td class="accno" colspan="1">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SenseLDO Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[30:27]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_aux</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved to configure aux circuits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoaux_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved to enable aux circuits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bypass LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lkgctrl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Leakage control</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[22:17]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bld_tr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bleeder strength</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bld_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bleeder enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">digmuxsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DFT digital 8:1 mux select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">amonsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog voltage monitor select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">amonen</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog voltage monitor enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lvop</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low output voltage operation</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trimsel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO voltage output select (default 0x3 = 800 mV)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">iastim_erramp</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Trim error amp bias select</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">issup1p2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Input voltage select (0=1.8v, 1=1.2v)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> BSLDO_StatusOvrd.LDOCTL_En; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49FFD2353FA7F7F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e50</span> Register(32 bit) SBGRLDO_CSR</span><br/>
      <span class="sdescdet">SerDes BGR/LDO Control and Status Register</span><br/>
      <span class="ldescdet">SOC/Serdes BGR/LDO Control and Status Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e50</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00fffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">ldo_ready</td>
        <td class="fldnorm" colspan="2">bgr_ready</td>
        <td class="fldnorm" colspan="2">bgr_fpdone</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="4">ldo_ref_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="4">RW/V/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_ready</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power Ready for LDO3, LDO2, LDO1 and LDO0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgr_ready</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power Ready for BGR23 and BGR01</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgr_fpdone</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fuse Pull Done for BGR23 and BGR01</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_ref_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LDO Reference Select for LDO3, LDO2, LDO1 and LDO0<br/><br/>1 = voltage from BGR<br/>0 = Internal voltage reference (default)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74B1FFB5AC5C2E0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e54</span> Register(32 bit) BISR_CSR</span><br/>
      <span class="sdescdet">BISR Control and Status Register</span><br/>
      <span class="ldescdet">Control and Status Register for both Memory Repair Controllers
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e54</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff0f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">domB_pg</td>
        <td class="fldnorm" colspan="1">domA_pg</td>
        <td class="fldnorm" colspan="1">pass</td>
        <td class="fldnorm" colspan="1">done</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">fuse_pg_en</td>
        <td class="fldnorm" colspan="1">enable</td>
        <td class="fldnorm" colspan="1">clken</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
        <td class="accno" colspan="1">RW/V/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">domB_pg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BISR Domain B PowerGood (domain_chn1_vex_pwrgood)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">domA_pg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BISR Domain A PowerGood (domain_chnl_pwrgood)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pass</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Repair Pass for BISR State Machine 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">done</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Repair Done for BISR State Machine</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fuse_pg_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fuse Powergate Enable. <br/><br/>This bit enables the powergating between the SOC voltage domains and<br/>the BISR fuse voltage domains.   It must remain high until the BSLDO BISR Sense LDO) is<br/>enabled and power is stable (check PwrGood=1 in BSLDO_StatusOvrd after 50 usec).<br/><br/>Set to 0 before fuse operations.   After fuse operations set to 1 before disabling the BSLDO.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bisrcsr_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Repair Enable for BISR State Machine</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bisrcsr_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clken</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Repair Clock Enable for BISR State Machine</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
    <p><b>Locked by:</b> HW_Lock_Status.bisrcsr_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7D9A7577CC63160" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007e58</span> Register(32 bit) DbgMsgCmd</span><br/>
      <span class="sdescdet">Debug Message Register</span><br/>
      <span class="ldescdet">Debug Message Command Register<br/><br/>General purpose register used to send a message/command word to RCS.<br/>Writing to this register requires RED2 unlock and will generate an interrupt to the RCS.<br/><br/>RCS can read this registers and take action based on the contents.<br/>Currently, the only message/command defined is 32'h0000_0000, for "NOP (no-op)".<br/><br/>The intention is to support the initiation of embedded FW routines during ATE, debug and manufacturing.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17e58</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/P/L</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">MsgCmd</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/P/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/P/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MsgCmd</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Boot Debug Status (TBD)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
    <p><b>Locked by:</b> HW_Lock_Status.debug_unlock; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEAC9B713E57C3A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007ffc</span> Register(32 bit) ScratchTop</span><br/>
      <span class="sdescdet">SYSCON Control scratchpad register.</span><br/>
      <span class="ldescdet">Scratch read/write register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e17ffc</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUpSticky</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">SCRATCHPAD_H</td>
        <td class="fldnorm" colspan="8">SCRATCHPAD_M</td>
        <td class="fldnorm" colspan="8">SCRATCHPAD_L</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW/P</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW/P</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_H</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad high (sticky, power-up reset)</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_M</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad low (cold reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD_L</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratchpad low (warm reset)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_sys_ctrl_SYS_CTRL_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
