[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
[WARNING RSZ-0065] max wire length less than 693u increases wire delays.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 2 buffers in 1 nets.
CLOCK
Driver    length delay
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
   0.97    0.00    0.00    0.00 ^ in1 (in)
           0.00    0.00    0.00 ^ u1/A (BUF_X1)
   0.97    0.01    0.02    0.02 ^ u1/Z (BUF_X1)
           0.01    0.00    0.02 ^ u2/A (BUF_X1)
  26.70    0.06    0.08    0.10 ^ u2/Z (BUF_X1)
           0.06    0.00    0.10 ^ wire2/A (BUF_X32)
 160.44    0.01    0.03    0.13 ^ wire2/Z (BUF_X32)
           0.52    0.43    0.56 ^ wire1/A (BUF_X4)
   8.27    0.03    0.02    0.58 ^ wire1/Z (BUF_X4)
           0.03    0.00    0.58 ^ u3/A (BUF_X1)
   0.00    0.00    0.02    0.61 ^ u3/Z (BUF_X1)
           0.00    0.00    0.61 ^ out1 (out)
                           0.61   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)


