Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: parkingLotSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parkingLotSystem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parkingLotSystem"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : parkingLotSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1.vhd" in Library work.
Architecture data of Entity half_adder_1_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2.vhd" in Library work.
Architecture data of Entity full_adder_1_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q3.vhd" in Library work.
Architecture data of Entity full_adder_4_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1_1.vhd" in Library work.
Architecture behavioral of Entity d_flip_flop is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/add3.vhd" in Library work.
Architecture behavioural of Entity add3 is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_8_bit.vhd" in Library work.
Architecture behavioural of Entity bcd_8_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_7segment.vhd" in Library work.
Architecture logic of Entity led_7segment is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2_1.vhd" in Library work.
Architecture behavioural of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_shifter.vhd" in Library work.
Entity <bcd_shifter> compiled.
Entity <bcd_shifter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Parking_Lot_System.vhd" in Library work.
Entity <parkinglotsystem> compiled.
Entity <parkinglotsystem> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <parkingLotSystem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_8_bit> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <LED_7segment> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <bcd_shifter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add3> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <D_flip_flop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder_4_bit> in library <work> (architecture <data>).

Analyzing hierarchy for entity <full_adder_1_bit> in library <work> (architecture <data>).

Analyzing hierarchy for entity <half_adder_1_bit> in library <work> (architecture <data>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <parkingLotSystem> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Parking_Lot_System.vhd" line 208: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <parkingLotSystem> analyzed. Unit <parkingLotSystem> generated.

Analyzing Entity <bcd_8_bit> in library <work> (Architecture <behavioural>).
Entity <bcd_8_bit> analyzed. Unit <bcd_8_bit> generated.

Analyzing Entity <add3> in library <work> (Architecture <behavioural>).
Entity <add3> analyzed. Unit <add3> generated.

Analyzing Entity <full_adder_4_bit> in library <work> (Architecture <data>).
Entity <full_adder_4_bit> analyzed. Unit <full_adder_4_bit> generated.

Analyzing Entity <full_adder_1_bit> in library <work> (Architecture <data>).
Entity <full_adder_1_bit> analyzed. Unit <full_adder_1_bit> generated.

Analyzing Entity <half_adder_1_bit> in library <work> (Architecture <data>).
Entity <half_adder_1_bit> analyzed. Unit <half_adder_1_bit> generated.

Analyzing Entity <LED_7segment> in library <work> (Architecture <logic>).
Entity <LED_7segment> analyzed. Unit <LED_7segment> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioural>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <D_flip_flop> in library <work> (Architecture <behavioral>).
Entity <D_flip_flop> analyzed. Unit <D_flip_flop> generated.

Analyzing Entity <bcd_shifter> in library <work> (Architecture <behavioral>).
Entity <bcd_shifter> analyzed. Unit <bcd_shifter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LED_7segment>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_7segment.vhd".
    Found 16x7-bit ROM for signal <LED_out>.
    Summary:
	inferred   1 ROM(s).
Unit <LED_7segment> synthesized.


Synthesizing Unit <bcd_shifter>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_shifter.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 7-bit register for signal <bcd_out>.
    Found 4-bit register for signal <An>.
    Found 3-bit register for signal <current_state>.
    Found 3-bit register for signal <next_state>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <bcd_shifter> synthesized.


Synthesizing Unit <half_adder_1_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1.vhd".
    Found 1-bit xor2 for signal <S>.
Unit <half_adder_1_bit> synthesized.


Synthesizing Unit <D_flip_flop>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1_1.vhd".
    Found 1-bit register for signal <q_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_flip_flop> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2_1.vhd".
Unit <clock_divider> synthesized.


Synthesizing Unit <full_adder_1_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2.vhd".
Unit <full_adder_1_bit> synthesized.


Synthesizing Unit <full_adder_4_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q3.vhd".
Unit <full_adder_4_bit> synthesized.


Synthesizing Unit <add3>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/add3.vhd".
WARNING:Xst:646 - Signal <Cout_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Cin_s> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <add3> synthesized.


Synthesizing Unit <bcd_8_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_8_bit.vhd".
Unit <bcd_8_bit> synthesized.


Synthesizing Unit <parkingLotSystem>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Parking_Lot_System.vhd".
WARNING:Xst:1780 - Signal <clk6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk4<6:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk4<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk3<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk2<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <led_s> equivalent to <gate_s> has been removed
    Using one-hot encoding for signal <current_state>.
    Found 8-bit register for signal <counter_s>.
    Found 8-bit addsub for signal <counter_s$share0000> created at line 187.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <gate_s>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <space_state>.
    Found 8-bit comparator less for signal <space_state$cmp_lt0000> created at line 209.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <parkingLotSystem> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 41
 1-bit register                                        : 34
 3-bit register                                        : 4
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <clk3> is unconnected in block <clkDv3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk4> is unconnected in block <clkDv3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk5> is unconnected in block <clkDv3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk6> is unconnected in block <clkDv3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk7> is unconnected in block <clkDv3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clkDv4> is unconnected in block <parkingLotSystem>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <bit3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <bit3>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parkingLotSystem> ...

Optimizing unit <bcd_shifter> ...

Optimizing unit <clock_divider> ...
WARNING:Xst:2677 - Node <clkDv4/clk0/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk1/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk2/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk3/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk4/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk5/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk6/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv4/clk7/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv3/clk3/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv3/clk4/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv3/clk5/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv3/clk6/q_s> of sequential type is unconnected in block <parkingLotSystem>.
WARNING:Xst:2677 - Node <clkDv3/clk7/q_s> of sequential type is unconnected in block <parkingLotSystem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parkingLotSystem, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : parkingLotSystem.ngr
Top Level Output File Name         : parkingLotSystem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 144
#      GND                         : 1
#      INV                         : 20
#      LUT2                        : 18
#      LUT3                        : 15
#      LUT4                        : 68
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXF5                       : 14
#      VCC                         : 1
# FlipFlops/Latches                : 52
#      FD                          : 1
#      FD_1                        : 5
#      FDC                         : 23
#      FDP                         : 2
#      FDR                         : 1
#      FDS                         : 3
#      FDS_1                       : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 6
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       59  out of   7680     0%  
 Number of Slice Flip Flops:             52  out of  15360     0%  
 Number of 4 input LUTs:                128  out of  15360     0%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    173    29%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk                                | BUFGP                         | 17    |
clkDv3/clk2/q_s                    | NONE(shifter1/current_state_2)| 17    |
clkDv2/clk7/q_s                    | NONE(clkDv3/clk0/q_s)         | 1     |
clkDv3/clk0/q_s                    | NONE(clkDv3/clk1/q_s)         | 1     |
clkDv3/clk1/q_s                    | NONE(clkDv3/clk2/q_s)         | 1     |
clkDv1/clk7/q_s                    | NONE(clkDv2/clk0/q_s)         | 1     |
clkDv2/clk0/q_s                    | NONE(clkDv2/clk1/q_s)         | 1     |
clkDv2/clk1/q_s                    | NONE(clkDv2/clk2/q_s)         | 1     |
clkDv2/clk2/q_s                    | NONE(clkDv2/clk3/q_s)         | 1     |
clkDv2/clk3/q_s                    | NONE(clkDv2/clk4/q_s)         | 1     |
clkDv2/clk4/q_s                    | NONE(clkDv2/clk5/q_s)         | 1     |
clkDv2/clk5/q_s                    | NONE(clkDv2/clk6/q_s)         | 1     |
clkDv2/clk6/q_s                    | NONE(clkDv2/clk7/q_s)         | 1     |
clkDv1/clk0/q_s                    | NONE(clkDv1/clk1/q_s)         | 1     |
clkDv1/clk1/q_s                    | NONE(clkDv1/clk2/q_s)         | 1     |
clkDv1/clk2/q_s                    | NONE(clkDv1/clk3/q_s)         | 1     |
clkDv1/clk3/q_s                    | NONE(clkDv1/clk4/q_s)         | 1     |
clkDv1/clk4/q_s                    | NONE(clkDv1/clk5/q_s)         | 1     |
clkDv1/clk5/q_s                    | NONE(clkDv1/clk6/q_s)         | 1     |
clkDv1/clk6/q_s                    | NONE(clkDv1/clk7/q_s)         | 1     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.819ns (Maximum Frequency: 78.009MHz)
   Minimum input arrival time before clock: 8.169ns
   Maximum output required time after clock: 19.045ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.819ns (frequency: 78.009MHz)
  Total number of paths / destination ports: 163 / 27
-------------------------------------------------------------------------
Delay:               6.410ns (Levels of Logic = 3)
  Source:            current_state_2 (FF)
  Destination:       counter_s_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: current_state_2 to counter_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.626   0.929  current_state_2 (current_state_2)
     LUT4:I3->O            2   0.479   0.768  next_state_mux0004<0>_SW0 (N02)
     LUT4_D:I3->O          7   0.479   1.076  counter_s_mux0000<1>2 (N9)
     LUT2:I1->O            1   0.479   0.681  counter_s_mux0000<1>0 (counter_s_mux0000<1>0)
     FDS_1:S                   0.892          counter_s_1
    ----------------------------------------
    Total                      6.410ns (2.955ns logic, 3.454ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv3/clk2/q_s'
  Clock period: 7.891ns (frequency: 126.735MHz)
  Total number of paths / destination ports: 35 / 27
-------------------------------------------------------------------------
Delay:               3.945ns (Levels of Logic = 1)
  Source:            shifter1/current_state_0 (FF)
  Destination:       shifter1/bcd_out_6 (FF)
  Source Clock:      clkDv3/clk2/q_s rising
  Destination Clock: clkDv3/clk2/q_s falling

  Data Path: shifter1/current_state_0 to shifter1/bcd_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.626   1.267  shifter1/current_state_0 (shifter1/current_state_0)
     LUT4:I0->O            1   0.479   0.681  shifter1/bcd_out_mux0001<6>_SW0 (N41)
     FDS_1:S                   0.892          shifter1/bcd_out_6
    ----------------------------------------
    Total                      3.945ns (1.997ns logic, 1.948ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk7/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv3/clk0/q_s (FF)
  Destination:       clkDv3/clk0/q_s (FF)
  Source Clock:      clkDv2/clk7/q_s rising
  Destination Clock: clkDv2/clk7/q_s rising

  Data Path: clkDv3/clk0/q_s to clkDv3/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv3/clk0/q_s (clkDv3/clk0/q_s)
     INV:I->O              1   0.479   0.681  clkDv3/clk0/Q_not1_INV_0 (clkDv3/qn_internal<0>)
     FDC:D                     0.176          clkDv3/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv3/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv3/clk1/q_s (FF)
  Destination:       clkDv3/clk1/q_s (FF)
  Source Clock:      clkDv3/clk0/q_s rising
  Destination Clock: clkDv3/clk0/q_s rising

  Data Path: clkDv3/clk1/q_s to clkDv3/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv3/clk1/q_s (clkDv3/clk1/q_s)
     INV:I->O              1   0.479   0.681  clkDv3/clk1/Q_not1_INV_0 (clkDv3/qn_internal<1>)
     FDC:D                     0.176          clkDv3/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv3/clk1/q_s'
  Clock period: 3.166ns (frequency: 315.826MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.166ns (Levels of Logic = 1)
  Source:            clkDv3/clk2/q_s (FF)
  Destination:       clkDv3/clk2/q_s (FF)
  Source Clock:      clkDv3/clk1/q_s rising
  Destination Clock: clkDv3/clk1/q_s rising

  Data Path: clkDv3/clk2/q_s to clkDv3/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.626   1.204  clkDv3/clk2/q_s (clkDv3/clk2/q_s)
     INV:I->O              1   0.479   0.681  clkDv3/clk2/Q_not1_INV_0 (clkDv3/qn_internal<2>)
     FDC:D                     0.176          clkDv3/clk2/q_s
    ----------------------------------------
    Total                      3.166ns (1.281ns logic, 1.885ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk7/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk0/q_s (FF)
  Destination:       clkDv2/clk0/q_s (FF)
  Source Clock:      clkDv1/clk7/q_s rising
  Destination Clock: clkDv1/clk7/q_s rising

  Data Path: clkDv2/clk0/q_s to clkDv2/clk0/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk0/q_s (clkDv2/clk0/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk0/Q_not1_INV_0 (clkDv2/qn_internal<0>)
     FDC:D                     0.176          clkDv2/clk0/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk1/q_s (FF)
  Destination:       clkDv2/clk1/q_s (FF)
  Source Clock:      clkDv2/clk0/q_s rising
  Destination Clock: clkDv2/clk0/q_s rising

  Data Path: clkDv2/clk1/q_s to clkDv2/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk1/q_s (clkDv2/clk1/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk1/Q_not1_INV_0 (clkDv2/qn_internal<1>)
     FDC:D                     0.176          clkDv2/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk2/q_s (FF)
  Destination:       clkDv2/clk2/q_s (FF)
  Source Clock:      clkDv2/clk1/q_s rising
  Destination Clock: clkDv2/clk1/q_s rising

  Data Path: clkDv2/clk2/q_s to clkDv2/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk2/q_s (clkDv2/clk2/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk2/Q_not1_INV_0 (clkDv2/qn_internal<2>)
     FDC:D                     0.176          clkDv2/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk3/q_s (FF)
  Destination:       clkDv2/clk3/q_s (FF)
  Source Clock:      clkDv2/clk2/q_s rising
  Destination Clock: clkDv2/clk2/q_s rising

  Data Path: clkDv2/clk3/q_s to clkDv2/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk3/q_s (clkDv2/clk3/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk3/Q_not1_INV_0 (clkDv2/qn_internal<3>)
     FDC:D                     0.176          clkDv2/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk4/q_s (FF)
  Destination:       clkDv2/clk4/q_s (FF)
  Source Clock:      clkDv2/clk3/q_s rising
  Destination Clock: clkDv2/clk3/q_s rising

  Data Path: clkDv2/clk4/q_s to clkDv2/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk4/q_s (clkDv2/clk4/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk4/Q_not1_INV_0 (clkDv2/qn_internal<4>)
     FDC:D                     0.176          clkDv2/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk5/q_s (FF)
  Destination:       clkDv2/clk5/q_s (FF)
  Source Clock:      clkDv2/clk4/q_s rising
  Destination Clock: clkDv2/clk4/q_s rising

  Data Path: clkDv2/clk5/q_s to clkDv2/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk5/q_s (clkDv2/clk5/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk5/Q_not1_INV_0 (clkDv2/qn_internal<5>)
     FDC:D                     0.176          clkDv2/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk6/q_s (FF)
  Destination:       clkDv2/clk6/q_s (FF)
  Source Clock:      clkDv2/clk5/q_s rising
  Destination Clock: clkDv2/clk5/q_s rising

  Data Path: clkDv2/clk6/q_s to clkDv2/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk6/q_s (clkDv2/clk6/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk6/Q_not1_INV_0 (clkDv2/qn_internal<6>)
     FDC:D                     0.176          clkDv2/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv2/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv2/clk7/q_s (FF)
  Destination:       clkDv2/clk7/q_s (FF)
  Source Clock:      clkDv2/clk6/q_s rising
  Destination Clock: clkDv2/clk6/q_s rising

  Data Path: clkDv2/clk7/q_s to clkDv2/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv2/clk7/q_s (clkDv2/clk7/q_s)
     INV:I->O              1   0.479   0.681  clkDv2/clk7/Q_not1_INV_0 (clkDv2/qn_internal<7>)
     FDC:D                     0.176          clkDv2/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk0/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk1/q_s (FF)
  Destination:       clkDv1/clk1/q_s (FF)
  Source Clock:      clkDv1/clk0/q_s rising
  Destination Clock: clkDv1/clk0/q_s rising

  Data Path: clkDv1/clk1/q_s to clkDv1/clk1/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk1/q_s (clkDv1/clk1/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk1/Q_not1_INV_0 (clkDv1/qn_internal<1>)
     FDC:D                     0.176          clkDv1/clk1/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk1/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk2/q_s (FF)
  Destination:       clkDv1/clk2/q_s (FF)
  Source Clock:      clkDv1/clk1/q_s rising
  Destination Clock: clkDv1/clk1/q_s rising

  Data Path: clkDv1/clk2/q_s to clkDv1/clk2/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk2/q_s (clkDv1/clk2/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk2/Q_not1_INV_0 (clkDv1/qn_internal<2>)
     FDC:D                     0.176          clkDv1/clk2/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk2/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk3/q_s (FF)
  Destination:       clkDv1/clk3/q_s (FF)
  Source Clock:      clkDv1/clk2/q_s rising
  Destination Clock: clkDv1/clk2/q_s rising

  Data Path: clkDv1/clk3/q_s to clkDv1/clk3/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk3/q_s (clkDv1/clk3/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk3/Q_not1_INV_0 (clkDv1/qn_internal<3>)
     FDC:D                     0.176          clkDv1/clk3/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk3/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk4/q_s (FF)
  Destination:       clkDv1/clk4/q_s (FF)
  Source Clock:      clkDv1/clk3/q_s rising
  Destination Clock: clkDv1/clk3/q_s rising

  Data Path: clkDv1/clk4/q_s to clkDv1/clk4/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk4/q_s (clkDv1/clk4/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk4/Q_not1_INV_0 (clkDv1/qn_internal<4>)
     FDC:D                     0.176          clkDv1/clk4/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk4/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk5/q_s (FF)
  Destination:       clkDv1/clk5/q_s (FF)
  Source Clock:      clkDv1/clk4/q_s rising
  Destination Clock: clkDv1/clk4/q_s rising

  Data Path: clkDv1/clk5/q_s to clkDv1/clk5/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk5/q_s (clkDv1/clk5/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk5/Q_not1_INV_0 (clkDv1/qn_internal<5>)
     FDC:D                     0.176          clkDv1/clk5/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk5/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk6/q_s (FF)
  Destination:       clkDv1/clk6/q_s (FF)
  Source Clock:      clkDv1/clk5/q_s rising
  Destination Clock: clkDv1/clk5/q_s rising

  Data Path: clkDv1/clk6/q_s to clkDv1/clk6/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk6/q_s (clkDv1/clk6/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk6/Q_not1_INV_0 (clkDv1/qn_internal<6>)
     FDC:D                     0.176          clkDv1/clk6/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDv1/clk6/q_s'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            clkDv1/clk7/q_s (FF)
  Destination:       clkDv1/clk7/q_s (FF)
  Source Clock:      clkDv1/clk6/q_s rising
  Destination Clock: clkDv1/clk6/q_s rising

  Data Path: clkDv1/clk7/q_s to clkDv1/clk7/q_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  clkDv1/clk7/q_s (clkDv1/clk7/q_s)
     INV:I->O              1   0.479   0.681  clkDv1/clk7/Q_not1_INV_0 (clkDv1/qn_internal<7>)
     FDC:D                     0.176          clkDv1/clk7/q_s
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 219 / 20
-------------------------------------------------------------------------
Offset:              8.169ns (Levels of Logic = 5)
  Source:            input<3> (PAD)
  Destination:       counter_s_1 (FF)
  Destination Clock: clk falling

  Data Path: input<3> to counter_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  input_3_IBUF (input_3_IBUF)
     LUT2:I0->O            4   0.479   1.074  next_state_mux0004<1>31 (N74)
     LUT4:I0->O            1   0.479   0.740  counter_s_mux0000<1>2_SW1 (N19)
     LUT4_D:I2->O          7   0.479   1.076  counter_s_mux0000<1>2 (N9)
     LUT2:I1->O            1   0.479   0.681  counter_s_mux0000<1>0 (counter_s_mux0000<1>0)
     FDS_1:S                   0.892          counter_s_1
    ----------------------------------------
    Total                      8.169ns (3.523ns logic, 4.646ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4824 / 32
-------------------------------------------------------------------------
Offset:              19.045ns (Levels of Logic = 10)
  Source:            counter_s_5 (FF)
  Destination:       digit2port<5> (PAD)
  Source Clock:      clk falling

  Data Path: counter_s_5 to digit2port<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           20   0.626   1.608  counter_s_5 (counter_s_5)
     LUT4:I0->O            2   0.479   0.915  converter1/add32/adder1/bit0/U1/Mxor_S_Result_SW0 (N47)
     LUT3:I1->O            9   0.479   1.125  converter1/add32/adder1/bit0/U1/Mxor_S_Result (converter1/add32/adder1/bit0/U2/Mxor_S_Result_and0001)
     LUT4:I1->O            1   0.479   0.851  converter1/add36/condition56_SW0_SW0 (N95)
     LUT4:I1->O            1   0.479   0.704  converter1/add36/condition56_SW0 (N83)
     LUT4:I3->O            3   0.479   1.066  converter1/add36/condition56 (converter1/add36/condition)
     LUT4:I0->O            6   0.479   1.148  converter1/add36/adder1/bit1/Cout1 (converter1/add36/adder1/c1)
     LUT3:I0->O            1   0.479   0.000  converter1/add36/adder1/bit2/U2/Mxor_S_Result1 (converter1/add36/adder1/bit2/U2/Mxor_S_Result)
     MUXF5:I1->O           7   0.314   1.201  converter1/add36/adder1/bit2/U2/Mxor_S_Result_f5 (bcd_full<7>)
     LUT4:I0->O            2   0.479   0.745  digit2/Mrom_LED_out41 (digit2/Mrom_LED_out4)
     OBUF:I->O                 4.909          digit2port_4_OBUF (digit2port<4>)
    ----------------------------------------
    Total                     19.045ns (9.681ns logic, 9.364ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkDv3/clk2/q_s'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            shifter1/An_3 (FF)
  Destination:       sel_single_port<3> (PAD)
  Source Clock:      clkDv3/clk2/q_s falling

  Data Path: shifter1/An_3 to sel_single_port<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            1   0.626   0.681  shifter1/An_3 (shifter1/An_3)
     OBUF:I->O                 4.909          sel_single_port_3_OBUF (sel_single_port<3>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 262964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    2 (   0 filtered)

