;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-291, 2
	SPL 0, <-52
	JMN @3, 0
	SUB #914, 23
	SUB #0, -7
	ADD #914, 23
	SUB @121, 103
	DJN -7, @-20
	SUB 0, 0
	DJN 300, 90
	SUB 0, 0
	SUB <80, @-285
	DJN <804, #-852
	JMN <-291, 2
	SUB 0, 0
	SUB @121, 106
	DJN <804, #-852
	SUB <80, @-285
	SUB <80, @-285
	DJN <804, #-852
	DJN <956, 23
	SLT 0, @0
	MOV 70, 70
	DJN <804, #-852
	SUB #0, -5
	SPL 0, 200
	SUB #0, -5
	SPL 0, 200
	SUB #0, -5
	SPL <121, 106
	SPL 0, -5
	SLT 0, @0
	SLT 0, @0
	SLT 0, @0
	SLT @804, @-852
	SPL 0, -5
	SLT @804, @-852
	SPL 0, -5
	ADD #914, 23
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-52
	MOV -1, <-20
	DJN -1, @-20
	SUB 0, 0
	DJN -1, @-20
	SUB 100, 10
	JMN <-291, 2
