# input/output information
codeFolder: "benchmarks/riscv-sodor/rv32_2stage" # folder with Verilog sources
outFolder: "testOut" # target folder for intermediate data
prodCircuitTemplate: "prod.v"
clockInput: 'clock'
initRegister: 'init'
cycleDelayed: "1"
instrDelayed: "1"
testcase: "4000"
evaTCs: "128000"
ctr_families: "BASE,ALIGNED,BRANCH,VALUE,DEPENDENCIES" #BASE,ALIGNED,BRANCH,VALUE,DEPENDENCIES
propertyEncoding: "dynamic" #["static","dynamic"]

processor: "SODOR_2"
threads: "64"
evalFolder: "TestCases"
rvfiModule: "\\Core_2stage"

# main module under analysis
module: "SodorInternalTile_2stage" 
moduleFile: "SodorInternalTile_2stage.v" 
memoryList: ["AsyncScratchPadMemory_2stage.mem_0_0", "AsyncScratchPadMemory_2stage.mem_1_0", "AsyncScratchPadMemory_2stage.mem_2_0", "AsyncScratchPadMemory_2stage.mem_3_0", "AsyncScratchPadMemory_2stage.mem_0_1", "AsyncScratchPadMemory_2stage.mem_1_1", "AsyncScratchPadMemory_2stage.mem_2_1", "AsyncScratchPadMemory_2stage.mem_3_1"]

# Verilog frontend
yosysPath: "../yosys/yosys"
yosysBMCPath: "yosys-smtbmc"
BMCBound: "6" 
prefixCheck: "True"
yosysAdditionalModules: ["addmodule.so", "show_regs_mems.so","stuttering.so"]


# Output
outputformat: "brief"

# iVerilog
iverilogPath: "iverilog"
vvpPath: "vvp"

# Analysis backend
avrPath: "/mnt/c/Users/wzl08/Desktop/hwcontracts/avr/avr.py"


srcObservations: 
  # - {id: "PC", cond: "1", attrs: [ {value: " \\Core_2stage.DatPath_2stage.pc_retire ", width: 32} ] }
  # - {id: "INSTR", cond: "1", attrs: [ {value: " \\AsyncScratchPadMemory_2stage.instr_ctr ", width: 32}]} 
  # - {id: "BRANCH", cond: "\\Core_2stage.CtlPath_2stage.branch_inst", attrs: [ {value: " \\Core_2stage.CtlPath_2stage.branch_taken ", width: 1}]} 
# - { id: "PC_ctr", cond: " 1 ", attrs: [ { value: " \\Core_2stage.rvfi_pc_rdata ", width: 32 } ]}
# - { id: "INSTR_ctr", cond: " 1 ", attrs: [ { value: " \\Core_2stage.rvfi_insn ", width: 1 } ]}
# - { id: "branch_taken_ctr", cond: " \\Core_2stage.rvfi_bne_ctr || \\Core_2stage.rvfi_bge_ctr || \\Core_2stage.rvfi_beq_ctr || \\Core_2stage.rvfi_blt_ctr || \\Core_2stage.rvfi_bltu_ctr || \\Core_2stage.rvfi_bgeu_ctr ", attrs: [ { value: " \\Core_2stage.branch_taken ", width: 1 } ]}
# ctr
- { id: "reg_rd_zero_ctr", cond: " \\Core_2stage.rvfi_mulhsu_ctr ", attrs: [ { value: " \\Core_2stage.reg_rd_zero ", width: 1 } ]}
- { id: "reg_rs2_zero_ctr", cond: " \\Core_2stage.rvfi_sb_ctr ", attrs: [ { value: " \\Core_2stage.reg_rs2_zero ", width: 1 } ]}
- { id: "branch_taken_ctr", cond: " \\Core_2stage.rvfi_bne_ctr || \\Core_2stage.rvfi_jalr_ctr || \\Core_2stage.rvfi_bge_ctr || \\Core_2stage.rvfi_beq_ctr || \\Core_2stage.rvfi_blt_ctr || \\Core_2stage.rvfi_bltu_ctr || \\Core_2stage.rvfi_bgeu_ctr ", attrs: [ { value: " \\Core_2stage.branch_taken ", width: 1 } ]}
- { id: "opcode_ctr", cond: " \\Core_2stage.rvfi_jal_ctr ", attrs: [ { value: " \\Core_2stage.opcode " , width: 7 } ]}
- { id: "mem_addr_ctr", cond: " \\Core_2stage.rvfi_sh_ctr ", attrs: [ { value: " \\Core_2stage.mem_addr ", width: 32 } ]}


candidateContractAtoms:
# rvfi_valid and rvfi_order
- {id: "add_rvfi_valid", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.rvfi_valid ", width: 1 }]}
- {id: "add_rvfi_order", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.rvfi_order ", width: 64 }]}
# data dependency
- {id: "add_raw_rs1_1", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs1_1 ", width: 1 }]}
- {id: "add_raw_rs2_1", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs2_1 ", width: 1 }]}
- {id: "add_waw_1", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.waw_1 ", width: 1 }]}
- {id: "add_raw_rs1_2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs1_2 ", width: 1 }]}
- {id: "add_raw_rs2_2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs2_2 ", width: 1 }]}
- {id: "add_waw_2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.waw_2 ", width: 1 }]}
- {id: "add_raw_rs1_3", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs1_3 ", width: 1 }]}
- {id: "add_raw_rs2_3", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs2_3 ", width: 1 }]}
- {id: "add_waw_3", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.waw_3 ", width: 1 }]}
- {id: "add_raw_rs1_4", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs1_4 ", width: 1 }]}
- {id: "add_raw_rs2_4", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.raw_rs2_4 ", width: 1 }]}
- {id: "add_waw_4", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.waw_4 ", width: 1 }]}
####
####
- {id: "add_funct3", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "add_funct7", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "add_imm", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "add_opcode", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "add_rd", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "add_reg_rd", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "add_reg_rs1", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "add_reg_rs2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "add_reg_rs1_zero", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "add_reg_rs2_zero", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "add_reg_rs1_log2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "add_reg_rs2_log2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "add_rs1", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "add_rs2", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "add_format", cond: "\\Core_2stage.rvfi_add_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "addi_funct3", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "addi_funct7", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "addi_opcode", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "addi_imm", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "addi_rd", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "addi_reg_rd", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "addi_reg_rs1", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "addi_rs1", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "addi_format", cond: "\\Core_2stage.rvfi_addi_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "and_funct3", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "and_funct7", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "and_imm", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "and_opcode", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "and_rd", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "and_reg_rd", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "and_reg_rs1", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "and_reg_rs2", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "and_reg_rs1_zero", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "and_reg_rs2_zero", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "and_reg_rs1_log2", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "and_reg_rs2_log2", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "and_rs1", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "and_rs2", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "and_format", cond: "\\Core_2stage.rvfi_and_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "andi_funct3", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "andi_funct7", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "andi_opcode", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "andi_imm", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "andi_rd", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "andi_reg_rd", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "andi_reg_rs1", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "andi_rs1", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "andi_format", cond: "\\Core_2stage.rvfi_andi_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "auipc_funct3", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "auipc_funct7", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "auipc_opcode", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "auipc_rd", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "auipc_reg_rd", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "auipc_format", cond: "\\Core_2stage.rvfi_auipc_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "beq_branch_taken", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "beq_funct3", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "beq_funct7", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "beq_imm", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "beq_is_branch", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "beq_new_pc", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "beq_opcode", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "beq_reg_rs1", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "beq_reg_rs2", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "beq_reg_rs1_zero", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "beq_reg_rs2_zero", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "beq_reg_rs1_log2", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "beq_reg_rs2_log2", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "beq_rs1", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "beq_rs2", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "beq_format", cond: "\\Core_2stage.rvfi_beq_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "bge_branch_taken", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "bge_funct3", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "bge_funct7", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "bge_imm", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "bge_is_branch", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "bge_new_pc", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "bge_opcode", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "bge_reg_rs1", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "bge_reg_rs2", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "bge_reg_rs1_zero", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "bge_reg_rs2_zero", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "bge_reg_rs1_log2", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "bge_reg_rs2_log2", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "bge_rs1", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "bge_rs2", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "bge_format", cond: "\\Core_2stage.rvfi_bge_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "bgeu_branch_taken", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "bgeu_funct3", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "bgeu_funct7", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "bgeu_imm", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "bgeu_is_branch", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "bgeu_new_pc", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "bgeu_opcode", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "bgeu_reg_rs1", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "bgeu_reg_rs2", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "bgeu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "bgeu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "bgeu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "bgeu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "bgeu_rs1", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "bgeu_rs2", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "bgeu_format", cond: "\\Core_2stage.rvfi_bgeu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "blt_branch_taken", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "blt_funct3", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "blt_funct7", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "blt_imm", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "blt_is_branch", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "blt_new_pc", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "blt_opcode", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "blt_reg_rs1", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "blt_reg_rs2", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "blt_reg_rs1_zero", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "blt_reg_rs2_zero", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "blt_reg_rs1_log2", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "blt_reg_rs2_log2", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "blt_rs1", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "blt_rs2", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "blt_format", cond: "\\Core_2stage.rvfi_blt_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "bltu_branch_taken", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "bltu_funct3", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "bltu_funct7", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "bltu_imm", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "bltu_is_branch", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "bltu_new_pc", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "bltu_opcode", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "bltu_reg_rs1", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "bltu_reg_rs2", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "bltu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "bltu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "bltu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "bltu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "bltu_rs1", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "bltu_rs2", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "bltu_format", cond: "\\Core_2stage.rvfi_bltu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "bne_branch_taken", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "bne_funct3", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "bne_funct7", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "bne_imm", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "bne_is_branch", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "bne_new_pc", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "bne_opcode", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "bne_reg_rs1", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "bne_reg_rs2", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "bne_reg_rs1_zero", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "bne_reg_rs2_zero", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "bne_reg_rs1_log2", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "bne_reg_rs2_log2", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "bne_rs1", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "bne_rs2", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "bne_format", cond: "\\Core_2stage.rvfi_bne_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "div_funct3", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "div_funct7", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "div_imm", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "div_opcode", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "div_rd", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "div_reg_rd", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "div_reg_rs1", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "div_reg_rs2", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "div_reg_rs1_zero", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "div_reg_rs2_zero", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "div_reg_rs1_log2", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "div_reg_rs2_log2", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "div_rs1", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "div_rs2", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "div_format", cond: "\\Core_2stage.rvfi_div_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "divu_funct3", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "divu_funct7", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "divu_imm", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "divu_opcode", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "divu_rd", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "divu_reg_rd", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "divu_reg_rs1", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "divu_reg_rs2", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "divu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "divu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "divu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "divu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "divu_rs1", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "divu_rs2", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "divu_format", cond: "\\Core_2stage.rvfi_divu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "jal_branch_taken", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "jal_funct3", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "jal_funct7", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "jal_is_branch", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "jal_imm", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "jal_new_pc", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "jal_opcode", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "jal_rd", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "jal_reg_rd", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "jal_format", cond: "\\Core_2stage.rvfi_jal_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "jalr_branch_taken", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.branch_taken ", width: 1 }]}
- {id: "jalr_funct3", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "jalr_funct7", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "jalr_is_branch", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.is_branch ", width: 1 }]}
- {id: "jalr_new_pc", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.new_pc ", width: 32 }]}
- {id: "jalr_imm", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "jalr_opcode", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "jalr_rd", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "jalr_reg_rd", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "jalr_reg_rs1", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "jalr_rs1", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "jalr_format", cond: "\\Core_2stage.rvfi_jalr_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lb_funct3", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lb_funct7", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lb_imm", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lb_is_aligned", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "lb_is_half_aligned", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "lb_mem_addr", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "lb_mem_r_data", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.mem_r_data ", width: 32 }]}
- {id: "lb_opcode", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lb_rd", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lb_reg_rd", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lb_reg_rs1", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "lb_rs1", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "lb_format", cond: "\\Core_2stage.rvfi_lb_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lbu_funct3", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lbu_funct7", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lbu_imm", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lbu_is_aligned", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "lbu_is_half_aligned", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "lbu_mem_addr", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "lbu_mem_r_data", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.mem_r_data ", width: 32 }]}
- {id: "lbu_opcode", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lbu_rd", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lbu_reg_rd", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lbu_reg_rs1", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "lbu_rs1", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "lbu_format", cond: "\\Core_2stage.rvfi_lbu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lh_funct3", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lh_funct7", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lh_imm", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lh_is_aligned", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "lh_is_half_aligned", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "lh_mem_addr", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "lh_mem_r_data", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.mem_r_data ", width: 32 }]}
- {id: "lh_opcode", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lh_rd", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lh_reg_rd", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lh_reg_rs1", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "lh_rs1", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "lh_format", cond: "\\Core_2stage.rvfi_lh_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lhu_funct3", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lhu_funct7", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lhu_imm", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lhu_is_aligned", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "lhu_is_half_aligned", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "lhu_mem_addr", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "lhu_mem_r_data", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.mem_r_data ", width: 32 }]}
- {id: "lhu_opcode", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lhu_rd", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lhu_reg_rd", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lhu_reg_rs1", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "lhu_rs1", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "lhu_format", cond: "\\Core_2stage.rvfi_lhu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lui_funct3", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lui_funct7", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lui_opcode", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lui_imm", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lui_rd", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lui_reg_rd", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lui_format", cond: "\\Core_2stage.rvfi_lui_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "lw_funct3", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "lw_funct7", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "lw_imm", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "lw_is_aligned", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "lw_is_half_aligned", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "lw_mem_addr", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "lw_mem_r_data", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.mem_r_data ", width: 32 }]}
- {id: "lw_opcode", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "lw_rd", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "lw_reg_rd", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "lw_reg_rs1", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "lw_rs1", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "lw_format", cond: "\\Core_2stage.rvfi_lw_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "mul_funct3", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "mul_funct7", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "mul_imm", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "mul_opcode", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "mul_rd", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "mul_reg_rd", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "mul_reg_rs1", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "mul_reg_rs2", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "mul_reg_rs1_zero", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "mul_reg_rs2_zero", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "mul_reg_rs1_log2", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "mul_reg_rs2_log2", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "mul_rs1", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "mul_rs2", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "mul_format", cond: "\\Core_2stage.rvfi_mul_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "mulh_funct3", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "mulh_funct7", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "mulh_imm", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "mulh_opcode", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "mulh_rd", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "mulh_reg_rd", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "mulh_reg_rs1", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "mulh_reg_rs2", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "mulh_reg_rs1_zero", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "mulh_reg_rs2_zero", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "mulh_reg_rs1_log2", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "mulh_reg_rs2_log2", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "mulh_rs1", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "mulh_rs2", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "mulh_format", cond: "\\Core_2stage.rvfi_mulh_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "mulhsu_funct3", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "mulhsu_funct7", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "mulhsu_imm", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "mulhsu_opcode", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "mulhsu_rd", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "mulhsu_reg_rd", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "mulhsu_reg_rs1", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "mulhsu_reg_rs2", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "mulhsu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "mulhsu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "mulhsu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "mulhsu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "mulhsu_rs1", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "mulhsu_rs2", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "mulhsu_format", cond: "\\Core_2stage.rvfi_mulhsu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "mulhu_funct3", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "mulhu_funct7", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "mulhu_imm", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "mulhu_opcode", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "mulhu_rd", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "mulhu_reg_rd", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "mulhu_reg_rs1", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "mulhu_reg_rs2", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "mulhu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "mulhu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "mulhu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "mulhu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "mulhu_rs1", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "mulhu_rs2", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "mulhu_format", cond: "\\Core_2stage.rvfi_mulhu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "or_funct3", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "or_funct7", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "or_imm", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "or_opcode", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "or_rd", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "or_reg_rd", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "or_reg_rs1", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "or_reg_rs2", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "or_reg_rs1_zero", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "or_reg_rs2_zero", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "or_reg_rs1_log2", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "or_reg_rs2_log2", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "or_rs1", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "or_rs2", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "or_format", cond: "\\Core_2stage.rvfi_or_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "ori_funct3", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "ori_funct7", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "ori_opcode", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "ori_imm", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "ori_rd", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "ori_reg_rd", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "ori_reg_rs1", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "ori_rs1", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "ori_format", cond: "\\Core_2stage.rvfi_ori_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "rem_funct3", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "rem_funct7", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "rem_imm", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "rem_opcode", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "rem_rd", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "rem_reg_rd", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "rem_reg_rs1", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "rem_reg_rs2", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "rem_reg_rs1_zero", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "rem_reg_rs2_zero", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "rem_reg_rs1_log2", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "rem_reg_rs2_log2", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "rem_rs1", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "rem_rs2", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "rem_format", cond: "\\Core_2stage.rvfi_rem_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "remu_funct3", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "remu_funct7", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "remu_imm", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "remu_opcode", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "remu_rd", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "remu_reg_rd", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "remu_reg_rs1", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "remu_reg_rs2", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "remu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "remu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "remu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "remu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "remu_rs1", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "remu_rs2", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "remu_format", cond: "\\Core_2stage.rvfi_remu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sb_funct3", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sb_funct7", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sb_is_aligned", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "sb_is_half_aligned", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "sb_mem_addr", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "sb_mem_w_data", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.mem_w_data ", width: 32 }]}
- {id: "sb_opcode", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sb_imm", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sb_reg_rs1", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sb_reg_rs2", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sb_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sb_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sb_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sb_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sb_rs1", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sb_rs2", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sb_format", cond: "\\Core_2stage.rvfi_sb_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sh_funct3", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sh_funct7", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sh_is_aligned", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "sh_is_half_aligned", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "sh_mem_addr", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "sh_mem_w_data", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.mem_w_data ", width: 32 }]}
- {id: "sh_opcode", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sh_imm", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sh_reg_rs1", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sh_reg_rs2", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sh_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sh_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sh_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sh_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sh_rs1", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sh_rs2", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sh_format", cond: "\\Core_2stage.rvfi_sh_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sll_funct3", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sll_funct7", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sll_imm", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sll_opcode", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sll_rd", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "sll_reg_rd", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "sll_reg_rs1", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sll_reg_rs2", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sll_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sll_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sll_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sll_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sll_rs1", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sll_rs2", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sll_format", cond: "\\Core_2stage.rvfi_sll_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "slli_funct3", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "slli_funct7", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "slli_imm", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "slli_opcode", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "slli_rd", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "slli_reg_rd", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "slli_reg_rs1", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "slli_reg_rs2", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "slli_reg_rs1_zero", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "slli_reg_rs2_zero", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "slli_reg_rs1_log2", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "slli_reg_rs2_log2", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "slli_rs1", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "slli_rs2", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "slli_format", cond: "\\Core_2stage.rvfi_slli_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "slt_funct3", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "slt_funct7", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "slt_imm", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "slt_opcode", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "slt_rd", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "slt_reg_rd", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "slt_reg_rs1", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "slt_reg_rs2", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "slt_reg_rs1_zero", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "slt_reg_rs2_zero", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "slt_reg_rs1_log2", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "slt_reg_rs2_log2", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "slt_rs1", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "slt_rs2", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "slt_format", cond: "\\Core_2stage.rvfi_slt_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "slti_funct3", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "slti_funct7", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "slti_opcode", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "slti_imm", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "slti_rd", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "slti_reg_rd", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "slti_reg_rs1", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "slti_rs1", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "slti_format", cond: "\\Core_2stage.rvfi_slti_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sltiu_funct3", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sltiu_funct7", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sltiu_imm", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sltiu_opcode", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sltiu_rd", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "sltiu_reg_rd", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "sltiu_reg_rs1", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sltiu_rs1", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sltiu_format", cond: "\\Core_2stage.rvfi_sltiu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sltu_funct3", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sltu_funct7", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sltu_imm", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sltu_opcode", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sltu_rd", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "sltu_reg_rd", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "sltu_reg_rs1", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sltu_reg_rs2", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sltu_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sltu_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sltu_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sltu_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sltu_rs1", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sltu_rs2", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sltu_format", cond: "\\Core_2stage.rvfi_sltu_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sra_funct3", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sra_funct7", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sra_imm", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sra_opcode", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sra_rd", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "sra_reg_rd", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "sra_reg_rs1", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sra_reg_rs2", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sra_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sra_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sra_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sra_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sra_rs1", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sra_rs2", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sra_format", cond: "\\Core_2stage.rvfi_sra_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "srai_funct3", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "srai_funct7", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "srai_imm", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "srai_opcode", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "srai_rd", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "srai_reg_rd", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "srai_reg_rs1", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "srai_reg_rs2", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "srai_reg_rs1_zero", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "srai_reg_rs2_zero", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "srai_reg_rs1_log2", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "srai_reg_rs2_log2", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "srai_rs1", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "srai_rs2", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "srai_format", cond: "\\Core_2stage.rvfi_srai_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "srl_funct3", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "srl_funct7", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "srl_imm", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "srl_opcode", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "srl_rd", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "srl_reg_rd", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "srl_reg_rs1", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "srl_reg_rs2", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "srl_reg_rs1_zero", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "srl_reg_rs2_zero", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "srl_reg_rs1_log2", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "srl_reg_rs2_log2", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "srl_rs1", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "srl_rs2", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "srl_format", cond: "\\Core_2stage.rvfi_srl_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "srli_funct3", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "srli_funct7", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "srli_imm", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "srli_opcode", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "srli_rd", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "srli_reg_rd", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "srli_reg_rs1", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "srli_reg_rs2", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "srli_reg_rs1_zero", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "srli_reg_rs2_zero", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "srli_reg_rs1_log2", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "srli_reg_rs2_log2", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "srli_rs1", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "srli_rs2", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "srli_format", cond: "\\Core_2stage.rvfi_srli_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sub_funct3", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sub_funct7", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sub_imm", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sub_opcode", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sub_rd", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "sub_reg_rd", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "sub_reg_rs1", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sub_reg_rs2", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sub_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sub_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sub_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sub_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sub_rs1", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sub_rs2", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sub_format", cond: "\\Core_2stage.rvfi_sub_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "sw_funct3", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "sw_funct7", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "sw_is_aligned", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.is_aligned ", width: 1 }]}
- {id: "sw_is_half_aligned", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.is_half_aligned ", width: 1 }]}
- {id: "sw_mem_addr", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.mem_addr ", width: 32 }]}
- {id: "sw_mem_w_data", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.mem_w_data ", width: 32 }]}
- {id: "sw_opcode", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "sw_imm", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "sw_reg_rs1", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "sw_reg_rs2", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "sw_reg_rs1_zero", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "sw_reg_rs2_zero", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "sw_reg_rs1_log2", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "sw_reg_rs2_log2", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "sw_rs1", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "sw_rs2", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "sw_format", cond: "\\Core_2stage.rvfi_sw_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "xor_funct3", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "xor_funct7", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "xor_imm", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "xor_opcode", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "xor_rd", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "xor_reg_rd", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "xor_reg_rs1", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "xor_reg_rs2", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2 ", width: 32 }]}
- {id: "xor_reg_rs1_zero", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_zero ", width: 1 }]}
- {id: "xor_reg_rs2_zero", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_zero ", width: 1 }]}
- {id: "xor_reg_rs1_log2", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1_log2 ", width: 32 }]}
- {id: "xor_reg_rs2_log2", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs2_log2 ", width: 32 }]}
- {id: "xor_rs1", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "xor_rs2", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.rs2 ", width: 5 }]}
- {id: "xor_format", cond: "\\Core_2stage.rvfi_xor_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}
- {id: "xori_funct3", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.funct3 ", width: 3 }]}
- {id: "xori_funct7", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.funct7 ", width: 7 }]}
- {id: "xori_imm", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.imm ", width: 32 }]}
- {id: "xori_opcode", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.opcode ", width: 7 }]}
- {id: "xori_rd", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.rd ", width: 5 }]}
- {id: "xori_reg_rd", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.reg_rd ", width: 32 }]}
- {id: "xori_reg_rs1", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.reg_rs1 ", width: 32 }]}
- {id: "xori_rs1", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.rs1 ", width: 5 }]}
- {id: "xori_format", cond: "\\Core_2stage.rvfi_xori_ctr" , attrs: [  { value: "\\Core_2stage.format ", width: 3 }]}

### Predicates
# Retire predicates
predicateRetire: []
#  - {id: "Retire", cond: "1", attrs: [{value: "\\Core_2stage.retire", width: 1}]}


### TARGET
trgObservations: 
- {id: "Retire", cond: "1", attrs: [{value: "\\Core_2stage.retire", width: 1}]}

### STATE INVARIANT
stateInvariant:
#  - {id: "NO_DEFAULT_INST", cond: "1", attrs: [{value: "( ( \\Core_2stage.DatPath_2stage.io_imem_resp_bits_data == 32'h4033 ) == 0 )", width: 1}]} # Make sure that the default instruction is not from instruction memory
#  - {id: "NO_DEFAULT_INST2", cond: "1", attrs: [{value: "( \\Core_2stage.DatPath_2stage.execute_reg == 0 || ( \\Core_2stage.DatPath_2stage.exe_reg_inst == 32'h4033 ) == 0 )", width: 1}]} # Make sure that the default instruction is not from instruction memory
#  - {id: "PCs", cond: "1", attrs: [{value: "( ( \\Core_2stage.DatPath_2stage.io_ctl_if_kill == 0 ) || ( \\Core_2stage.DatPath_2stage.if_reg_pc == \\Core_2stage.DatPath_2stage.exe_reg_pc + 32'h4 ) )", width: 1}]} 
#  - {id: "EXE_REG_PC1", cond: "1", attrs: [{value: "( \\Core_2stage.DatPath_2stage.exe_reg_pc [1:0] == 0 )", width: 1}]} # The last 2 bits of program counter should be 0
#  - {id: "EXE_REG_PC2", cond: "1", attrs: [{value: "( ( ! \\Core_2stage.DatPath_2stage.io_ctl_if_kill_r ) || ( \\Core_2stage.DatPath_2stage.exe_reg_pc == 32'h0 ) )", width: 1}]} # If speculative fetch is not correct,  exex_reg_pc should be reset to 0
#  - {id: "IF_REG_PC1", cond: "1", attrs: [{value: " ( \\Core_2stage.DatPath_2stage.if_reg_pc [1:0] == 0 )", width: 1}]} # The last 2 bits of program counter should be 0
#  - {id: "IF_REG_PC2", cond: "1", attrs: [{value: " ( ( \\Core_2stage.DatPath_2stage.io_ctl_if_kill_r ) || ( \\Core_2stage.DatPath_2stage.if_reg_pc == \\Core_2stage.DatPath_2stage.exe_reg_pc + 32'h4 ) )", width: 1}]} # If speculative fetch is correct, if_reg_pc = exe_reg_pc + 4
#  - {id: "IF_INST_BUFFER_VALID", cond: "1", attrs: [{value: " ( \\Core_2stage.DatPath_2stage.if_inst_buffer_valid == 0 )", width: 1}]}
#  - {id: "KILL_EXECUTE", cond: "1", attrs: [{value: " ( \\Core_2stage.DatPath_2stage.io_ctl_if_kill == 0 || \\Core_2stage.DatPath_2stage.execute_reg == 1 )", width: 1}]}
#  - {id: "IO_DAT_INST_MISALIGNED", cond: "1", attrs: [ {value: "\\Core_2stage.DatPath_2stage.io_dat_inst_misaligned == 0", width: 1} ] }
#  - {id: "IO_DAT_DATA_MISALIGNED", cond: "1", attrs: [ {value: "\\Core_2stage.DatPath_2stage.io_dat_data_misaligned == 0", width: 1} ] }
#  - {id: "EXE_REG_INST", cond: "1", attrs: [{value: "( ( \\Core_2stage.DatPath_2stage.io_ctl_if_kill_r ) || ( \\Core_2stage.DatPath_2stage.exe_reg_inst == \\AsyncScratchPadMemory_2stage.instr_exe ) )", width: 1}]} # If speculative fetch is correct, exe_reg_inst = imem[exe_reg_pc]
# Configrations 
#  - {id: "RV32I", cond: "1", attrs: [{value: " ( (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h37 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h17 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h6f ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h67 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h63 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h3 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h23 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h13 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h33 && (\\Core_2stage.DatPath_2stage.exe_reg_inst [31:25] == 7'h0 || \\Core_2stage.DatPath_2stage.exe_reg_inst [31:25] == 7'h20 ) ) )", width: 1}]} #|| (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'hf && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h1 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h73 && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h0 ) )", width: 1}]}
#  - {id: "RV32I", cond: "1", attrs: [{value: " ( (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h37 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h17 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h6f ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h67 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h63 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h3 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h23 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h13 ) || ( \\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h33 ) ) ", width: 1}]} #|| (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'hf && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h1 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h73 && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h0 ) )", width: 1}]}
 - {id: "RV32I", cond: "1", attrs: [{value: " ( \\Core_2stage.CtlPath_2stage.illegal == 0 ) && ( \\Core_2stage.CtlPath_2stage._csignals_T_16 != 32'h73 ) && ( \\Core_2stage.CtlPath_2stage._csignals_T_16 != 32'hf ) ", width: 1}]} #|| (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'hf && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h1 ) || (\\Core_2stage.DatPath_2stage.exe_reg_inst [6:0] == 7'h73 && \\Core_2stage.DatPath_2stage.exe_reg_inst [14:12] == 3'h0 ) )", width: 1}]}
 - {id: "io_ctl_exception", cond: "1", attrs: [{value: " ( \\Core_2stage.CtlPath_2stage.io_ctl_exception == 0 )", width: 1}]} # 2stage implements less instructons than 1stage, this leds to the same instrction set for them 
 - {id: "io_eret", cond: "1", attrs: [{value: " ( \\Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret == 0 )", width: 1}]} # No eret from CSR
 - {id: "io_interrupt", cond: "1", attrs: [{value: " ( \\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt == 0 )", width: 1}]} # No interrupt from CSR
# - {id: "NO_CSR", cond: "1", attrs: [{value: " ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp == 0 ) && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_ == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1 == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_ == 0 && ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_l == 0 )", width: 1}]} 
 # branch target should not be exe_pc + 4
#  - {id: "no_branch_plus4", cond: "1", attrs: [{value: " ( ! ( \\Core_2stage.DatPath_2stage._T && \\Core_2stage.DatPath_2stage._if_pc_next_T_1 ) ) || ( \\Core_2stage.DatPath_2stage.exe_br_target != \\Core_2stage.DatPath_2stage.exe_reg_pc + 4 ) ", width: 1}]} # No eret from CSR
#  - {id: "no_jump_plus4", cond: "1", attrs: [{value: " ( ! ( (! \\Core_2stage.DatPath_2stage._if_pc_next_T ) && (! \\Core_2stage.DatPath_2stage._if_pc_next_T_1 ) && \\Core_2stage.DatPath_2stage._T ) ) || ( \\Core_2stage.DatPath_2stage._if_pc_next_T_7 != \\Core_2stage.DatPath_2stage.if_pc_plus4 ) ", width: 1}]} # No interrupt from CSR


### INVARIANT
invariant:
  - {id: "RDATA_inv", cond: "( \\Core_2stage.DatPath_2stage._exe_wbdata_T_1 ) && ( ! ( \\Core_2stage.DatPath_2stage._exe_wbdata_T ) )", attrs: [{value: "\\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data", width: 32}]} # When there is a load instruction, the data loaded should be the same 
  - {id: "INSTR_inv", cond: "( ! \\Core_2stage.DatPath_2stage.io_ctl_if_kill_r )", attrs: [{value: "\\Core_2stage.DatPath_2stage.exe_reg_inst", width: 32}]} # When the speculative fetch is correct, the instruction loaded should be the same
  - {id: "PC", cond: " \\Core_2stage.DatPath_2stage.fetch_reg ", attrs: [ {value: "\\Core_2stage.DatPath_2stage.filtered_if_reg_pc", width: 32}]} # disclose the value of program counter.
  - {id: "PC1", cond: " \\Core_2stage.DatPath_2stage.fetch_reg && (! \\Core_2stage.DatPath_2stage.io_ctl_if_kill )", attrs: [ {value: "\\Core_2stage.DatPath_2stage.if_reg_pc", width: 32}]} # disclose the value of program counter.
  - {id: "BRANCH", cond: " \\Core_2stage.DatPath_2stage._if_pc_next_T_1 && \\Core_2stage.DatPath_2stage._T ", attrs: [ {value: "\\Core_2stage.DatPath_2stage.exe_br_target", width: 32}]} # disclose the value of program counter.
  - {id: "PLUS4", cond: " \\Core_2stage.DatPath_2stage._if_pc_next_T && \\Core_2stage.DatPath_2stage._T ", attrs: [ {value: "\\Core_2stage.DatPath_2stage.if_pc_plus4", width: 32}]} # disclose the value of program counter.
  - {id: "JUMP", cond: " (! \\Core_2stage.DatPath_2stage._if_pc_next_T ) && (! \\Core_2stage.DatPath_2stage._if_pc_next_T_1 ) && \\Core_2stage.DatPath_2stage._T", attrs: [ {value: "\\Core_2stage.DatPath_2stage._if_pc_next_T_7", width: 32}]} # disclose the value of program counter.
  - {id: "BRANCH1", cond: " \\Core_2stage.DatPath_2stage.fetch ", attrs: [ {value: "\\Core_2stage.DatPath_2stage._T && \\Core_2stage.DatPath_2stage._if_pc_next_T_1", width: 1}]} # disclose the value of program counter.
  - {id: "PLUS41", cond: " \\Core_2stage.DatPath_2stage.fetch ", attrs: [ {value: "\\Core_2stage.DatPath_2stage._T && \\Core_2stage.DatPath_2stage._if_pc_next_T", width: 1}]} # disclose the value of program counter.
  - {id: "JUMP1", cond: " \\Core_2stage.DatPath_2stage.fetch ", attrs: [ {value: "\\Core_2stage.DatPath_2stage._T && (! \\Core_2stage.DatPath_2stage._if_pc_next_T_1 ) && (! \\Core_2stage.DatPath_2stage._if_pc_next_T ) ", width: 1}]} # disclose the value of program counter.
  - {id: "KILL", cond: " \\Core_2stage.DatPath_2stage.execute_reg ", attrs: [ {value: "\\Core_2stage.DatPath_2stage.io_ctl_if_kill ", width: 1}]} # disclose the value of program counter.

### State
state: 
# - {id: "regfile", expr: "regfile_flat_trg", width: 1024 , val : 0}
- {id: "\\Core_2stage.DatPath_2stage.if_inst_buffer", expr: "\\Core_2stage.DatPath_2stage.if_inst_buffer", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.if_reg_pc", expr: "\\Core_2stage.DatPath_2stage.if_reg_pc", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.exe_reg_pc", expr: "\\Core_2stage.DatPath_2stage.exe_reg_pc", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.exe_reg_pc_plus4", expr: "\\Core_2stage.DatPath_2stage.exe_reg_pc_plus4", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.exe_reg_inst", expr: "\\Core_2stage.DatPath_2stage.exe_reg_inst", width: 32, val: 32'h4033 }
- {id: "\\Core_2stage.DatPath_2stage.exe_reg_valid", expr: "\\Core_2stage.DatPath_2stage.exe_reg_valid", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.if_inst_buffer_valid", expr: "\\Core_2stage.DatPath_2stage.if_inst_buffer_valid", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.reg_interrupt_handled", expr: "\\Core_2stage.DatPath_2stage.reg_interrupt_handled", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1", width: 6, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1", width: 58, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause", width: 3, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec", width: 32, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit", width: 3, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.small_", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.small_", width: 6, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.large_", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.large_", width: 58, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r", expr: "\\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r", width: 1, val: 0 }
- {id: "\\Core_2stage.DatPath_2stage.execute_reg", expr: "\\Core_2stage.DatPath_2stage.execute_reg", width: 1, val: 0}
- {id: "\\Core_2stage.DatPath_2stage.retire", expr: "\\Core_2stage.DatPath_2stage.retire", width: 1, val: 0}
- {id: "\\Core_2stage.DatPath_2stage.pc_retire", expr: "\\Core_2stage.DatPath_2stage.pc_retire", width: 32, val: 0}
# - {id: "\\Core_2stage.DatPath_2stage.if_reg_pc_delay", expr: "\\Core_2stage.DatPath_2stage.if_reg_pc_delay", width: 32, val: 0}
- {id: "\\AsyncScratchPadMemory_2stage.module__io_en_delay", expr: "\\AsyncScratchPadMemory_2stage.module__io_en_delay", width: 1, val: 0}
- {id: "\\AsyncScratchPadMemory_2stage.module__io_addr_delay", expr: "\\AsyncScratchPadMemory_2stage.module__io_addr_delay", width: 21, val: 0}
- {id: "\\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_delay", expr: "\\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_delay", width: 21, val: 0}
- {id: "\\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_delay", expr: "\\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_delay", width: 32, val: 0}
# RVFI
# - {id: "\\Core_2stage.exe_reg_valid", expr: "\\Core_2stage.exe_reg_valid", width: 1, val: 0}
- {id: "\\Core_2stage.retire", expr: "\\Core_2stage.retire", width: 1, val: 0}
# - {id: "\\Core_2stage.stalled_instruction", expr: "\\Core_2stage.stalled_instruction", width: 32, val: 0}
# - {id: "\\Core_2stage.old_regfile", expr: "\\Core_2stage.old_regfile", width: 1024, val: 0}




inputs: 
  - {id: "clock", valueLeft: "clock", valueRight: "clock"}
  - {id: "reset", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_debug_port_req_valid", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_debug_port_req_bits_addr", valueLeft: "32'h0", valueRight: "32'h0"}
  - {id: "io_debug_port_req_bits_data", valueLeft: "32'h0", valueRight: "32'h0"}
  - {id: "io_debug_port_req_bits_fcn", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_debug_port_req_bits_typ", valueLeft: "3'h0", valueRight: "3'h0"}
  - {id: "io_debug_port_resp_valid", valueLeft: "trgio_debug_port_resp_validLeft", valueRight: "trgio_debug_port_resp_validRight"}
  - {id: "io_debug_port_resp_bits_data", valueLeft: "trgio_debug_port_resp_bits_dataLeft", valueRight: "trgio_debug_port_resp_bits_dataRight"}
  - {id: "io_master_port_0_req_valid", valueLeft: "trgio_master_port_0_req_validLeft", valueRight: "trgio_master_port_0_req_validRight"}
  - {id: "io_master_port_0_req_bits_addr", valueLeft: "trgio_master_port_0_req_bits_addrLeft", valueRight: "trgio_master_port_0_req_bits_addrRight"}
  - {id: "io_master_port_0_req_bits_data", valueLeft: "trgio_master_port_0_req_bits_dataLeft", valueRight: "trgio_master_port_0_req_bits_dataRight"}
  - {id: "io_master_port_0_req_bits_fcn", valueLeft: "trgio_master_port_0_req_bits_fcnLeft", valueRight: "trgio_master_port_0_req_bits_fcnRight"}
  - {id: "io_master_port_0_req_bits_typ", valueLeft: "trgio_master_port_0_req_bits_typLeft", valueRight: "trgio_master_port_0_req_bits_typRight"}
  - {id: "io_master_port_0_resp_valid", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_master_port_0_resp_bits_data", valueLeft: "32'h0", valueRight: "32'h0"}
  - {id: "io_master_port_1_req_valid", valueLeft: "trgio_master_port_1_req_validLeft", valueRight: "trgio_master_port_1_req_validRight"}
  - {id: "io_master_port_1_req_bits_addr", valueLeft: "trgio_master_port_1_req_bits_addrLeft", valueRight: "trgio_master_port_1_req_bits_addrRight"}
  - {id: "io_master_port_1_req_bits_data", valueLeft: "trgio_master_port_1_req_bits_dataLeft", valueRight: "trgio_master_port_1_req_bits_dataRight"}
  - {id: "io_master_port_1_req_bits_fcn", valueLeft: "trgio_master_port_1_req_bits_fcnLeft", valueRight: "trgio_master_port_1_req_bits_fcnRight"}
  - {id: "io_master_port_1_req_bits_typ", valueLeft: "trgio_master_port_1_req_bits_typLeft", valueRight: "trgio_master_port_1_req_bits_typRight"}
  - {id: "io_master_port_1_resp_valid", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_master_port_1_resp_bits_data", valueLeft: "32'h0", valueRight: "32'h0"}
  - {id: "io_interrupt_debug", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_interrupt_msip", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_interrupt_meip", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_interrupt_mtip", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_hartid", valueLeft: "1'h0", valueRight: "1'h0"}
  - {id: "io_reset_vector", valueLeft: "32'h0", valueRight: "32'h0"}
  - {id: "stuttering_signal", valueLeft: "stuttering_left", valueRight: "stuttering_right"}
  
expandArrays:
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_0_1", i: "8", j: "1024", var: "mem_0_1_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_1_1", i: "8", j: "1024", var: "mem_1_1_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_2_1", i: "8", j: "1024", var: "mem_2_1_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_3_1", i: "8", j: "1024", var: "mem_3_1_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_0_0", i: "8", j: "1024", var: "mem_0_0_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_1_0", i: "8", j: "1024", var: "mem_1_0_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_2_0", i: "8", j: "1024", var: "mem_2_0_flat_trg", flatten: "True"}
 - {filename: "AsyncScratchPadMemory_2stage.v", array: "mem_3_0", i: "8", j: "1024", var: "mem_3_0_flat_trg", flatten: "True"}
 - {filename: "DatPath_2stage.v", array: "regfile", i: "32", j: "32", var: "regfile_flat_trg", flatten: "True", mult: "True"}

auxiliaryVariables: 
- {id: "mem_0_1_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_0_1_flat_trg", width: 8192}
- {id: "mem_1_1_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_1_1_flat_trg", width: 8192}
- {id: "mem_2_1_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_2_1_flat_trg", width: 8192}
- {id: "mem_3_1_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_3_1_flat_trg", width: 8192}
- {id: "mem_0_0_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_0_0_flat_trg", width: 8192}
- {id: "mem_1_0_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_1_0_flat_trg", width: 8192}
- {id: "mem_2_0_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_2_0_flat_trg", width: 8192}
- {id: "mem_3_0_flat_trg", value: "\\AsyncScratchPadMemory_2stage.mem_3_0_flat_trg", width: 8192}
- {id: "regfile_flat_trg", value: "\\Core_2stage.DatPath_2stage.regfile_flat_trg", width: 1024}