

================================================================
== Vivado HLS Report for 'Conv1_layer'
================================================================
* Date:           Thu Feb 22 01:24:15 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|    12.646|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22558|  22558|  22558|  22558|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Conv1_layer_label8                      |  22557|  22557|      7519|          -|          -|     3|    no    |
        | + Conv1_layer_label7_Conv1_layer_label0  |   7516|   7516|        42|         13|          1|   576|    yes   |
        +------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    478|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     710|   1786|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        0|      -|    1447|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2157|   2409|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |run_fadd_32ns_32nbkb_U10  |run_fadd_32ns_32nbkb  |        0|      2|  227|  404|
    |run_fadd_32ns_32nbkb_U11  |run_fadd_32ns_32nbkb  |        0|      2|  227|  404|
    |run_fmul_32ns_32ncud_U12  |run_fmul_32ns_32ncud  |        0|      3|  128|  320|
    |run_fmul_32ns_32ncud_U13  |run_fmul_32ns_32ncud  |        0|      3|  128|  320|
    |run_mux_32_32_1_1_U14     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U15     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U16     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U17     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U18     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U19     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U20     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U21     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U22     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U23     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U24     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U25     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U26     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U27     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U28     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U29     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U30     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U31     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U32     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U33     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U34     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U35     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U36     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U37     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U38     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    |run_mux_32_32_1_1_U39     |run_mux_32_32_1_1     |        0|      0|    0|   13|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     10|  710| 1786|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |channels_9_fu_606_p2             |     +    |      0|  0|   3|           2|           1|
    |column_1_3_fu_793_p2             |     +    |      0|  0|   7|           1|           5|
    |indvar_flatten_next_fu_670_p2    |     +    |      0|  0|  10|          10|           1|
    |row_1_3_fu_658_p2                |     +    |      0|  0|   7|           5|           1|
    |row_4_mid1_fu_852_p2             |     +    |      0|  0|   7|           2|           5|
    |tmp_181_fu_732_p2                |     +    |      0|  0|   9|           9|           9|
    |tmp_193_fu_771_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_194_fu_1255_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_195_fu_1063_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_196_fu_1181_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_197_fu_1259_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_198_fu_782_p2                |     +    |      0|  0|  11|          12|          12|
    |tmp_199_fu_803_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_200_fu_920_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_201_fu_1073_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_202_fu_1191_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_203_fu_1264_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_204_fu_1269_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_205_fu_939_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_206_fu_1273_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_207_fu_1277_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_208_fu_1286_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_209_fu_823_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_210_fu_963_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_211_fu_1109_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_212_fu_1291_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_213_fu_1300_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_214_fu_842_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_215_fu_985_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_216_fu_1118_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_217_fu_1305_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_218_fu_1309_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_66_2_mid2_v_fu_1001_p2       |     +    |      0|  0|   7|           5|           5|
    |tmp_66_3_mid2_v_fu_1044_p2       |     +    |      0|  0|   7|           5|           5|
    |tmp_66_4_mid2_v_fu_1057_p2       |     +    |      0|  0|   7|           5|           5|
    |tmp_68_0_2_fu_930_p2             |     +    |      0|  0|   7|           2|           5|
    |tmp_68_0_3_fu_814_p2             |     +    |      0|  0|   7|           2|           5|
    |tmp_68_0_4_fu_833_p2             |     +    |      0|  0|   7|           3|           5|
    |tmp_179_fu_636_p2                |     -    |      0|  0|   8|           8|           8|
    |tmp_180_fu_726_p2                |     -    |      0|  0|  11|          11|          11|
    |tmp_182_fu_757_p2                |     -    |      0|  0|  11|          12|          12|
    |tmp_183_fu_888_p2                |     -    |      0|  0|  11|          11|          11|
    |tmp_186_fu_1031_p2               |     -    |      0|  0|  11|          11|          11|
    |tmp_189_fu_1175_p2               |     -    |      0|  0|  11|          11|          11|
    |tmp_192_fu_1249_p2               |     -    |      0|  0|  11|          11|          11|
    |exitcond4_fu_600_p2              |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_flatten_fu_664_p2       |   icmp   |      0|  0|   5|          10|          10|
    |exitcond_fu_676_p2               |   icmp   |      0|  0|   2|           5|           5|
    |column_mid2_fu_682_p3            |  select  |      0|  0|   5|           1|           1|
    |tmp_66_1_mid2_fu_858_p3          |  select  |      0|  0|   5|           1|           5|
    |tmp_66_2_mid2_v_v_ca_fu_994_p3   |  select  |      0|  0|   2|           1|           2|
    |tmp_66_3_mid2_v_v_ca_fu_1037_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_66_4_mid2_v_v_ca_fu_1050_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_690_p3               |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 478|         437|         452|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |   8|         17|    1|         17|
    |ap_enable_reg_pp0_iter3                  |   3|          2|    1|          2|
    |ap_phi_mux_column_1_phi_fu_491_p4        |   3|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_468_p4  |   3|          2|   10|         20|
    |ap_phi_mux_row_1_phi_fu_479_p4           |   3|          2|    5|         10|
    |channels_reg_452                         |   3|          2|    2|          4|
    |column_1_reg_487                         |   3|          2|    5|         10|
    |conv1_input_address0                     |   6|         14|   10|        140|
    |conv1_input_address1                     |   6|         13|   10|        130|
    |conv1_output_address0                    |   3|          3|   11|         33|
    |grp_fu_498_p0                            |   5|         10|   32|        320|
    |grp_fu_498_p1                            |   5|         10|   32|        320|
    |grp_fu_502_p0                            |   6|         12|   32|        384|
    |grp_fu_502_p1                            |   6|         13|   32|        416|
    |grp_fu_507_p1                            |   6|         14|   32|        448|
    |grp_fu_511_p1                            |   6|         13|   32|        416|
    |indvar_flatten_reg_464                   |   3|          2|   10|         20|
    |row_1_reg_475                            |   3|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  81|        135|  267|       2710|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |channels_9_reg_1549           |   2|   0|    2|          0|
    |channels_reg_452              |   2|   0|    2|          0|
    |column_1_3_reg_1623           |   5|   0|    5|          0|
    |column_1_reg_487              |   5|   0|    5|          0|
    |column_mid2_reg_1586          |   5|   0|    5|          0|
    |conv1_output_addr_reg_1618    |  11|   0|   11|          0|
    |conv1_output_load_reg_1641    |  32|   0|   32|          0|
    |exitcond_flatten_reg_1569     |   1|   0|    1|          0|
    |exitcond_reg_1578             |   1|   0|    1|          0|
    |indvar_flatten_next_reg_1573  |  10|   0|   10|          0|
    |indvar_flatten_reg_464        |  10|   0|   10|          0|
    |reg_515                       |  32|   0|   32|          0|
    |reg_520                       |  32|   0|   32|          0|
    |reg_525                       |  32|   0|   32|          0|
    |reg_531                       |  32|   0|   32|          0|
    |reg_537                       |  32|   0|   32|          0|
    |reg_542                       |  32|   0|   32|          0|
    |reg_547                       |  32|   0|   32|          0|
    |reg_553                       |  32|   0|   32|          0|
    |reg_559                       |  32|   0|   32|          0|
    |reg_565                       |  32|   0|   32|          0|
    |reg_571                       |  32|   0|   32|          0|
    |reg_577                       |  32|   0|   32|          0|
    |reg_583                       |  32|   0|   32|          0|
    |reg_589                       |  32|   0|   32|          0|
    |reg_595                       |  32|   0|   32|          0|
    |row_1_3_reg_1564              |   5|   0|    5|          0|
    |row_1_reg_475                 |   5|   0|    5|          0|
    |tmp13_reg_1938                |  32|   0|   32|          0|
    |tmp14_reg_1923                |  32|   0|   32|          0|
    |tmp15_reg_1903                |  32|   0|   32|          0|
    |tmp19_reg_1878                |  32|   0|   32|          0|
    |tmp1_reg_1933                 |  32|   0|   32|          0|
    |tmp20_reg_1928                |  32|   0|   32|          0|
    |tmp21_reg_1908                |  32|   0|   32|          0|
    |tmp24_reg_1888                |  32|   0|   32|          0|
    |tmp2_reg_1913                 |  32|   0|   32|          0|
    |tmp3_reg_1858                 |  32|   0|   32|          0|
    |tmp5_reg_1893                 |  32|   0|   32|          0|
    |tmp6_reg_1818                 |  32|   0|   32|          0|
    |tmp7_reg_1918                 |  32|   0|   32|          0|
    |tmp8_reg_1898                 |  32|   0|   32|          0|
    |tmp9_reg_1833                 |  32|   0|   32|          0|
    |tmp_180_reg_1598              |   9|   0|   11|          2|
    |tmp_183_reg_1672              |   9|   0|   11|          2|
    |tmp_186_reg_1707              |   9|   0|   11|          2|
    |tmp_189_reg_1746              |   9|   0|   11|          2|
    |tmp_194_reg_1763              |  11|   0|   11|          0|
    |tmp_197_reg_1768              |  11|   0|   11|          0|
    |tmp_203_reg_1773              |  11|   0|   11|          0|
    |tmp_204_reg_1778              |  11|   0|   11|          0|
    |tmp_206_reg_1783              |  11|   0|   11|          0|
    |tmp_208_reg_1793              |  11|   0|   11|          0|
    |tmp_211_cast_reg_1554         |   6|   0|    9|          3|
    |tmp_213_reg_1803              |  11|   0|   11|          0|
    |tmp_217_reg_1808              |  11|   0|   11|          0|
    |tmp_218_reg_1813              |  11|   0|   11|          0|
    |tmp_40_reg_1559               |  32|   0|   32|          0|
    |tmp_41_cast_reg_1605          |   5|   0|   11|          6|
    |tmp_66_3_mid2_v_reg_1714      |   5|   0|    5|          0|
    |tmp_66_4_mid2_v_reg_1720      |   5|   0|    5|          0|
    |tmp_69_0_1_cast_reg_1628      |   5|   0|   11|          6|
    |tmp_69_0_2_cast_reg_1684      |   5|   0|   11|          6|
    |tmp_69_0_3_cast_reg_1646      |   5|   0|   11|          6|
    |tmp_69_0_4_cast_reg_1659      |   5|   0|   11|          6|
    |tmp_70_3_4_reg_1883           |  32|   0|   32|          0|
    |tmp_mid2_reg_1593             |   5|   0|    5|          0|
    |conv1_output_addr_reg_1618    |  64|  32|   11|          0|
    |exitcond_flatten_reg_1569     |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1447|  64| 1372|         41|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  Conv1_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  Conv1_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  Conv1_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs |  Conv1_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  Conv1_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  Conv1_layer | return value |
|conv1_input_address0   | out |   10|  ap_memory |  conv1_input |     array    |
|conv1_input_ce0        | out |    1|  ap_memory |  conv1_input |     array    |
|conv1_input_q0         |  in |   32|  ap_memory |  conv1_input |     array    |
|conv1_input_address1   | out |   10|  ap_memory |  conv1_input |     array    |
|conv1_input_ce1        | out |    1|  ap_memory |  conv1_input |     array    |
|conv1_input_q1         |  in |   32|  ap_memory |  conv1_input |     array    |
|conv1_output_address0  | out |   11|  ap_memory | conv1_output |     array    |
|conv1_output_ce0       | out |    1|  ap_memory | conv1_output |     array    |
|conv1_output_we0       | out |    1|  ap_memory | conv1_output |     array    |
|conv1_output_d0        | out |   32|  ap_memory | conv1_output |     array    |
|conv1_output_q0        |  in |   32|  ap_memory | conv1_output |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

