# Active SVF file ../DFT/SystemTop.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Desktop/FinalProject/DFT/SystemTop.svf
# Timestamp : Wed Dec 25 17:13:11 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * NangateOpenCellLibrary_fast.db NangateOpenCellLibrary_slow.db NangateOpenCellLibrary_typical.db } } \
    { target_library { NangateOpenCellLibrary_fast.db NangateOpenCellLibrary_slow.db NangateOpenCellLibrary_typical.db } } \
    { search_path { ../RTL ../std_cells/NanGate/dbs } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Desktop/FinalProject/DFT } \
    { analyze { -format verilog -library WORK ../RTL/ClockDivider8.v } } \
    { analyze { -format verilog -library WORK ../RTL/ParityCheck.v } } \
    { analyze { -format verilog -library WORK ../RTL/FSM.v } } \
    { analyze { -format verilog -library WORK ../RTL/DataSync.v } } \
    { analyze { -format verilog -library WORK ../RTL/RegisterFile.v } } \
    { analyze { -format verilog -library WORK ../RTL/StartCheck.v } } \
    { analyze { -format verilog -library WORK ../RTL/Serializer.v } } \
    { analyze { -format verilog -library WORK ../RTL/StopCheck.v } } \
    { analyze { -format verilog -library WORK ../RTL/ALU.v } } \
    { analyze { -format verilog -library WORK ../RTL/EdgeBitCounter.v } } \
    { analyze { -format verilog -library WORK ../RTL/UART_RX.v } } \
    { analyze { -format verilog -library WORK ../RTL/ResetSync.v } } \
    { analyze { -format verilog -library WORK ../RTL/MUX.v } } \
    { analyze { -format verilog -library WORK ../RTL/FSM_TX.v } } \
    { analyze { -format verilog -library WORK ../RTL/ClockDivider2.v } } \
    { analyze { -format verilog -library WORK ../RTL/MUX2X1.v } } \
    { analyze { -format verilog -library WORK ../RTL/CTRL_TX.v } } \
    { analyze { -format verilog -library WORK ../RTL/ParityCalc.v } } \
    { analyze { -format verilog -library WORK ../RTL/Synchronizer.v } } \
    { analyze { -format verilog -library WORK ../RTL/UART_TX.v } } \
    { analyze { -format verilog -library WORK ../RTL/UART.v } } \
    { analyze { -format verilog -library WORK ../RTL/Deserializer.v } } \
    { analyze { -format verilog -library WORK ../RTL/CTRL_RX.v } } \
    { analyze { -format verilog -library WORK ../RTL/SystemTop.v } } \
    { analyze { -format verilog -library WORK ../RTL/SystemControl.v } } \
    { analyze { -format verilog -library WORK ../RTL/OverSampling.v } } } 

guide_instance_map \
  -design { SystemTop } \
  -instance { REF_SCAN_MUX } \
  -linked { MUX2X1 } 

guide_instance_map \
  -design { SystemTop } \
  -instance { ClockDividerTopSys8 } \
  -linked { ClockDivider8 } 

guide_instance_map \
  -design { SystemTop } \
  -instance { ResetSyncUART } \
  -linked { ResetSync } 

guide_instance_map \
  -design { SystemTop } \
  -instance { RX_VLD_SYNC } \
  -linked { Synchronizer } 

guide_instance_map \
  -design { SystemTop } \
  -instance { SystemControlTop } \
  -linked { SystemControl_BusWidth8_FuncWidth4_AddWidth4 } 

guide_instance_map \
  -design { SystemTop } \
  -instance { ALUTop } \
  -linked { ALU_OpWidth8_FuncWidth4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../RTL/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SystemTop } \
  -instance { RegisterFileTop } \
  -linked { RegisterFile_AddWidth4_BusWidth8_RegDepth16 } 

guide_instance_map \
  -design { SystemTop } \
  -instance { UART_TOP } \
  -linked { UART } 

guide_instance_map \
  -design { SystemTop } \
  -instance { DataSyncToTX } \
  -linked { DataSync_BusWidth8 } 

guide_instance_map \
  -design { ClockDivider8 } \
  -instance { ClockDivider2Top } \
  -linked { ClockDivider2 } 

guide_instance_map \
  -design { SystemControl_BusWidth8_FuncWidth4_AddWidth4 } \
  -instance { CTRL_RX_TOP } \
  -linked { CTRL_RX_BusWidth8_FuncWidth4_AddWidth4 } 

guide_instance_map \
  -design { SystemControl_BusWidth8_FuncWidth4_AddWidth4 } \
  -instance { CTRL_TX_TOP } \
  -linked { CTRL_TX_BusWidth8 } 

guide_instance_map \
  -design { UART } \
  -instance { UART_RX_TOP } \
  -linked { UART_RX } 

guide_instance_map \
  -design { UART } \
  -instance { UART_TX_Top } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART_RX } \
  -instance { FSMTop } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../RTL/FSM.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { ParityCheckTop } \
  -linked { ParityCheck } 

guide_instance_map \
  -design { UART_RX } \
  -instance { StopCheckTop } \
  -linked { StopCheck } 

guide_instance_map \
  -design { UART_RX } \
  -instance { DeserializerTop } \
  -linked { Deserializer } 

guide_instance_map \
  -design { UART_RX } \
  -instance { StartCheckTop } \
  -linked { StartCheck } 

guide_instance_map \
  -design { UART_RX } \
  -instance { OverSamplingTop } \
  -linked { OverSampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../RTL/OverSampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { CounterTop } \
  -linked { EdgeBitCounter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../RTL/EdgeBitCounter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { ParityCalcTop } \
  -linked { ParityCalc_size8 } 

guide_instance_map \
  -design { UART_TX } \
  -instance { SerializerTop } \
  -linked { Serializer_size8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../RTL/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { MuxTop } \
  -linked { MUX } 

guide_instance_map \
  -design { UART_TX } \
  -instance { FSMTopTX } \
  -linked { FSM_TX } 

guide_environment \
  { { elaborate { -library WORK SystemTop } } \
    { current_design SystemTop } } 

guide_uniquify \
  -design { SystemTop } \
  { { RX_VLD_SYNC Synchronizer_0 } \
    { TX_VLD_SYNC Synchronizer_0 } \
    { DataSyncToTX/SyncBit0 Synchronizer_0 } \
    { DataSyncToTX/SyncBit1 Synchronizer_0 } \
    { DataSyncToTX/SyncBit2 Synchronizer_0 } \
    { DataSyncToTX/SyncBit3 Synchronizer_0 } \
    { DataSyncToTX/SyncBit4 Synchronizer_0 } \
    { DataSyncToTX/SyncBit5 Synchronizer_0 } \
    { DataSyncToTX/SyncBit6 Synchronizer_0 } \
    { DataSyncToTX/SyncBit7 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit0 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit1 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit2 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit3 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit4 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit5 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit6 Synchronizer_0 } \
    { DataSyncToSysCtrl/SyncBit7 Synchronizer_0 } \
    { DataSyncToTX DataSync_BusWidth8_0 } \
    { DataSyncToSysCtrl DataSync_BusWidth8_0 } \
    { REF_SCAN_MUX MUX2X1_0 } \
    { UART_SCAN_MUX MUX2X1_0 } \
    { TX_SCAN_MUX MUX2X1_0 } \
    { RST_MUX MUX2X1_0 } \
    { UART_RST_SCAN_MUX MUX2X1_0 } \
    { REF_RST_SCAN_MUX MUX2X1_0 } \
    { ResetSyncUART ResetSync_0 } \
    { ResetSyncREF ResetSync_0 } \
    { ClockDividerTopSys8/ClockDivider2Top ClockDivider2_0 } \
    { ClockDividerTopSys8/ClockDivider4Top ClockDivider2_0 } \
    { ClockDividerTopSys8/ClockDivider8Top ClockDivider2_0 } } 

guide_transformation \
  -design { Serializer_size8 } \
  -type { share } \
  -input { 3 src24 } \
  -output { 3 src26 } \
  -output { 3 src27 } \
  -pre_resource { { 3 } add_38 = UADD { { src24 } { `b001 } } } \
  -pre_resource { { 3 } add_46 = UADD { { src24 } { `b001 } } } \
  -pre_assign { src26 = { add_38.out.1 } } \
  -pre_assign { src27 = { add_46.out.1 } } \
  -post_resource { { 3 } r60 = ADD { { src24 } { `b001 } } } \
  -post_assign { src26 = { r60.out.1 } } \
  -post_assign { src27 = { r60.out.1 } } 

guide_reg_constant \
  -design { Serializer_size8 } \
  { parallel_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { EdgeBitCounter } \
  -type { share } \
  -input { 3 src47 } \
  -output { 3 src49 } \
  -output { 3 src51 } \
  -pre_resource { { 3 } add_35 = UADD { { src47 } { `b001 } } } \
  -pre_resource { { 3 } add_47 = UADD { { src47 } { `b001 } } } \
  -pre_assign { src49 = { add_35.out.1 } } \
  -pre_assign { src51 = { add_47.out.1 } } \
  -post_resource { { 3 } r63 = ADD { { src47 } { `b001 } } } \
  -post_assign { src49 = { r63.out.1 } } \
  -post_assign { src51 = { r63.out.1 } } 

guide_transformation \
  -design { EdgeBitCounter } \
  -type { map } \
  -input { 4 src44 } \
  -input { 4 src45 } \
  -output { 1 src46 } \
  -pre_resource { { 1 } ne_28 = NEQ { { src44 } { src45 } } } \
  -pre_assign { src46 = { ne_28.out.1 } } \
  -post_resource { { 0 0 0 0 0 1 } ne_28 = CMP6 { { src44 } { src45 } { 0 } } } \
  -post_assign { src46 = { ne_28.out.6 } } 

guide_transformation \
  -design { EdgeBitCounter } \
  -type { map } \
  -input { 4 src44 } \
  -output { 4 src50 } \
  -pre_resource { { 4 } add_31 = UADD { { src44 } { `b0001 } } } \
  -pre_assign { src50 = { add_31.out.1 } } \
  -post_resource { { 4 } add_31 = ADD { { src44 } { `b0001 } } } \
  -post_assign { src50 = { add_31.out.1 } } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { share } \
  -input { 8 src241 } \
  -input { 8 src242 } \
  -output { 1 src245 } \
  -output { 1 src244 } \
  -pre_resource { { 1 } eq_64 = EQ { { src241 } { src242 } } } \
  -pre_resource { { 1 } gt_68 = UGT { { src241 } { src242 } } } \
  -pre_assign { src245 = { eq_64.out.1 } } \
  -pre_assign { src244 = { gt_68.out.1 } } \
  -post_resource { { 0 0 1 0 1 0 } r69 = CMP6 { { src241 } { src242 } { 0 } } } \
  -post_assign { src245 = { r69.out.5 } } \
  -post_assign { src244 = { r69.out.3 } } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { map } \
  -input { 8 src241 } \
  -input { 8 src242 } \
  -output { 9 src243 } \
  -pre_resource { { 9 } add_24 = UADD { { src241 ZERO 9 } { src242 ZERO 9 } } } \
  -pre_assign { src243 = { add_24.out.1 } } \
  -post_resource { { 9 } add_24 = ADD { { src241 ZERO 9 } { src242 ZERO 9 } } } \
  -post_assign { src243 = { add_24.out.1 } } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { map } \
  -input { 8 src241 } \
  -input { 8 src242 } \
  -output { 9 src248 } \
  -pre_resource { { 9 } sub_28 = USUB { { src241 ZERO 9 } { src242 ZERO 9 } } } \
  -pre_assign { src248 = { sub_28.out.1 } } \
  -post_resource { { 9 } sub_28 = SUB { { src241 ZERO 9 } { src242 ZERO 9 } } } \
  -post_assign { src248 = { sub_28.out.1 } } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { map } \
  -input { 8 src241 } \
  -input { 8 src242 } \
  -output { 16 src247 } \
  -pre_resource { { 16 } mult_32 = MULT_TC { { src241 } { src242 } { 0 } } } \
  -pre_assign { src247 = { mult_32.out.1 } } \
  -post_resource { { 16 } mult_32 = MULT_TC { { src241 } { src242 } { 0 } } } \
  -post_assign { src247 = { mult_32.out.1 } } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { map } \
  -input { 8 src241 } \
  -input { 8 src242 } \
  -output { 8 src246 } \
  -pre_resource { { 8 } div_36 = UDIV { { src241 } { src242 } } } \
  -pre_assign { src246 = { div_36.out.1 } } \
  -post_resource { { 8 } div_36 = UDIV { { src241 } { src242 } } } \
  -post_assign { src246 = { div_36.out.1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { REF_RST_SCAN_MUX MUX2X1_1 } \
    { UART_RST_SCAN_MUX MUX2X1_2 } \
    { RST_MUX MUX2X1_3 } \
    { TX_SCAN_MUX MUX2X1_4 } \
    { UART_SCAN_MUX MUX2X1_5 } \
    { ResetSyncREF ResetSync_1 } \
    { DataSyncToSysCtrl/SyncBit7 Synchronizer_1 } \
    { DataSyncToSysCtrl/SyncBit6 Synchronizer_2 } \
    { DataSyncToSysCtrl/SyncBit5 Synchronizer_3 } \
    { DataSyncToSysCtrl/SyncBit4 Synchronizer_4 } \
    { DataSyncToSysCtrl/SyncBit3 Synchronizer_5 } \
    { DataSyncToSysCtrl/SyncBit2 Synchronizer_6 } \
    { DataSyncToSysCtrl/SyncBit1 Synchronizer_7 } \
    { DataSyncToSysCtrl/SyncBit0 Synchronizer_8 } \
    { DataSyncToTX/SyncBit7 Synchronizer_9 } \
    { DataSyncToTX/SyncBit6 Synchronizer_10 } \
    { DataSyncToTX/SyncBit5 Synchronizer_11 } \
    { DataSyncToTX/SyncBit4 Synchronizer_12 } \
    { DataSyncToTX/SyncBit3 Synchronizer_13 } \
    { DataSyncToTX/SyncBit2 Synchronizer_14 } \
    { DataSyncToTX/SyncBit1 Synchronizer_15 } \
    { DataSyncToTX/SyncBit0 Synchronizer_16 } \
    { TX_VLD_SYNC Synchronizer_17 } \
    { DataSyncToSysCtrl DataSync_BusWidth8_1 } \
    { ClockDividerTopSys8/ClockDivider8Top ClockDivider2_1 } \
    { ClockDividerTopSys8/ClockDivider4Top ClockDivider2_2 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ALUTop/div_36 ALU_OpWidth8_FuncWidth4_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_OpWidth8_FuncWidth4 } \
  -type { map } \
  -input { 8 src269 } \
  -input { 8 src270 } \
  -output { 16 src271 } \
  -pre_resource { { 16 } mult_32 = MULT_TC { { src269 } { src270 } { 0 } } } \
  -pre_assign { src271 = { mult_32.out.1 } } \
  -post_resource { { 16 } mult_32 = MULT_TC { { src269 } { src270 } { 0 } } } \
  -post_assign { src271 = { mult_32.out.1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ALUTop/dp_cluster_0/mult_32 ALU_OpWidth8_FuncWidth4_DW02_mult_0 } } 

guide_multiplier \
  -design { SystemTop } \
  -instance { ALUTop/div_36 } \
  -arch { rpl } 

guide_multiplier \
  -design { SystemTop } \
  -instance { ALUTop/mult_32 } \
  -arch { csa } 

guide_uniquify \
  -design { SystemTop } \
  { { ClockDividerTopSys8 ClockDivider8_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ClockDividerTopSys8/ClockDivider2Top ClockDivider2_test_0 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl DataSync_BusWidth8_test_0 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit0 Synchronizer_test_0 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit1 Synchronizer_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit2 Synchronizer_test_2 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit3 Synchronizer_test_3 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit4 Synchronizer_test_4 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit5 Synchronizer_test_5 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit6 Synchronizer_test_6 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit7 Synchronizer_test_7 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX DataSync_BusWidth8_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit0 Synchronizer_test_8 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit1 Synchronizer_test_9 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit2 Synchronizer_test_10 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit3 Synchronizer_test_11 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit4 Synchronizer_test_12 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit5 Synchronizer_test_13 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit6 Synchronizer_test_14 } } 

guide_uniquify \
  -design { SystemTop } \
  { { DataSyncToTX/SyncBit7 Synchronizer_test_15 } } 

guide_uniquify \
  -design { SystemTop } \
  { { RX_VLD_SYNC Synchronizer_test_16 } } 

guide_uniquify \
  -design { SystemTop } \
  { { RegisterFileTop RegisterFile_AddWidth4_BusWidth8_RegDepth16_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ResetSyncREF ResetSync_test_0 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ResetSyncUART ResetSync_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { SystemControlTop SystemControl_BusWidth8_FuncWidth4_AddWidth4_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { SystemControlTop/CTRL_RX_TOP CTRL_RX_BusWidth8_FuncWidth4_AddWidth4_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { SystemControlTop/CTRL_TX_TOP CTRL_TX_BusWidth8_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { TX_VLD_SYNC Synchronizer_test_17 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP UART_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP UART_RX_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/CounterTop EdgeBitCounter_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/DeserializerTop Deserializer_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/FSMTop FSM_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/OverSamplingTop OverSampling_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/ParityCheckTop ParityCheck_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/StartCheckTop StartCheck_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_RX_TOP/StopCheckTop StopCheck_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_TX_Top UART_TX_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { UART_TOP/UART_TX_Top/SerializerTop Serializer_size8_test_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { ALUTop ALU_OpWidth8_FuncWidth4_test_1 } } 

guide_scan_input \
  -design { SystemTop } \
  -disable_value { 0 } \
  -ports { SCAN_EN } 

guide_scan_input \
  -design { SystemTop } \
  -disable_value { 1 } \
  -ports { TEST_MODE } 

guide_ununiquify \
  -design { SystemTop } \
  { { DataSyncToSysCtrl/SyncBit5 Synchronizer_test_6 } \
    { DataSyncToSysCtrl/SyncBit4 Synchronizer_test_6 } \
    { DataSyncToTX/SyncBit6 Synchronizer_test_15 } \
    { DataSyncToTX/SyncBit5 Synchronizer_test_15 } \
    { DataSyncToTX/SyncBit4 Synchronizer_test_15 } \
    { DataSyncToSysCtrl/SyncBit1 Synchronizer_test_2 } \
    { DataSyncToSysCtrl/SyncBit0 Synchronizer_test_2 } \
    { DataSyncToTX/SyncBit2 Synchronizer_test_11 } \
    { DataSyncToTX/SyncBit1 Synchronizer_test_11 } \
    { DataSyncToTX/SyncBit0 Synchronizer_test_11 } \
    { UART_RST_SCAN_MUX MUX2X1_1 } \
    { RST_MUX MUX2X1_1 } \
    { TX_SCAN_MUX MUX2X1_1 } \
    { ClockDividerTopSys8/ClockDivider4Top ClockDivider2_1 } } 

guide_uniquify \
  -design { SystemTop } \
  { { REF_RST_SCAN_MUX MUX2X1_1 } \
    { UART_RST_SCAN_MUX MUX2X1_2 } \
    { RST_MUX MUX2X1_3 } \
    { TX_SCAN_MUX MUX2X1_4 } \
    { ClockDividerTopSys8/ClockDivider8Top ClockDivider2_1 } \
    { ClockDividerTopSys8/ClockDivider4Top ClockDivider2_2 } \
    { DataSyncToSysCtrl/SyncBit2 Synchronizer_test_2 } \
    { DataSyncToSysCtrl/SyncBit1 Synchronizer_test_1 } \
    { DataSyncToSysCtrl/SyncBit0 Synchronizer_test_0 } \
    { DataSyncToSysCtrl/SyncBit6 Synchronizer_test_6 } \
    { DataSyncToSysCtrl/SyncBit5 Synchronizer_test_5 } \
    { DataSyncToSysCtrl/SyncBit4 Synchronizer_test_4 } \
    { DataSyncToTX/SyncBit3 Synchronizer_test_11 } \
    { DataSyncToTX/SyncBit2 Synchronizer_test_10 } \
    { DataSyncToTX/SyncBit1 Synchronizer_test_9 } \
    { DataSyncToTX/SyncBit0 Synchronizer_test_8 } \
    { DataSyncToTX/SyncBit7 Synchronizer_test_15 } \
    { DataSyncToTX/SyncBit6 Synchronizer_test_14 } \
    { DataSyncToTX/SyncBit5 Synchronizer_test_13 } \
    { DataSyncToTX/SyncBit4 Synchronizer_test_12 } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output outputs/SystemTop.v } } \
    { write_file { -format ddc -output outputs/SystemTop.ddc } } } 

#---- Recording stopped at Wed Dec 25 17:15:39 2024

setup
