<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: ITM Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CMSIS__core__DebugFunctions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ITM Functions<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__Core__FunctionInterface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group__CMSIS__Core__NVICFunctions.html">NVIC Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__FpuFunctions.html">FPU Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__SysTickFunctions.html">SysTick Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that access the ITM debug interface.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ITM Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group__CMSIS__core__DebugFunctions.png" border="0" usemap="#agroup____CMSIS____core____DebugFunctions" alt=""/></div>
<map name="group____CMSIS____core____DebugFunctions" id="group____CMSIS____core____DebugFunctions">
<area shape="rect" title="Functions that access the ITM debug interface." alt="" coords="184,5,288,31"/>
<area shape="rect" href="group__CMSIS__Core__SysTickFunctions.html" title="Functions that configure the System." alt="" coords="5,5,136,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga40a16164602a889d31a6bd92e9ccde92"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16</td></tr>
<tr class="separator:ga40a16164602a889d31a6bd92e9ccde92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4</td></tr>
<tr class="separator:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7</td></tr>
<tr class="separator:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf336ed17f711353ef40d16b9fcc305"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1</td></tr>
<tr class="separator:gaebf336ed17f711353ef40d16b9fcc305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8003e190933fcfbff0b0878f48aa32b6"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga8003e190933fcfbff0b0878f48aa32b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6e27604bd227c0c7685ae13ee33dc4"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:ga7c6e27604bd227c0c7685ae13ee33dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dede9507ca1f554043f49035299f2e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:ga77dede9507ca1f554043f49035299f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cafff627df6271eda96e47245ed644"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga40a16164602a889d31a6bd92e9ccde92"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16</td></tr>
<tr class="separator:ga40a16164602a889d31a6bd92e9ccde92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4</td></tr>
<tr class="separator:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7</td></tr>
<tr class="separator:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf336ed17f711353ef40d16b9fcc305"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1</td></tr>
<tr class="separator:gaebf336ed17f711353ef40d16b9fcc305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8003e190933fcfbff0b0878f48aa32b6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga8003e190933fcfbff0b0878f48aa32b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6e27604bd227c0c7685ae13ee33dc4"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:ga7c6e27604bd227c0c7685ae13ee33dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dede9507ca1f554043f49035299f2e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:ga77dede9507ca1f554043f49035299f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cafff627df6271eda96e47245ed644"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa0cafff627df6271eda96e47245ed644">APSR_Type::b</a></td></tr>
<tr class="separator:gaa0cafff627df6271eda96e47245ed644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></td></tr>
<tr class="separator:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf0827367274b557f0d28e0a2398229"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gafaf0827367274b557f0d28e0a2398229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0449af1acf460572a66b57e2d07a931"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:gaa0449af1acf460572a66b57e2d07a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07241188bb7bb7ef83ee13224f8cece"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gafaf0827367274b557f0d28e0a2398229"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gafaf0827367274b557f0d28e0a2398229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0449af1acf460572a66b57e2d07a931"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:gaa0449af1acf460572a66b57e2d07a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07241188bb7bb7ef83ee13224f8cece"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab07241188bb7bb7ef83ee13224f8cece">IPSR_Type::b</a></td></tr>
<tr class="separator:gab07241188bb7bb7ef83ee13224f8cece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></td></tr>
<tr class="separator:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14aa41f658bf70c2d44435d24761a760"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:ga14aa41f658bf70c2d44435d24761a760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0067da9805e481890c297bf4ed70f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:1</td></tr>
<tr class="separator:ga7af0067da9805e481890c297bf4ed70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9701715573a4cee00515ffd6417dfb5"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">xPSR_Type::ICI_IT_1</a>:6</td></tr>
<tr class="separator:gaf9701715573a4cee00515ffd6417dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa452e59daa554dca9b4c315353cb3870"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4</td></tr>
<tr class="separator:gaa452e59daa554dca9b4c315353cb3870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fcd8148847b188c61b2e12baba8f5f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4</td></tr>
<tr class="separator:ga47fcd8148847b188c61b2e12baba8f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5224815d0f90fb7d26c7007bfb8e38d5"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga5224815d0f90fb7d26c7007bfb8e38d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee219c3378fce61099252a4ec4e974c"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadf3639bb7c6e54e5712f2ddef46a702e">xPSR_Type::ICI_IT_2</a>:2</td></tr>
<tr class="separator:gacee219c3378fce61099252a4ec4e974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1</td></tr>
<tr class="separator:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd30396c78f8bc53d30ca13b058cbb2"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:ga6dd30396c78f8bc53d30ca13b058cbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33d83822b56cd849b9fa9affddd59b2"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:gae33d83822b56cd849b9fa9affddd59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f7475b01a46aef06d9f53d3a2a69ef"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:gac1f7475b01a46aef06d9f53d3a2a69ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba57343e56c653939fd792c19af047"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga38ba57343e56c653939fd792c19af047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924ad54b9be3a9450ec64014adcb3300"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga14aa41f658bf70c2d44435d24761a760"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:ga14aa41f658bf70c2d44435d24761a760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0067da9805e481890c297bf4ed70f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:1</td></tr>
<tr class="separator:ga7af0067da9805e481890c297bf4ed70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9701715573a4cee00515ffd6417dfb5"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">xPSR_Type::ICI_IT_1</a>:6</td></tr>
<tr class="separator:gaf9701715573a4cee00515ffd6417dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa452e59daa554dca9b4c315353cb3870"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4</td></tr>
<tr class="separator:gaa452e59daa554dca9b4c315353cb3870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fcd8148847b188c61b2e12baba8f5f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4</td></tr>
<tr class="separator:ga47fcd8148847b188c61b2e12baba8f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5224815d0f90fb7d26c7007bfb8e38d5"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga5224815d0f90fb7d26c7007bfb8e38d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee219c3378fce61099252a4ec4e974c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadf3639bb7c6e54e5712f2ddef46a702e">xPSR_Type::ICI_IT_2</a>:2</td></tr>
<tr class="separator:gacee219c3378fce61099252a4ec4e974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1</td></tr>
<tr class="separator:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd30396c78f8bc53d30ca13b058cbb2"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:ga6dd30396c78f8bc53d30ca13b058cbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33d83822b56cd849b9fa9affddd59b2"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:gae33d83822b56cd849b9fa9affddd59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f7475b01a46aef06d9f53d3a2a69ef"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:gac1f7475b01a46aef06d9f53d3a2a69ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba57343e56c653939fd792c19af047"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga38ba57343e56c653939fd792c19af047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924ad54b9be3a9450ec64014adcb3300"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga924ad54b9be3a9450ec64014adcb3300">xPSR_Type::b</a></td></tr>
<tr class="separator:ga924ad54b9be3a9450ec64014adcb3300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></td></tr>
<tr class="separator:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666f4d16841194dd2ffb38cd9c1ff021"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1</td></tr>
<tr class="separator:ga666f4d16841194dd2ffb38cd9c1ff021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae452742bb12b77c4cae20418495334f1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:gae452742bb12b77c4cae20418495334f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1</td></tr>
<tr class="separator:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada408fafd29cbe29e0c71ef479bd7564"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:29</td></tr>
<tr class="separator:gada408fafd29cbe29e0c71ef479bd7564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e1d44994e57cf101a7871cb2c8cf42"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga666f4d16841194dd2ffb38cd9c1ff021"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1</td></tr>
<tr class="separator:ga666f4d16841194dd2ffb38cd9c1ff021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae452742bb12b77c4cae20418495334f1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:gae452742bb12b77c4cae20418495334f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1</td></tr>
<tr class="separator:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada408fafd29cbe29e0c71ef479bd7564"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:29</td></tr>
<tr class="separator:gada408fafd29cbe29e0c71ef479bd7564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e1d44994e57cf101a7871cb2c8cf42"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga88e1d44994e57cf101a7871cb2c8cf42">CONTROL_Type::b</a></td></tr>
<tr class="separator:ga88e1d44994e57cf101a7871cb2c8cf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></td></tr>
<tr class="separator:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe3791941bf69b7c1edf13e0b5383a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga99fe3791941bf69b7c1edf13e0b5383a">NVIC_Type::ISER</a> [8U]</td></tr>
<tr class="separator:ga99fe3791941bf69b7c1edf13e0b5383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c66a8842929d5f8e0d691a97261cc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga93c66a8842929d5f8e0d691a97261cc2">NVIC_Type::RESERVED0</a> [24U]</td></tr>
<tr class="separator:ga93c66a8842929d5f8e0d691a97261cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30ec76aa0be02aa9a56ff4bdc401180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad30ec76aa0be02aa9a56ff4bdc401180">NVIC_Type::ICER</a> [8U]</td></tr>
<tr class="separator:gad30ec76aa0be02aa9a56ff4bdc401180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bfc2f8bd72f5e3e472edb209d9876c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf7bfc2f8bd72f5e3e472edb209d9876c">NVIC_Type::RSERVED1</a> [24U]</td></tr>
<tr class="separator:gaf7bfc2f8bd72f5e3e472edb209d9876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a1d427f4f45aa4bba77115ec25a2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga58a1d427f4f45aa4bba77115ec25a2f9">NVIC_Type::ISPR</a> [8U]</td></tr>
<tr class="separator:ga58a1d427f4f45aa4bba77115ec25a2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bce60f3405a1cde3d621eea35ac6b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga80bce60f3405a1cde3d621eea35ac6b6">NVIC_Type::RESERVED2</a> [24U]</td></tr>
<tr class="separator:ga80bce60f3405a1cde3d621eea35ac6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c409719774e839b092bf3ea73c0545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae3c409719774e839b092bf3ea73c0545">NVIC_Type::ICPR</a> [8U]</td></tr>
<tr class="separator:gae3c409719774e839b092bf3ea73c0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6616e950b18b3ef9c9c64e535b3ee2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gadf6616e950b18b3ef9c9c64e535b3ee2">NVIC_Type::RESERVED3</a> [24U]</td></tr>
<tr class="separator:gadf6616e950b18b3ef9c9c64e535b3ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55efb38ee86027a5e0b92bd40dba46c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga55efb38ee86027a5e0b92bd40dba46c4">NVIC_Type::IABR</a> [8U]</td></tr>
<tr class="separator:ga55efb38ee86027a5e0b92bd40dba46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade202178a4bd7c973b7db69d30046f50"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gade202178a4bd7c973b7db69d30046f50">NVIC_Type::RESERVED4</a> [56U]</td></tr>
<tr class="separator:gade202178a4bd7c973b7db69d30046f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4341692e45d089a113986a3d344e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9a4341692e45d089a113986a3d344e98">NVIC_Type::IP</a> [240U]</td></tr>
<tr class="separator:ga9a4341692e45d089a113986a3d344e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab105e118183b4a205c3c1dddcea70d62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab105e118183b4a205c3c1dddcea70d62">NVIC_Type::RESERVED5</a> [644U]</td></tr>
<tr class="separator:gab105e118183b4a205c3c1dddcea70d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37de89637466e007171c6b135299bc75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></td></tr>
<tr class="separator:ga37de89637466e007171c6b135299bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></td></tr>
<tr class="separator:ga21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></td></tr>
<tr class="separator:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></td></tr>
<tr class="separator:ga187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></td></tr>
<tr class="separator:gad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></td></tr>
<tr class="separator:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></td></tr>
<tr class="separator:ga2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9b05f74580fc93daa7fe2f0e1c9c5663">SCB_Type::SHP</a> [12U]</td></tr>
<tr class="separator:ga9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></td></tr>
<tr class="separator:ga7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></td></tr>
<tr class="separator:ga0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></td></tr>
<tr class="separator:ga14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></td></tr>
<tr class="separator:ga191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></td></tr>
<tr class="separator:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></td></tr>
<tr class="separator:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></td></tr>
<tr class="separator:gab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470fb15cbd417d76f0efac74a3e765b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga470fb15cbd417d76f0efac74a3e765b6">SCB_Type::PFR</a> [2U]</td></tr>
<tr class="separator:ga470fb15cbd417d76f0efac74a3e765b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dd6fe77aab17e7ea89a52c59da6004"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga85dd6fe77aab17e7ea89a52c59da6004">SCB_Type::DFR</a></td></tr>
<tr class="separator:ga85dd6fe77aab17e7ea89a52c59da6004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf084e1b2dad004a88668efea1dfe7fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf084e1b2dad004a88668efea1dfe7fa1">SCB_Type::ADR</a></td></tr>
<tr class="separator:gaf084e1b2dad004a88668efea1dfe7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d8984e85c56da9097b2997389d1abd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga80d8984e85c56da9097b2997389d1abd">SCB_Type::MMFR</a> [4U]</td></tr>
<tr class="separator:ga80d8984e85c56da9097b2997389d1abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc8da60afc3e52495d4c92d28e5bdc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gabbc8da60afc3e52495d4c92d28e5bdc2">SCB_Type::ISAR</a> [5U]</td></tr>
<tr class="separator:gabbc8da60afc3e52495d4c92d28e5bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f14d7906e3d94032eef78edb5dce46a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0f14d7906e3d94032eef78edb5dce46a">SCB_Type::RESERVED0</a> [5U]</td></tr>
<tr class="separator:ga0f14d7906e3d94032eef78edb5dce46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></td></tr>
<tr class="separator:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75fb31df4666b9dfc611c2546e35ac6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf75fb31df4666b9dfc611c2546e35ac6">SCnSCB_Type::RESERVED0</a> [1U]</td></tr>
<tr class="separator:gaf75fb31df4666b9dfc611c2546e35ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec1d771245eb9bd0e3ec9336949762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></td></tr>
<tr class="separator:ga34ec1d771245eb9bd0e3ec9336949762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13af9b718dde7481f1c0344f00593c23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></td></tr>
<tr class="separator:ga13af9b718dde7481f1c0344f00593c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></td></tr>
<tr class="separator:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></td></tr>
<tr class="separator:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></td></tr>
<tr class="separator:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcadb0c6d35b21cdc0018658a13942de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></td></tr>
<tr class="separator:gafcadb0c6d35b21cdc0018658a13942de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></td></tr>
<tr class="separator:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6779a5b967324d2700661c93283103"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></td></tr>
<tr class="separator:gadd6779a5b967324d2700661c93283103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></td></tr>
<tr class="separator:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e10e79a6a287ebb2439153e27a4e15d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></td></tr>
<tr class="separator:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6779a5b967324d2700661c93283103"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></td></tr>
<tr class="separator:gadd6779a5b967324d2700661c93283103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></td></tr>
<tr class="separator:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e10e79a6a287ebb2439153e27a4e15d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9e10e79a6a287ebb2439153e27a4e15d">ITM_Type::PORT</a> [32U]</td></tr>
<tr class="separator:ga9e10e79a6a287ebb2439153e27a4e15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cc4a572650927fe5491d2f940ec696"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga33cc4a572650927fe5491d2f940ec696">ITM_Type::RESERVED0</a> [864U]</td></tr>
<tr class="separator:ga33cc4a572650927fe5491d2f940ec696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd03c6858f7b678dab6a6121462e7807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></td></tr>
<tr class="separator:gacd03c6858f7b678dab6a6121462e7807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50062fa5e817a6cbebb15878481a5b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gace50062fa5e817a6cbebb15878481a5b">ITM_Type::RESERVED1</a> [15U]</td></tr>
<tr class="separator:gace50062fa5e817a6cbebb15878481a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae907229ba50538bf370fbdfd54c099a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></td></tr>
<tr class="separator:gae907229ba50538bf370fbdfd54c099a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ab0d763321f43fc0f684b67561f2ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga80ab0d763321f43fc0f684b67561f2ae">ITM_Type::RESERVED2</a> [15U]</td></tr>
<tr class="separator:ga80ab0d763321f43fc0f684b67561f2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b9fbc83759cb818dfa161d39628426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></td></tr>
<tr class="separator:ga04b9fbc83759cb818dfa161d39628426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054cdd5255825e6ed0b42ae5139de839"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga054cdd5255825e6ed0b42ae5139de839">ITM_Type::RESERVED3</a> [29U]</td></tr>
<tr class="separator:ga054cdd5255825e6ed0b42ae5139de839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9da04891e48d1a2f054de186e9c4c94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa9da04891e48d1a2f054de186e9c4c94">ITM_Type::IWR</a></td></tr>
<tr class="separator:gaa9da04891e48d1a2f054de186e9c4c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb82a070953f09909f39b8e516fb91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga66eb82a070953f09909f39b8e516fb91">ITM_Type::IRR</a></td></tr>
<tr class="separator:ga66eb82a070953f09909f39b8e516fb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ce4d3a54df2fd11a197ccac4406cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">ITM_Type::IMCR</a></td></tr>
<tr class="separator:gae2ce4d3a54df2fd11a197ccac4406cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd92d3219fe899a08829af4fb6ba0cd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacfd92d3219fe899a08829af4fb6ba0cd">ITM_Type::RESERVED4</a> [43U]</td></tr>
<tr class="separator:gacfd92d3219fe899a08829af4fb6ba0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9c2a2113a11c7f3e98915f95b669d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">ITM_Type::LAR</a></td></tr>
<tr class="separator:ga7f9c2a2113a11c7f3e98915f95b669d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3861c67933a24dd6632288c4ed0b80c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3861c67933a24dd6632288c4ed0b80c8">ITM_Type::LSR</a></td></tr>
<tr class="separator:ga3861c67933a24dd6632288c4ed0b80c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcc6e6bceebd87b354c9d5346aa66a3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9dcc6e6bceebd87b354c9d5346aa66a3">ITM_Type::RESERVED5</a> [6U]</td></tr>
<tr class="separator:ga9dcc6e6bceebd87b354c9d5346aa66a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e11dd4baf6d941bd6c7450f60a158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaad5e11dd4baf6d941bd6c7450f60a158">ITM_Type::PID4</a></td></tr>
<tr class="separator:gaad5e11dd4baf6d941bd6c7450f60a158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9085648bf18f69b5f9d1136d45e1d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf9085648bf18f69b5f9d1136d45e1d37">ITM_Type::PID5</a></td></tr>
<tr class="separator:gaf9085648bf18f69b5f9d1136d45e1d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34dbe6b1072c77d36281049c8b169f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad34dbe6b1072c77d36281049c8b169f6">ITM_Type::PID6</a></td></tr>
<tr class="separator:gad34dbe6b1072c77d36281049c8b169f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcec6803f28f30d5baf5e20e3517d3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">ITM_Type::PID7</a></td></tr>
<tr class="separator:ga2bcec6803f28f30d5baf5e20e3517d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a4cc97ad658e9c46cf17490daffb8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab4a4cc97ad658e9c46cf17490daffb8a">ITM_Type::PID0</a></td></tr>
<tr class="separator:gab4a4cc97ad658e9c46cf17490daffb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea1d805a668d6589b22d8e678eb6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga89ea1d805a668d6589b22d8e678eb6a4">ITM_Type::PID1</a></td></tr>
<tr class="separator:ga89ea1d805a668d6589b22d8e678eb6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8471c4d77b7107cf580587509da69f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8471c4d77b7107cf580587509da69f38">ITM_Type::PID2</a></td></tr>
<tr class="separator:ga8471c4d77b7107cf580587509da69f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf317d5e2d946d70e6fb67c02b92cc8a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">ITM_Type::PID3</a></td></tr>
<tr class="separator:gaf317d5e2d946d70e6fb67c02b92cc8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bb2b166b1723867da4a708935677ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga30bb2b166b1723867da4a708935677ba">ITM_Type::CID0</a></td></tr>
<tr class="separator:ga30bb2b166b1723867da4a708935677ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40df2c3a6cef02f90b4e82c8204756f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac40df2c3a6cef02f90b4e82c8204756f">ITM_Type::CID1</a></td></tr>
<tr class="separator:gac40df2c3a6cef02f90b4e82c8204756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8000b92e4e528ae7ac4cb8b8d9f6757d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type::CID2</a></td></tr>
<tr class="separator:ga8000b92e4e528ae7ac4cb8b8d9f6757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43451f43f514108d9eaed5b017f8d921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga43451f43f514108d9eaed5b017f8d921">ITM_Type::CID3</a></td></tr>
<tr class="separator:ga43451f43f514108d9eaed5b017f8d921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd790c53410023b3b581919bb681fe2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></td></tr>
<tr class="separator:gadd790c53410023b3b581919bb681fe2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102eaa529d9098242851cb57c52b42d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></td></tr>
<tr class="separator:ga102eaa529d9098242851cb57c52b42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c08096c82abe245c0fa97badc458154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></td></tr>
<tr class="separator:ga2c08096c82abe245c0fa97badc458154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe20c16c5167ca61486caf6832686d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></td></tr>
<tr class="separator:ga9fe20c16c5167ca61486caf6832686d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></td></tr>
<tr class="separator:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></td></tr>
<tr class="separator:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></td></tr>
<tr class="separator:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353ca1d1ad9bc1be05d3b5632960113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></td></tr>
<tr class="separator:ga6353ca1d1ad9bc1be05d3b5632960113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c2965af5bc0643f9af65620b0e67c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></td></tr>
<tr class="separator:ga61c2965af5bc0643f9af65620b0e67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821eb5e71f340ec077efc064cfc567db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga821eb5e71f340ec077efc064cfc567db">DWT_Type::MASK0</a></td></tr>
<tr class="separator:ga821eb5e71f340ec077efc064cfc567db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579ae082f58a0317b7ef029b20f52889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></td></tr>
<tr class="separator:ga579ae082f58a0317b7ef029b20f52889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5904b8c3a77d46761df3b6deec0aed3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa5904b8c3a77d46761df3b6deec0aed3">DWT_Type::RESERVED0</a> [1U]</td></tr>
<tr class="separator:gaa5904b8c3a77d46761df3b6deec0aed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38714af6b7fa7c64d68f5e1efbe7a931"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></td></tr>
<tr class="separator:ga38714af6b7fa7c64d68f5e1efbe7a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf94936c9340e62fed836dcfb152405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaabf94936c9340e62fed836dcfb152405">DWT_Type::MASK1</a></td></tr>
<tr class="separator:gaabf94936c9340e62fed836dcfb152405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfcf25675f9606aa305c46e85182e4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></td></tr>
<tr class="separator:ga8dfcf25675f9606aa305c46e85182e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c25475d569904e70e6b03bd1a0ac83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga26c25475d569904e70e6b03bd1a0ac83">DWT_Type::RESERVED1</a> [1U]</td></tr>
<tr class="separator:ga26c25475d569904e70e6b03bd1a0ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae6dde39989f27bae90afc2347deb46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></td></tr>
<tr class="separator:ga5ae6dde39989f27bae90afc2347deb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ac4d830dfe0070a656cda9baed170f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga00ac4d830dfe0070a656cda9baed170f">DWT_Type::MASK2</a></td></tr>
<tr class="separator:ga00ac4d830dfe0070a656cda9baed170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b60d6600c38abae515bab8e86a188f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></td></tr>
<tr class="separator:gab1b60d6600c38abae515bab8e86a188f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3412a23e092a8802f00b432b1ac711e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab3412a23e092a8802f00b432b1ac711e">DWT_Type::RESERVED2</a> [1U]</td></tr>
<tr class="separator:gab3412a23e092a8802f00b432b1ac711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eb73d1848ac3f82d39d6c3e8910847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></td></tr>
<tr class="separator:ga85eb73d1848ac3f82d39d6c3e8910847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a509d8505c37a3b64f6b24993df5f3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2a509d8505c37a3b64f6b24993df5f3f">DWT_Type::MASK3</a></td></tr>
<tr class="separator:ga2a509d8505c37a3b64f6b24993df5f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d4ff278fae6f9216c63b74ce328841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></td></tr>
<tr class="separator:ga52d4ff278fae6f9216c63b74ce328841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037901d7cb870199ac51d9ad0ef9fd1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga037901d7cb870199ac51d9ad0ef9fd1a">TPI_Type::SSPSR</a></td></tr>
<tr class="separator:ga037901d7cb870199ac51d9ad0ef9fd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8826aa84e5806053395a742d38d59d0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8826aa84e5806053395a742d38d59d0f">TPI_Type::CSPSR</a></td></tr>
<tr class="separator:ga8826aa84e5806053395a742d38d59d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756b2f48761ff7c56b52c1f21bbbf8c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga756b2f48761ff7c56b52c1f21bbbf8c2">TPI_Type::RESERVED0</a> [2U]</td></tr>
<tr class="separator:ga756b2f48761ff7c56b52c1f21bbbf8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">TPI_Type::ACPR</a></td></tr>
<tr class="separator:ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963e02abdcf2dd9aab284eb91c3db671"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga963e02abdcf2dd9aab284eb91c3db671">TPI_Type::RESERVED1</a> [55U]</td></tr>
<tr class="separator:ga963e02abdcf2dd9aab284eb91c3db671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f79d4e3ddc69893ba8bff890d04cc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12f79d4e3ddc69893ba8bff890d04cc5">TPI_Type::SPPR</a></td></tr>
<tr class="separator:ga12f79d4e3ddc69893ba8bff890d04cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303a5a79824abcd146935bc0297bc380"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga303a5a79824abcd146935bc0297bc380">TPI_Type::RESERVED2</a> [131U]</td></tr>
<tr class="separator:ga303a5a79824abcd146935bc0297bc380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c47a0b4c7ffc66093ef993d36bb441c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6c47a0b4c7ffc66093ef993d36bb441c">TPI_Type::FFSR</a></td></tr>
<tr class="separator:ga6c47a0b4c7ffc66093ef993d36bb441c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f68b6e73561b4849ebf953a894df8d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3f68b6e73561b4849ebf953a894df8d2">TPI_Type::FFCR</a></td></tr>
<tr class="separator:ga3f68b6e73561b4849ebf953a894df8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6901bfd8a0089ca7e8a20475cf494a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad6901bfd8a0089ca7e8a20475cf494a8">TPI_Type::FSCR</a></td></tr>
<tr class="separator:gad6901bfd8a0089ca7e8a20475cf494a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19254af92003a2007715754e67ffc625"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga19254af92003a2007715754e67ffc625">TPI_Type::RESERVED3</a> [759U]</td></tr>
<tr class="separator:ga19254af92003a2007715754e67ffc625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4cd2357f72333a82a1313228287bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4d4cd2357f72333a82a1313228287bbd">TPI_Type::TRIGGER</a></td></tr>
<tr class="separator:ga4d4cd2357f72333a82a1313228287bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d7b5cf39dff9f53bf7f69bc287a814"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">TPI_Type::FIFO0</a></td></tr>
<tr class="separator:gaa4d7b5cf39dff9f53bf7f69bc287a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab358319b969d3fed0f89bbe33e9f1652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab358319b969d3fed0f89bbe33e9f1652">TPI_Type::ITATBCTR2</a></td></tr>
<tr class="separator:gab358319b969d3fed0f89bbe33e9f1652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972a3b0bbe1bceb70171b2a3529eaeff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga972a3b0bbe1bceb70171b2a3529eaeff">TPI_Type::RESERVED4</a> [1U]</td></tr>
<tr class="separator:ga972a3b0bbe1bceb70171b2a3529eaeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa573b2e073e76e93c51ecec79c616d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaaa573b2e073e76e93c51ecec79c616d0">TPI_Type::ITATBCTR0</a></td></tr>
<tr class="separator:gaaa573b2e073e76e93c51ecec79c616d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061372fcd72f1eea871e2d9c1be849bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga061372fcd72f1eea871e2d9c1be849bc">TPI_Type::FIFO1</a></td></tr>
<tr class="separator:ga061372fcd72f1eea871e2d9c1be849bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4c823c10f115f7517c82ef86a5a68d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaaa4c823c10f115f7517c82ef86a5a68d">TPI_Type::ITCTRL</a></td></tr>
<tr class="separator:gaaa4c823c10f115f7517c82ef86a5a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198d726053e26a795f818ed0aa8544c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga198d726053e26a795f818ed0aa8544c5">TPI_Type::RESERVED5</a> [39U]</td></tr>
<tr class="separator:ga198d726053e26a795f818ed0aa8544c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b7d15fa5252b733dd4b11fa1b5730a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a">TPI_Type::CLAIMSET</a></td></tr>
<tr class="separator:gaf8b7d15fa5252b733dd4b11fa1b5730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e292cb019a832b03ddd055b2f6ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0e10e292cb019a832b03ddd055b2f6ac">TPI_Type::CLAIMCLR</a></td></tr>
<tr class="separator:ga0e10e292cb019a832b03ddd055b2f6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c2c07941016ecbdf2f0ec959c7b2bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga86c2c07941016ecbdf2f0ec959c7b2bd">TPI_Type::RESERVED7</a> [8U]</td></tr>
<tr class="separator:ga86c2c07941016ecbdf2f0ec959c7b2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0ecda8a5446bc754080276bad77514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gabc0ecda8a5446bc754080276bad77514">TPI_Type::DEVID</a></td></tr>
<tr class="separator:gabc0ecda8a5446bc754080276bad77514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98855854a719bbea33061e71529a472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad98855854a719bbea33061e71529a472">TPI_Type::DEVTYPE</a></td></tr>
<tr class="separator:gad98855854a719bbea33061e71529a472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241528934cfe7c83b959e7d40b6fcb7f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga241528934cfe7c83b959e7d40b6fcb7f">FPU_Type::RESERVED0</a> [1U]</td></tr>
<tr class="separator:ga241528934cfe7c83b959e7d40b6fcb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b708c5e413739150df3d16ca3b7061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></td></tr>
<tr class="separator:gaf1b708c5e413739150df3d16ca3b7061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55263b468d0f8e11ac77aec9ff87c820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></td></tr>
<tr class="separator:ga55263b468d0f8e11ac77aec9ff87c820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d1989664a06db6ec2e122eefa9f04a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></td></tr>
<tr class="separator:ga58d1989664a06db6ec2e122eefa9f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f19014defe6033d070b80af19ef627c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></td></tr>
<tr class="separator:ga4f19014defe6033d070b80af19ef627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f8cfa49a423b480001a4e101bf842d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></td></tr>
<tr class="separator:ga66f8cfa49a423b480001a4e101bf842d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63554e4650da91a8e79929cbb63db66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></td></tr>
<tr class="separator:gad63554e4650da91a8e79929cbb63db66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf907cf64577eaf927dac6787df6dd98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></td></tr>
<tr class="separator:gaf907cf64577eaf927dac6787df6dd98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></td></tr>
<tr class="separator:gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3126abc4c258a858f21f356c0df6ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></td></tr>
<tr class="separator:gaeb3126abc4c258a858f21f356c0df6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <a href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">More...</a><br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (void)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">More...</a><br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (void)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">More...</a><br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l02053">2053</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae61ce9ca5917735325cd93b0fb21dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61ce9ca5917735325cd93b0fb21dd29">&#9670;&nbsp;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Checks whether a character is pending for reading in the variable <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>0 No character available. </dd>
<dd>
1 Character available. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l02105">2105</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac3ee2c30a1ac4ed34c8a866a17decd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee2c30a1ac4ed34c8a866a17decd53">&#9670;&nbsp;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Inputs a character via the external variable <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>Received character. </dd>
<dd>
-1 No character pending. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l02085">2085</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac90a497bd64286b84552c2c553d3419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90a497bd64286b84552c2c553d3419e">&#9670;&nbsp;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmits a character via the ITM channel 0, and </p><ul>
<li>Just returns when no debugger is connected that has booked the output. </li>
<li>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Character to transmit. </dd></dl>
</li>
</ul>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l02064">2064</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gafbce95646fd514c10aa85ec0a33db728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbce95646fd514c10aa85ec0a33db728">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..15 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00263">263</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga40a16164602a889d31a6bd92e9ccde92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a16164602a889d31a6bd92e9ccde92">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..15 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00263">263</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad2eb0a06de4f03f58874a727716aa9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2eb0a06de4f03f58874a727716aa9aa">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00303">303</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa0449af1acf460572a66b57e2d07a931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0449af1acf460572a66b57e2d07a931">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00303">303</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf438e0f407357e914a70b5bd4d6a97c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf438e0f407357e914a70b5bd4d6a97c5">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00321">321</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7af0067da9805e481890c297bf4ed70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af0067da9805e481890c297bf4ed70f">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00321">321</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf8c314273a1e4970a5671bd7f8184f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c314273a1e4970a5671bd7f8184f50">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00378">378</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gada408fafd29cbe29e0c71ef479bd7564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada408fafd29cbe29e0c71ef479bd7564">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00378">378</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac681f266e20b3b3591b961e13633ae13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac681f266e20b3b3591b961e13633ae13">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00265">265</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0cbfd22333a5cffdf67ed1465842d400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cbfd22333a5cffdf67ed1465842d400">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00265">265</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga790056bb6f20ea16cecc784b0dd19ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790056bb6f20ea16cecc784b0dd19ad6">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00324">324</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga47fcd8148847b188c61b2e12baba8f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47fcd8148847b188c61b2e12baba8f5f">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00324">324</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">&#9670;&nbsp;</a></span>ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::ACPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01066">1066</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga13af9b718dde7481f1c0344f00593c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13af9b718dde7481f1c0344f00593c23">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCnSCB_Type::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Auxiliary Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00723">723</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf084e1b2dad004a88668efea1dfe7fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf084e1b2dad004a88668efea1dfe7fa1">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00458">458</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab65372404ce64b0f0b35e2709429404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65372404ce64b0f0b35e2709429404e">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00455">455</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad3e5b8934c647eb1b7383c1894f01380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e5b8934c647eb1b7383c1894f01380">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00445">445</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa0cafff627df6271eda96e47245ed644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0cafff627df6271eda96e47245ed644">&#9670;&nbsp;</a></span>b <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  APSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="gab07241188bb7bb7ef83ee13224f8cece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07241188bb7bb7ef83ee13224f8cece">&#9670;&nbsp;</a></span>b <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  IPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga924ad54b9be3a9450ec64014adcb3300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924ad54b9be3a9450ec64014adcb3300">&#9670;&nbsp;</a></span>b <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  xPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga88e1d44994e57cf101a7871cb2c8cf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e1d44994e57cf101a7871cb2c8cf42">&#9670;&nbsp;</a></span>b <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CONTROL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga3f8e7e58be4e41c88dfa78f54589271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8e7e58be4e41c88dfa78f54589271c">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00454">454</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga86e2c5b891ecef1ab55b1edac0da79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e2c5b891ecef1ab55b1edac0da79a6">&#9670;&nbsp;</a></span>C <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00268">268</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7c6e27604bd227c0c7685ae13ee33dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6e27604bd227c0c7685ae13ee33dc4">&#9670;&nbsp;</a></span>C <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00268">268</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga40213a6b5620410cac83b0d89564609d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40213a6b5620410cac83b0d89564609d">&#9670;&nbsp;</a></span>C <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00329">329</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae33d83822b56cd849b9fa9affddd59b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae33d83822b56cd849b9fa9affddd59b2">&#9670;&nbsp;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00329">329</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gafcadb0c6d35b21cdc0018658a13942de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcadb0c6d35b21cdc0018658a13942de">&#9670;&nbsp;</a></span>CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SysTick_Type::CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/ ) SysTick Calibration Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00764">764</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2d6653b0b70faac936046a02809b577f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6653b0b70faac936046a02809b577f">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00447">447</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0cda9e061b42373383418663092ad19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cda9e061b42373383418663092ad19a">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00450">450</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga30bb2b166b1723867da4a708935677ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30bb2b166b1723867da4a708935677ba">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00841">841</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac40df2c3a6cef02f90b4e82c8204756f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40df2c3a6cef02f90b4e82c8204756f">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00842">842</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8000b92e4e528ae7ac4cb8b8d9f6757d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8000b92e4e528ae7ac4cb8b8d9f6757d">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00843">843</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga43451f43f514108d9eaed5b017f8d921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43451f43f514108d9eaed5b017f8d921">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00844">844</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0e10e292cb019a832b03ddd055b2f6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e10e292cb019a832b03ddd055b2f6ac">&#9670;&nbsp;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA4 (R/W) Claim tag clear </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01083">1083</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf8b7d15fa5252b733dd4b11fa1b5730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8b7d15fa5252b733dd4b11fa1b5730a">&#9670;&nbsp;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFA0 (R/W) Claim tag set </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01082">1082</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga61c2965af5bc0643f9af65620b0e67c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c2965af5bc0643f9af65620b0e67c9">&#9670;&nbsp;</a></span>COMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::COMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 (R/W) Comparator Register 0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00924">924</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga38714af6b7fa7c64d68f5e1efbe7a931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38714af6b7fa7c64d68f5e1efbe7a931">&#9670;&nbsp;</a></span>COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::COMP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Comparator Register 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00928">928</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga5ae6dde39989f27bae90afc2347deb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae6dde39989f27bae90afc2347deb46">&#9670;&nbsp;</a></span>COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::COMP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/W) Comparator Register 2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00932">932</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga85eb73d1848ac3f82d39d6c3e8910847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eb73d1848ac3f82d39d6c3e8910847">&#9670;&nbsp;</a></span>COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::COMP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/W) Comparator Register 3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00936">936</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac6a860c1b8d8154a1f00d99d23b67764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a860c1b8d8154a1f00d99d23b67764">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00462">462</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2c08096c82abe245c0fa97badc458154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c08096c82abe245c0fa97badc458154">&#9670;&nbsp;</a></span>CPICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::CPICNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) CPI Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00918">918</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga21e08d546d8b641bee298a459ea73e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e08d546d8b641bee298a459ea73e46">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00442">442</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8826aa84e5806053395a742d38d59d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8826aa84e5806053395a742d38d59d0f">&#9670;&nbsp;</a></span>CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::CSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Current Parallel Port Size Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01064">1064</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga875e7afa5c4fd43997fb544a4ac6e37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875e7afa5c4fd43997fb544a4ac6e37e">&#9670;&nbsp;</a></span>CTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) SysTick Control and Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00761">761</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadd790c53410023b3b581919bb681fe2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd790c53410023b3b581919bb681fe2a">&#9670;&nbsp;</a></span>CTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00916">916</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga102eaa529d9098242851cb57c52b42d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102eaa529d9098242851cb57c52b42d9">&#9670;&nbsp;</a></span>CYCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::CYCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Cycle Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00917">917</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaab3cc92ef07bc1f04b3a3aa6db2c2d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">&#9670;&nbsp;</a></span>DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CoreDebug_Type::DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Debug Core Register Data Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01429">1429</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf907cf64577eaf927dac6787df6dd98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf907cf64577eaf927dac6787df6dd98b">&#9670;&nbsp;</a></span>DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t CoreDebug_Type::DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 ( /W) Debug Core Register Selector Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01428">1428</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaeb3126abc4c258a858f21f356c0df6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb3126abc4c258a858f21f356c0df6ee">&#9670;&nbsp;</a></span>DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CoreDebug_Type::DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01430">1430</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gabc0ecda8a5446bc754080276bad77514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc0ecda8a5446bc754080276bad77514">&#9670;&nbsp;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFC8 (R/ ) TPIU_DEVID </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01085">1085</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad98855854a719bbea33061e71529a472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98855854a719bbea33061e71529a472">&#9670;&nbsp;</a></span>DEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFCC (R/ ) TPIU_DEVTYPE </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01086">1086</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga85dd6fe77aab17e7ea89a52c59da6004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85dd6fe77aab17e7ea89a52c59da6004">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00457">457</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga191579bde0d21ff51d30a714fd887033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191579bde0d21ff51d30a714fd887033">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00452">452</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad63554e4650da91a8e79929cbb63db66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63554e4650da91a8e79929cbb63db66">&#9670;&nbsp;</a></span>DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CoreDebug_Type::DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Debug Halting Control and Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01427">1427</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9fe20c16c5167ca61486caf6832686d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe20c16c5167ca61486caf6832686d1">&#9670;&nbsp;</a></span>EXCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::EXCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Exception Overhead Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00919">919</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3f68b6e73561b4849ebf953a894df8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f68b6e73561b4849ebf953a894df8d2">&#9670;&nbsp;</a></span>FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::FFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x304 (R/W) Formatter and Flush Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01071">1071</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga6c47a0b4c7ffc66093ef993d36bb441c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c47a0b4c7ffc66093ef993d36bb441c">&#9670;&nbsp;</a></span>FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/ ) Formatter and Flush Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01070">1070</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa4d7b5cf39dff9f53bf7f69bc287a814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d7b5cf39dff9f53bf7f69bc287a814">&#9670;&nbsp;</a></span>FIFO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FIFO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEEC (R/ ) Integration ETM Data </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01075">1075</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga061372fcd72f1eea871e2d9c1be849bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061372fcd72f1eea871e2d9c1be849bc">&#9670;&nbsp;</a></span>FIFO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FIFO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) Integration ITM Data </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01079">1079</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga1cfc48384ebd8fd8fb7e5d955aae6c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cfc48384ebd8fd8fb7e5d955aae6c97">&#9670;&nbsp;</a></span>FOLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FOLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) Folded-instruction Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00922">922</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac62cfff08e6f055e0101785bad7094cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62cfff08e6f055e0101785bad7094cd">&#9670;&nbsp;</a></span>FPCA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00377">377</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga63fd27005fb7c3828f9f145a4fccf9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fd27005fb7c3828f9f145a4fccf9a8">&#9670;&nbsp;</a></span>FPCA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00377">377</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga55263b468d0f8e11ac77aec9ff87c820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55263b468d0f8e11ac77aec9ff87c820">&#9670;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Floating-Point Context Address Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01323">1323</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf1b708c5e413739150df3d16ca3b7061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b708c5e413739150df3d16ca3b7061">&#9670;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Floating-Point Context Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01322">1322</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga58d1989664a06db6ec2e122eefa9f04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d1989664a06db6ec2e122eefa9f04a">&#9670;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Floating-Point Default Status Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01324">1324</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad6901bfd8a0089ca7e8a20475cf494a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6901bfd8a0089ca7e8a20475cf494a8">&#9670;&nbsp;</a></span>FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x308 (R/ ) Formatter Synchronization Counter Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01072">1072</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga579ae082f58a0317b7ef029b20f52889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579ae082f58a0317b7ef029b20f52889">&#9670;&nbsp;</a></span>FUNCTION0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FUNCTION0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Function Register 0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00926">926</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8dfcf25675f9606aa305c46e85182e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfcf25675f9606aa305c46e85182e4e">&#9670;&nbsp;</a></span>FUNCTION1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FUNCTION1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) Function Register 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00930">930</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab1b60d6600c38abae515bab8e86a188f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b60d6600c38abae515bab8e86a188f">&#9670;&nbsp;</a></span>FUNCTION2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FUNCTION2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/W) Function Register 2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00934">934</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga52d4ff278fae6f9216c63b74ce328841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d4ff278fae6f9216c63b74ce328841">&#9670;&nbsp;</a></span>FUNCTION3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FUNCTION3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x058 (R/W) Function Register 3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00938">938</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad17232aa90ca1d83ac3b5f5b467a19c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17232aa90ca1d83ac3b5f5b467a19c5">&#9670;&nbsp;</a></span>GE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00264">264</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadcb98a5b9c93b0cb69cdb7af5638f32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">&#9670;&nbsp;</a></span>GE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00264">264</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa452e59daa554dca9b4c315353cb3870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa452e59daa554dca9b4c315353cb3870">&#9670;&nbsp;</a></span>GE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00323">323</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2d0ec4ccae337c1df5658f8cf4632e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0ec4ccae337c1df5658f8cf4632e76">&#9670;&nbsp;</a></span>GE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00323">323</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga14ad254659362b9752c69afe3fd80934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ad254659362b9752c69afe3fd80934">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00451">451</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga55efb38ee86027a5e0b92bd40dba46c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55efb38ee86027a5e0b92bd40dba46c4">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::IABR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00416">416</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad30ec76aa0be02aa9a56ff4bdc401180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad30ec76aa0be02aa9a56ff4bdc401180">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICER[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00410">410</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa57a08ddc8ac3ee066e88dfddc3aa72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57a08ddc8ac3ee066e88dfddc3aa72a">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 10..15 ICI/IT part 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00322">322</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf9701715573a4cee00515ffd6417dfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9701715573a4cee00515ffd6417dfb5">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 10..15 ICI/IT part 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00322">322</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadf3639bb7c6e54e5712f2ddef46a702e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3639bb7c6e54e5712f2ddef46a702e">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 ICI/IT part 2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00326">326</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gacee219c3378fce61099252a4ec4e974c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee219c3378fce61099252a4ec4e974c">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 ICI/IT part 2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00326">326</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae3c409719774e839b092bf3ea73c0545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3c409719774e839b092bf3ea73c0545">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICPR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00414">414</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0ca18ef984d132c6bf4d9b61cd00f05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca18ef984d132c6bf4d9b61cd00f05a">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00443">443</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga34ec1d771245eb9bd0e3ec9336949762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ec1d771245eb9bd0e3ec9336949762">&#9670;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCnSCB_Type::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00722">722</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae2ce4d3a54df2fd11a197ccac4406cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ce4d3a54df2fd11a197ccac4406cd0">&#9670;&nbsp;</a></span>IMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::IMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) ITM Integration Mode Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00828">828</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9a4341692e45d089a113986a3d344e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a4341692e45d089a113986a3d344e98">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t NVIC_Type::IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00418">418</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga66eb82a070953f09909f39b8e516fb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66eb82a070953f09909f39b8e516fb91">&#9670;&nbsp;</a></span>IRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::IRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) ITM Integration Read Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00827">827</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gabbc8da60afc3e52495d4c92d28e5bdc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc8da60afc3e52495d4c92d28e5bdc2">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00460">460</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga99fe3791941bf69b7c1edf13e0b5383a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fe3791941bf69b7c1edf13e0b5383a">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISER[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00408">408</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga58a1d427f4f45aa4bba77115ec25a2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58a1d427f4f45aa4bba77115ec25a2f9">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISPR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00412">412</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00302">302</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gafaf0827367274b557f0d28e0a2398229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf0827367274b557f0d28e0a2398229">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00302">302</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3e9120dcf1a829fc8d2302b4d0673970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9120dcf1a829fc8d2302b4d0673970">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00320">320</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga14aa41f658bf70c2d44435d24761a760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14aa41f658bf70c2d44435d24761a760">&#9670;&nbsp;</a></span>ISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00320">320</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaaa573b2e073e76e93c51ecec79c616d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa573b2e073e76e93c51ecec79c616d0">&#9670;&nbsp;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 (R/ ) ITATBCTR0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01078">1078</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab358319b969d3fed0f89bbe33e9f1652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab358319b969d3fed0f89bbe33e9f1652">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF0 (R/ ) ITATBCTR2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01076">1076</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaaa4c823c10f115f7517c82ef86a5a68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa4c823c10f115f7517c82ef86a5a68d">&#9670;&nbsp;</a></span>ITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) Integration Mode Control </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01080">1080</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="gaa9da04891e48d1a2f054de186e9c4c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9da04891e48d1a2f054de186e9c4c94">&#9670;&nbsp;</a></span>IWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::IWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 ( /W) ITM Integration Write Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00826">826</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7f9c2a2113a11c7f3e98915f95b669d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9c2a2113a11c7f3e98915f95b669d5">&#9670;&nbsp;</a></span>LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB0 ( /W) ITM Lock Access Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00830">830</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga4780a489256bb9f54d0ba8ed4de191cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4780a489256bb9f54d0ba8ed4de191cd">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) SysTick Reload Value Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00762">762</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3861c67933a24dd6632288c4ed0b80c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3861c67933a24dd6632288c4ed0b80c8">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB4 (R/ ) ITM Lock Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00831">831</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gacc05d89bdb1b4fe2fa499920ec02d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05d89bdb1b4fe2fa499920ec02d0b1">&#9670;&nbsp;</a></span>LSUCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::LSUCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) LSU Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00921">921</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga821eb5e71f340ec077efc064cfc567db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821eb5e71f340ec077efc064cfc567db">&#9670;&nbsp;</a></span>MASK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) Mask Register 0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00925">925</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaabf94936c9340e62fed836dcfb152405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf94936c9340e62fed836dcfb152405">&#9670;&nbsp;</a></span>MASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00929">929</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga00ac4d830dfe0070a656cda9baed170f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ac4d830dfe0070a656cda9baed170f">&#9670;&nbsp;</a></span>MASK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 (R/W) Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00933">933</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2a509d8505c37a3b64f6b24993df5f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a509d8505c37a3b64f6b24993df5f3f">&#9670;&nbsp;</a></span>MASK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 (R/W) Mask Register 3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00937">937</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2d03d0b7cec2254f39eb1c46c7445e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d03d0b7cec2254f39eb1c46c7445e80">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00453">453</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga80d8984e85c56da9097b2997389d1abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80d8984e85c56da9097b2997389d1abd">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00459">459</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga4f19014defe6033d070b80af19ef627c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f19014defe6033d070b80af19ef627c">&#9670;&nbsp;</a></span>MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t FPU_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/ ) Media and FP Feature Register 0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01325">1325</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga66f8cfa49a423b480001a4e101bf842d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f8cfa49a423b480001a4e101bf842d">&#9670;&nbsp;</a></span>MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t FPU_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/ ) Media and FP Feature Register 1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01326">1326</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga77dede9507ca1f554043f49035299f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77dede9507ca1f554043f49035299f2e">&#9670;&nbsp;</a></span>N <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00270">270</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7e7bbba9b00b0bb3283dc07f1abe37e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">&#9670;&nbsp;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00270">270</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2db9a52f6d42809627d1a7a607c5dbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db9a52f6d42809627d1a7a607c5dbc5">&#9670;&nbsp;</a></span>N <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00331">331</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga38ba57343e56c653939fd792c19af047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ba57343e56c653939fd792c19af047">&#9670;&nbsp;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00331">331</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga35c1732cf153b7b5c4bd321cf1de9605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c1732cf153b7b5c4bd321cf1de9605">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00375">375</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga666f4d16841194dd2ffb38cd9c1ff021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga666f4d16841194dd2ffb38cd9c1ff021">&#9670;&nbsp;</a></span>nPRIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00375">375</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga6353ca1d1ad9bc1be05d3b5632960113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6353ca1d1ad9bc1be05d3b5632960113">&#9670;&nbsp;</a></span>PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DWT_Type::PCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/ ) Program Counter Sample Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00923">923</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga470fb15cbd417d76f0efac74a3e765b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470fb15cbd417d76f0efac74a3e765b6">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00456">456</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab4a4cc97ad658e9c46cf17490daffb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4a4cc97ad658e9c46cf17490daffb8a">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00837">837</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga89ea1d805a668d6589b22d8e678eb6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ea1d805a668d6589b22d8e678eb6a4">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00838">838</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8471c4d77b7107cf580587509da69f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8471c4d77b7107cf580587509da69f38">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00839">839</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf317d5e2d946d70e6fb67c02b92cc8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf317d5e2d946d70e6fb67c02b92cc8a3">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00840">840</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaad5e11dd4baf6d941bd6c7450f60a158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5e11dd4baf6d941bd6c7450f60a158">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00833">833</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf9085648bf18f69b5f9d1136d45e1d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9085648bf18f69b5f9d1136d45e1d37">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00834">834</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad34dbe6b1072c77d36281049c8b169f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34dbe6b1072c77d36281049c8b169f6">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00835">835</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2bcec6803f28f30d5baf5e20e3517d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcec6803f28f30d5baf5e20e3517d3d">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00836">836</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9e10e79a6a287ebb2439153e27a4e15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e10e79a6a287ebb2439153e27a4e15d">&#9670;&nbsp;</a></span>PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... }  ITM_Type::PORT[32U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="ga22d10913489d24ab08bd83457daa88de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d10913489d24ab08bd83457daa88de">&#9670;&nbsp;</a></span>Q <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00266">266</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaebf336ed17f711353ef40d16b9fcc305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf336ed17f711353ef40d16b9fcc305">&#9670;&nbsp;</a></span>Q <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00266">266</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadd7cbd2b0abd8954d62cd7831796ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7cbd2b0abd8954d62cd7831796ac7c">&#9670;&nbsp;</a></span>Q <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00327">327</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0713a6888c5b556e9050aa82d2c1b0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0713a6888c5b556e9050aa82d2c1b0e1">&#9670;&nbsp;</a></span>Q <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00327">327</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf75fb31df4666b9dfc611c2546e35ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf75fb31df4666b9dfc611c2546e35ac6">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCnSCB_Type::RESERVED0[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00721">721</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa5904b8c3a77d46761df3b6deec0aed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5904b8c3a77d46761df3b6deec0aed3">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DWT_Type::RESERVED0[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00927">927</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga241528934cfe7c83b959e7d40b6fcb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241528934cfe7c83b959e7d40b6fcb7f">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPU_Type::RESERVED0[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01321">1321</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga93c66a8842929d5f8e0d691a97261cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c66a8842929d5f8e0d691a97261cc2">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED0[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00409">409</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga756b2f48761ff7c56b52c1f21bbbf8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756b2f48761ff7c56b52c1f21bbbf8c2">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED0[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01065">1065</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0f14d7906e3d94032eef78edb5dce46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f14d7906e3d94032eef78edb5dce46a">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED0[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00461">461</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga33cc4a572650927fe5491d2f940ec696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33cc4a572650927fe5491d2f940ec696">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED0[864U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00819">819</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gace50062fa5e817a6cbebb15878481a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace50062fa5e817a6cbebb15878481a5b">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED1[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00821">821</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga26c25475d569904e70e6b03bd1a0ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26c25475d569904e70e6b03bd1a0ac83">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DWT_Type::RESERVED1[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00931">931</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga963e02abdcf2dd9aab284eb91c3db671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963e02abdcf2dd9aab284eb91c3db671">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED1[55U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01067">1067</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga303a5a79824abcd146935bc0297bc380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303a5a79824abcd146935bc0297bc380">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED2[131U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01069">1069</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga80ab0d763321f43fc0f684b67561f2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ab0d763321f43fc0f684b67561f2ae">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED2[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00823">823</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab3412a23e092a8802f00b432b1ac711e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3412a23e092a8802f00b432b1ac711e">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DWT_Type::RESERVED2[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00935">935</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga80bce60f3405a1cde3d621eea35ac6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80bce60f3405a1cde3d621eea35ac6b6">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED2[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00413">413</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadf6616e950b18b3ef9c9c64e535b3ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6616e950b18b3ef9c9c64e535b3ee2">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED3[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00415">415</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga054cdd5255825e6ed0b42ae5139de839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga054cdd5255825e6ed0b42ae5139de839">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED3[29U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00825">825</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga19254af92003a2007715754e67ffc625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19254af92003a2007715754e67ffc625">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED3[759U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01073">1073</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga972a3b0bbe1bceb70171b2a3529eaeff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972a3b0bbe1bceb70171b2a3529eaeff">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED4[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01077">1077</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gacfd92d3219fe899a08829af4fb6ba0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd92d3219fe899a08829af4fb6ba0cd">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED4[43U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00829">829</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gade202178a4bd7c973b7db69d30046f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade202178a4bd7c973b7db69d30046f50">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED4[56U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00417">417</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga198d726053e26a795f818ed0aa8544c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198d726053e26a795f818ed0aa8544c5">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED5[39U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01081">1081</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab105e118183b4a205c3c1dddcea70d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab105e118183b4a205c3c1dddcea70d62">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED5[644U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00419">419</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9dcc6e6bceebd87b354c9d5346aa66a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dcc6e6bceebd87b354c9d5346aa66a3">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED5[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00832">832</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga86c2c07941016ecbdf2f0ec959c7b2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c2c07941016ecbdf2f0ec959c7b2bd">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TPI_Type::RESERVED7[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01084">1084</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf7bfc2f8bd72f5e3e472edb209d9876c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7bfc2f8bd72f5e3e472edb209d9876c">&#9670;&nbsp;</a></span>RSERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RSERVED1[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00411">411</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3a4840c6fa4d1ee75544f4032c88ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4840c6fa4d1ee75544f4032c88ec34">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00446">446</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7b5ae9741a99808043394c4743b635c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ae9741a99808043394c4743b635c4">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00449">449</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9b05f74580fc93daa7fe2f0e1c9c5663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b05f74580fc93daa7fe2f0e1c9c5663">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SCB_Type::SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00448">448</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga416a54e2084ce66e5ca74f152a5ecc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416a54e2084ce66e5ca74f152a5ecc70">&#9670;&nbsp;</a></span>SLEEPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::SLEEPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Sleep Count Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00920">920</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga12f79d4e3ddc69893ba8bff890d04cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f79d4e3ddc69893ba8bff890d04cc5">&#9670;&nbsp;</a></span>SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPI_Type::SPPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F0 (R/W) Selected Pin Protocol Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01068">1068</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae452742bb12b77c4cae20418495334f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae452742bb12b77c4cae20418495334f1">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00376">376</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8cc085fea1c50a8bd9adea63931ee8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc085fea1c50a8bd9adea63931ee8e2">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00376">376</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga037901d7cb870199ac51d9ad0ef9fd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037901d7cb870199ac51d9ad0ef9fd1a">&#9670;&nbsp;</a></span>SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::SSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) Supported Parallel Port Size Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01063">1063</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga37de89637466e007171c6b135299bc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37de89637466e007171c6b135299bc75">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00420">420</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga5224815d0f90fb7d26c7007bfb8e38d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5224815d0f90fb7d26c7007bfb8e38d5">&#9670;&nbsp;</a></span>T <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00325">325</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7eed9fe24ae8d354cd76ae1c1110a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eed9fe24ae8d354cd76ae1c1110a658">&#9670;&nbsp;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00325">325</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga04b9fbc83759cb818dfa161d39628426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b9fbc83759cb818dfa161d39628426">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00824">824</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gacd03c6858f7b678dab6a6121462e7807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd03c6858f7b678dab6a6121462e7807">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00820">820</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae907229ba50538bf370fbdfd54c099a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae907229ba50538bf370fbdfd54c099a2">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00822">822</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga4d4cd2357f72333a82a1313228287bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d4cd2357f72333a82a1313228287bbd">&#9670;&nbsp;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEE8 (R/ ) TRIGGER Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01074">1074</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadd6779a5b967324d2700661c93283103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6779a5b967324d2700661c93283103">&#9670;&nbsp;</a></span>u16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00816">816</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga962a970dfd286cad7f8a8577e87d4ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga962a970dfd286cad7f8a8577e87d4ad3">&#9670;&nbsp;</a></span>u16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t ITM_Type::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00816">816</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga5834885903a557674f078f3b71fa8bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5834885903a557674f078f3b71fa8bc8">&#9670;&nbsp;</a></span>u32 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00817">817</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a1dd7cc6bced8cb3b1da2ce6ea7eed">&#9670;&nbsp;</a></span>u32 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00817">817</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga19715ce0fd48d4015c27db6d0a41d49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19715ce0fd48d4015c27db6d0a41d49a">&#9670;&nbsp;</a></span>u8 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00815">815</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae773bf9f9dac64e6c28b14aa39f74275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae773bf9f9dac64e6c28b14aa39f74275">&#9670;&nbsp;</a></span>u8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t ITM_Type::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00815">815</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8004d224aacb78ca37774c35f9156e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8004d224aacb78ca37774c35f9156e7e">&#9670;&nbsp;</a></span>V <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00267">267</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8003e190933fcfbff0b0878f48aa32b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8003e190933fcfbff0b0878f48aa32b6">&#9670;&nbsp;</a></span>V <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00267">267</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga6dd30396c78f8bc53d30ca13b058cbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd30396c78f8bc53d30ca13b058cbb2">&#9670;&nbsp;</a></span>V <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00328">328</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf14df16ea0690070c45b95f2116b7a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf14df16ea0690070c45b95f2116b7a0a">&#9670;&nbsp;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00328">328</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga9b5420d17e8e43104ddd4ae5a610af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5420d17e8e43104ddd4ae5a610af93">&#9670;&nbsp;</a></span>VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) SysTick Current Value Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00763">763</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga187a4578e920544ed967f98020fb8170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga187a4578e920544ed967f98020fb8170">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00444">444</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae4c2ef8c9430d7b7bef5cbfbbaed3a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">&#9670;&nbsp;</a></span>w <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00272">272</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga4adca999d3a0bc1ae682d73ea7cfa879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adca999d3a0bc1ae682d73ea7cfa879">&#9670;&nbsp;</a></span>w <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00305">305</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga1a47176768f45f79076c4f5b1b534bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a47176768f45f79076c4f5b1b534bc2">&#9670;&nbsp;</a></span>w <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00333">333</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga6b642cca3d96da660b1198c133ca2a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b642cca3d96da660b1198c133ca2a1f">&#9670;&nbsp;</a></span>w <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00380">380</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8030e626bbdfa4d8f50cf01ea2d1c0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">&#9670;&nbsp;</a></span>Z <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00269">269</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3b04d58738b66a28ff13f23d8b0ba7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">&#9670;&nbsp;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00269">269</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac1f7475b01a46aef06d9f53d3a2a69ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1f7475b01a46aef06d9f53d3a2a69ef">&#9670;&nbsp;</a></span>Z <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00330">330</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga1e5d9801013d5146f2e02d9b7b3da562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5d9801013d5146f2e02d9b7b3da562">&#9670;&nbsp;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00330">330</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
