0.6
2018.3
Dec  6 2018
23:39:36
/home/student/AnandTharad_20018/full adder using 3 to 8 decoder/full adder using 3 to 8 decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/student/AnandTharad_20018/full adder using 3 to 8 decoder/full adder using 3 to 8 decoder.srcs/sim_1/new/convert_tb.v,1670911031,verilog,,,,convert_tb,,,,,,,,
/home/student/AnandTharad_20018/full adder using 3 to 8 decoder/full adder using 3 to 8 decoder.srcs/sources_1/new/convert.v,1670910926,verilog,,/home/student/AnandTharad_20018/full adder using 3 to 8 decoder/full adder using 3 to 8 decoder.srcs/sim_1/new/convert_tb.v,,convert,,,,,,,,
