Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/backprop-rodinia-3.1 65536


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frbf829c6e4c955cf9d9bb3b4ce7c252f4  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting PTX file and ptxas options    1: backprop-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: backprop-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: backprop-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: backprop-rodinia-3.4.sm_60.ptx -arch=sm_60
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting specific PTX file named backprop-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named backprop-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named backprop-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named backprop-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named backprop-rodiniExtracting PTX file and ptxas options    5: backprop-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: backprop-rodinia-3.6.sm_70.ptx -arch=sm_70
a-3.5.sm_62.ptx 
Extracting specific PTX file named backprop-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402070, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16193_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16194_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node" from 0x480 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node was declared previous at backprop-rodinia-3.2.sm_35.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix was declared previous at backprop-rodinia-3.2.sm_35.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17671_34_non_const_input_node" from 0x900 to 0x940 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17672_34_non_const_weight_matrix" from 0x980 to 0xd80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17780_34_non_const_input_node" from 0xd80 to 0xdc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17781_34_non_const_weight_matrix" from 0xe00 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17879_34_non_const_input_node" from 0x1200 to 0x1240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17880_34_non_const_weight_matrix" from 0x1280 to 0x1680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=23, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=27, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=19, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x401f80, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075640..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec307563c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec3075638..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1968 (backprop-rodinia-3.6.sm_70.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1998 (backprop-rodinia-3.6.sm_70.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a50 (backprop-rodinia-3.6.sm_70.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1aa0 (backprop-rodinia-3.6.sm_70.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (backprop-rodinia-3.6.sm_70.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b20 (backprop-rodinia-3.6.sm_70.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b48 (backprop-rodinia-3.6.sm_70.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (backprop-rodinia-3.6.sm_70.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b50 (backprop-rodinia-3.6.sm_70.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (backprop-rodinia-3.6.sm_70.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 88 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 96 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 104 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 112 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 120 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 128 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 136 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 144 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 152 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 160 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 168 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 176 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 184 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 192 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 200 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 208 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 216 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 224 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 232 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 240 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 248 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 256 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 264 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 272 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 280 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 288 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 296 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 304 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 312 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 320 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 328 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 336 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 344 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 352 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 360 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 368 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 376 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 384 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 392 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 400 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 408 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 416 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 424 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 432 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 440 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 448 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 456 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 464 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 472 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 480 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 488 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 496 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 504 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 512 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 520 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 528 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 536 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 544 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 552 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 560 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 568 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 576 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 584 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 592 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 600 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 608 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 616 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 624 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 632 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 89 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 97 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 105 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 113 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 121 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 129 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 137 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 145 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 153 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 161 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 169 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 177 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 185 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 193 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 201 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 209 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 217 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 225 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 233 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 241 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 249 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 257 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 265 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 273 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 281 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 289 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 297 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 305 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 313 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 321 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 329 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 337 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 345 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 353 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 361 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 369 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 377 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 385 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 393 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 401 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 409 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 417 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 425 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 433 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 441 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 449 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 457 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 465 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 473 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 481 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 489 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 497 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 505 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 513 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 521 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 529 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 537 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 545 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 553 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 561 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 569 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 577 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 585 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 593 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 601 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 609 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 617 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 625 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 633 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 90 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 98 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 106 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 114 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 122 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 130 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 138 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 146 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 154 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 162 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 170 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 178 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 186 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 194 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 202 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 210 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 218 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 226 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 234 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 242 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 250 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 258 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 266 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 274 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 282 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 290 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 298 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 306 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 314 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 322 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 330 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 338 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 346 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 354 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 362 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 370 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 378 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 386 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 394 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 402 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 410 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 418 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 426 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 434 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 442 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 450 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 458 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 466 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 474 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 482 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 490 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 498 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 506 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 514 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 522 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 530 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 538 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 546 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 554 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 562 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 570 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 578 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 586 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 594 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 602 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 610 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 618 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 626 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 634 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 91 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 99 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 107 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 115 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 123 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 131 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 139 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 147 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 155 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 163 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 171 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 179 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 187 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 195 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 203 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 211 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 219 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 227 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 235 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 243 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 251 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 259 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 267 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 275 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 283 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 291 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 299 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 307 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 315 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 323 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 331 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 339 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 347 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 355 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 363 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 371 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 379 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 387 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 395 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 403 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 411 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 419 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 427 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 435 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 443 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 451 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 459 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 467 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 475 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 483 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 491 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 499 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 507 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 515 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 523 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 531 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 539 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 547 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 555 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 563 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 571 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 579 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 587 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 595 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 603 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 611 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 619 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 627 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 635 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 84 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 92 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 100 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 108 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 116 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 124 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 132 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 140 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 148 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 156 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 164 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 172 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 180 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 188 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 196 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 204 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 212 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 220 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 228 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 236 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 244 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 252 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 260 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 268 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 276 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 284 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 292 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 300 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 308 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 316 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 324 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 332 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 340 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 348 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 356 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 364 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 372 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 380 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 388 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 396 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 404 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 412 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 420 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 428 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 436 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 444 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 452 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 460 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 468 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 476 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 484 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 492 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 500 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 508 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 516 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 524 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 532 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 540 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 548 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 556 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 564 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 572 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 580 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 588 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 596 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 604 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 612 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 620 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 628 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 636 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 85 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 93 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 101 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 109 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 117 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 125 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 133 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 141 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 149 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 157 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 165 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 173 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 181 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 189 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 197 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 205 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 213 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 221 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 229 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 237 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 245 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 253 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 261 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 269 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 277 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 285 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 293 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 301 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 309 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 317 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 325 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 333 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 341 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 349 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 357 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 365 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 373 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 381 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 389 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 397 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 405 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 413 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 421 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 429 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 437 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 445 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 453 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 461 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 469 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 477 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 485 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 493 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 501 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 509 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 517 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 525 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 533 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 541 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 549 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 557 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 565 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 573 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 581 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 589 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 597 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 605 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 613 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 621 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 629 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 637 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 86 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 94 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 102 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 110 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 118 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 126 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 134 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 142 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 150 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 158 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 166 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 174 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 182 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 190 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 198 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 206 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 214 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 222 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 230 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 238 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 246 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 254 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 262 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 270 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 278 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 286 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 294 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 302 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 310 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 318 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 326 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 334 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 342 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 350 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 358 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 366 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 374 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 382 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 390 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 398 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 406 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 414 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 422 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 430 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 438 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 446 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 454 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 462 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 470 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 478 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 486 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 494 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 502 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 510 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 518 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 526 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 534 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 542 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 550 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 558 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 566 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 574 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 582 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 590 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 598 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 606 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 614 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 622 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 630 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 638 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 87 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 95 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 103 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 111 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 119 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 127 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 135 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 143 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 151 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 159 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 167 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 175 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 183 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 191 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 199 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 207 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 215 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 223 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 231 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 239 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 247 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 255 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 263 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 271 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 279 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 287 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 295 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 303 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 311 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 319 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 327 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 335 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 343 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 351 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 359 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 367 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 375 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 383 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 391 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 399 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 407 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 415 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 423 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 431 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 439 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 447 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 455 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 463 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 471 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 479 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 487 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 495 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 503 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 511 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 519 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 527 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 535 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 543 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 551 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 559 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 567 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 575 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 583 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 591 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 599 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 607 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 615 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 623 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 631 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 639 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 13688
gpu_sim_insn = 104923136
gpu_ipc =    7665.3374
gpu_tot_sim_cycle = 13688
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    7665.3374
gpu_tot_issued_cta = 4096
gpu_occupancy = 65.4155% 
gpu_tot_occupancy = 65.4155% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.7347
partiton_level_parallism_total  =      25.7347
partiton_level_parallism_util =      43.1158
partiton_level_parallism_util_total  =      43.1158
L2_BW  =     932.2123 GB/Sec
L2_BW_total  =     932.2123 GB/Sec
gpu_total_sim_rate=94355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 98074
	L1D_cache_core[1]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 92685
	L1D_cache_core[2]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 82265
	L1D_cache_core[3]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 83689
	L1D_cache_core[4]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 90096
	L1D_cache_core[5]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 86966
	L1D_cache_core[6]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 92960
	L1D_cache_core[7]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 92367
	L1D_cache_core[8]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 90734
	L1D_cache_core[9]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 88133
	L1D_cache_core[10]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 89130
	L1D_cache_core[11]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 92474
	L1D_cache_core[12]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 103596
	L1D_cache_core[13]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 94149
	L1D_cache_core[14]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 96334
	L1D_cache_core[15]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 624, Reservation_fails = 82315
	L1D_cache_core[16]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 90977
	L1D_cache_core[17]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 91342
	L1D_cache_core[18]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 79902
	L1D_cache_core[19]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 77493
	L1D_cache_core[20]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 81254
	L1D_cache_core[21]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 93381
	L1D_cache_core[22]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84119
	L1D_cache_core[23]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 80242
	L1D_cache_core[24]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 77120
	L1D_cache_core[25]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84477
	L1D_cache_core[26]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 97560
	L1D_cache_core[27]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 76086
	L1D_cache_core[28]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 88204
	L1D_cache_core[29]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 88207
	L1D_cache_core[30]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 83141
	L1D_cache_core[31]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 85042
	L1D_cache_core[32]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84741
	L1D_cache_core[33]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84599
	L1D_cache_core[34]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84932
	L1D_cache_core[35]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84508
	L1D_cache_core[36]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 85039
	L1D_cache_core[37]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 86444
	L1D_cache_core[38]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 78927
	L1D_cache_core[39]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 92996
	L1D_cache_core[40]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 86773
	L1D_cache_core[41]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 89946
	L1D_cache_core[42]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 86735
	L1D_cache_core[43]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 76864
	L1D_cache_core[44]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 90452
	L1D_cache_core[45]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 73011
	L1D_cache_core[46]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 81346
	L1D_cache_core[47]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 83116
	L1D_cache_core[48]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 80074
	L1D_cache_core[49]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 82170
	L1D_cache_core[50]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 85260
	L1D_cache_core[51]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84817
	L1D_cache_core[52]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 79423
	L1D_cache_core[53]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 80588
	L1D_cache_core[54]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84612
	L1D_cache_core[55]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 74055
	L1D_cache_core[56]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 86000
	L1D_cache_core[57]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 80476
	L1D_cache_core[58]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 88098
	L1D_cache_core[59]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 77745
	L1D_cache_core[60]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 86282
	L1D_cache_core[61]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 83908
	L1D_cache_core[62]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 93271
	L1D_cache_core[63]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 71643
	L1D_cache_core[64]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 91357
	L1D_cache_core[65]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 77738
	L1D_cache_core[66]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 91488
	L1D_cache_core[67]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 79933
	L1D_cache_core[68]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84597
	L1D_cache_core[69]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 84654
	L1D_cache_core[70]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 88262
	L1D_cache_core[71]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 82345
	L1D_cache_core[72]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 94382
	L1D_cache_core[73]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 77468
	L1D_cache_core[74]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 83137
	L1D_cache_core[75]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 75542
	L1D_cache_core[76]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 82948
	L1D_cache_core[77]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 83782
	L1D_cache_core[78]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 94054
	L1D_cache_core[79]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 612, Reservation_fails = 79776
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 208896
	L1D_total_cache_miss_rate = 0.5204
	L1D_total_cache_pending_hits = 49152
	L1D_total_cache_reservation_fails = 6834828
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3049280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 110592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49152
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3785548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 253952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3049280
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3785548
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 1939322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155648
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1884856
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6283394	W0_Idle:4073821	W0_Scoreboard:6032681	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245184 {8:155648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225920 {40:155648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 3419 
max_icnt2mem_latency = 3253 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 1347 
avg_icnt2mem_latency = 1185 
avg_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9034 	15008 	48805 	246292 	33117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	588 	5189 	6701 	6773 	14723 	83197 	212189 	22896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	178165 	113155 	49169 	9557 	1679 	520 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	2 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2901      3029      3181      2953      3210      3247      3007      2981      3096      3015      3099      2963      2992      3270      2974      2913
dram[1]:       2903      3080      3160      2937      3125      3160      3103      2989      2712      3006      3072      3097      2873      3123      2971      3051
dram[2]:       2984      2878      3153      2927      3224      3041      2983      3038      3222      3324      2927      3059      2995      3085      3055      3009
dram[3]:       2997      2979      3182      2958      3173      3015      2999      2966      2999      3312      2993      3110      3000      3127      2954      3005
dram[4]:       2984      3199      3077      3116      3186      3084      3106      3066      3005      2921      3261      2948      2845      3089      2822      2741
dram[5]:       2893      2927      2864      3123      3114      3003      3090      3147      3024      3133      3101      3075      2916      3086      2707      2797
dram[6]:       3003      2833      3197      3030      3115      3081      3180      2989      3033      2949      3046      3000      2896      3096      2835      3057
dram[7]:       3036      2825      3212      2813      3203      3152      3087      3157      2872      2973      3084      3341      2881      2932      2851      2833
dram[8]:       2948      2738      2990      3075      3087      3078      3371      3062      3096      3080      3043      3080      2800      2825      2960      2875
dram[9]:       2763      3112      2982      3000      3095      3224      3379      3033      3135      3189      3321      3189      2739      2893      2789      2945
dram[10]:       2798      3116      2984      3117      3084      3014      3336      3127      2989      3086      3066      2965      2988      2984      2995      2867
dram[11]:       2932      3147      3038      3116      3052      2969      3330      3071      3188      2984      3151      3125      2963      2871      2972      2829
dram[12]:       3008      2938      2942      3030      2954      3231      3339      3012      3040      3151      2937      3192      2925      2954      2951      3059
dram[13]:       3023      2995      3055      3015      3224      3128      3323      3045      3057      3252      3180      3173      3265      3026      2958      3047
dram[14]:       2987      2991      3077      2918      2901      3094      3326      2998      3094      3017      2997      3099      2964      2929      2922      2869
dram[15]:       2955      2990      3052      2902      2958      2970      3337      3060      3100      3046      3160      3292      2845      2916      2965      3053
dram[16]:       2869      3378      2871      2929      3150      2987      2959      3354      3082      3076      3168      3159      2953      3032      2878      2831
dram[17]:       2984      3102      2822      2959      3147      3004      3328      3332      3065      3083      3188      3070      2967      3053      2863      2828
dram[18]:       3091      3419      2964      2926      3115      3063      3071      3264      3082      3130      3064      3132      3205      3006      2755      2801
dram[19]:       2968      3408      2969      2957      3045      3014      3014      3237      3010      3118      3068      3143      3312      3078      2871      2760
dram[20]:       3021      2984      3030      2694      3213      3009      3082      3127      3189      3301      3095      3085      3014      2891      3117      2816
dram[21]:       3037      3381      3063      2681      3193      3010      3080      3201      3149      3082      2968      3059      3255      3158      3054      3001
dram[22]:       3000      2987      3129      2943      3302      3056      3096      3189      3019      3064      3010      2863      2927      2849      3130      2978
dram[23]:       2955      3141      3128      2764      3300      3042      2966      3333      3122      3084      3012      3289      2966      3149      3065      2960
dram[24]:       2914      3025      2969      2911      3080      3295      3117      3182      2840      2974      3054      3371      2984      2988      2884      2817
dram[25]:       2882      2752      2959      2903      3028      3327      3181      3117      3112      3196      2947      3032      2970      3018      2859      2909
dram[26]:       2926      2922      2929      3361      3035      3163      3065      3153      3100      3162      3316      3081      3257      3017      3053      3031
dram[27]:       2930      2937      3005      3373      3080      2897      3110      3121      2931      3252      3081      3020      3112      2904      2879      2925
dram[28]:       2980      3019      3112      3383      3053      3107      3061      3067      3070      3222      3126      3069      2988      2968      2979      2975
dram[29]:       3088      3098      3113      3318      2994      3128      3061      3023      3091      3116      3360      3200      2830      2969      3066      3065
dram[30]:       2978      3106      2971      3364      3123      3103      2962      3081      3000      3112      3002      3214      2647      2802      3065      2921
dram[31]:       3014      3074      2916      3053      3121      3314      3050      3093      3068      3083      3154      3285      2714      2953      3066      3064
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10278 n_nop=10278 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10278i bk1: 0a 10278i bk2: 0a 10278i bk3: 0a 10278i bk4: 0a 10278i bk5: 0a 10278i bk6: 0a 10278i bk7: 0a 10278i bk8: 0a 10278i bk9: 0a 10278i bk10: 0a 10278i bk11: 0a 10278i bk12: 0a 10278i bk13: 0a 10278i bk14: 0a 10278i bk15: 0a 10278i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10278 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10278 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10278 
n_nop = 10278 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5489, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5522, Miss = 544, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5540, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5530, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5500, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5513, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5489, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5492, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5478, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5480, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5491, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352256
L2_total_cache_misses = 32768
L2_total_cache_miss_rate = 0.0930
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.365
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=352256
icnt_total_pkts_simt_to_mem=352256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 352256
Req_Network_cycles = 13688
Req_Network_injected_packets_per_cycle =      25.7347 
Req_Network_conflicts_per_cycle =      25.1277
Req_Network_conflicts_per_cycle_util =      42.0989
Req_Bank_Level_Parallism =      43.1158
Req_Network_in_buffer_full_per_cycle =     197.4707
Req_Network_in_buffer_avg_util =     263.5512
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4021

Reply_Network_injected_packets_num = 352256
Reply_Network_cycles = 13688
Reply_Network_injected_packets_per_cycle =       25.7347
Reply_Network_conflicts_per_cycle =       12.0739
Reply_Network_conflicts_per_cycle_util =      20.0446
Reply_Bank_Level_Parallism =      42.7236
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2598
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3217
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 32 sec (1112 sec)
gpgpu_simulation_rate = 94355 (inst/sec)
gpgpu_simulation_rate = 12 (cycle/sec)
gpgpu_silicon_slowdown = 94333333x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075658..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec3075654..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075648..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec3075650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075640..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec3075638..

GPGPU-Sim PTX: cudaLaunch for 0x0x402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d38 (backprop-rodinia-3.6.sm_70.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df8 (backprop-rodinia-3.6.sm_70.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 131 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 139 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 147 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 155 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 163 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 171 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 179 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 187 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 195 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 203 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 211 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 219 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 227 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 235 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 243 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 251 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 259 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 267 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 275 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 283 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 291 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 299 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 307 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 315 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 323 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 331 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 339 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 347 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 355 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 363 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 371 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 379 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 387 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 395 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 403 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 411 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 419 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 427 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 435 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 443 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 451 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 459 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 467 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 475 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 483 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 491 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 499 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 507 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 515 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 523 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 531 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 539 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 547 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 555 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 563 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 571 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 579 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 587 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 595 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 603 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 611 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 619 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 627 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 635 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 84 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 92 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 100 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 108 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 116 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 124 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 132 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 140 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 148 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 156 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 164 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 172 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 180 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 188 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 196 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 204 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 212 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 220 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 228 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 236 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 244 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 252 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 260 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 268 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 276 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 284 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 292 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 300 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 308 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 316 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 324 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 332 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 340 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 348 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 356 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 364 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 372 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 380 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 388 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 396 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 404 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 412 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 420 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 428 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 436 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 444 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 452 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 460 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 468 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 476 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 484 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 492 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 500 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 508 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 516 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 524 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 532 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 540 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 548 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 556 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 564 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 572 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 580 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 588 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 596 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 604 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 612 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 620 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 628 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 636 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 85 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 93 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 101 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 109 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 117 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 125 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 133 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 141 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 149 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 157 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 165 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 173 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 181 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 189 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 197 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 205 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 213 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 221 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 229 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 237 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 245 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 253 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 261 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 269 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 277 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 285 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 293 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 301 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 309 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 317 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 325 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 333 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 341 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 349 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 357 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 365 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 373 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 381 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 389 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 397 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 405 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 413 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 421 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 429 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 437 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 445 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 453 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 461 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 469 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 477 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 485 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 493 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 501 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 509 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 517 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 525 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 533 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 541 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 549 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 557 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 565 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 573 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 581 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 589 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 597 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 605 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 613 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 621 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 629 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 637 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 86 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 94 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 102 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 110 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 118 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 126 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 134 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 142 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 150 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 158 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 166 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 174 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 182 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 190 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 198 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 206 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 214 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 222 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 230 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 238 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 246 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 254 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 262 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 270 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 278 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 286 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 294 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 302 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 310 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 318 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 326 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 334 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 342 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 350 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 358 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 366 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 374 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 382 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 390 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 398 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 406 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 414 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 422 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 430 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 438 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 446 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 454 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 462 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 470 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 478 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 486 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 494 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 502 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 510 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 518 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 526 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 534 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 542 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 550 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 558 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 566 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 574 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 582 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 590 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 598 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 606 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 614 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 622 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 630 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 638 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 87 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 95 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 103 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 111 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 119 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 127 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 135 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 143 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 151 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 159 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 167 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 175 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 183 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 191 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 199 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 207 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 215 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 223 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 231 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 239 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 247 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 255 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 263 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 271 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 279 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 287 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 295 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 303 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 311 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 319 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 327 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 335 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 343 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 351 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 359 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 367 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 375 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 383 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 391 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 399 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 407 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 415 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 423 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 431 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 439 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 447 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 455 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 463 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 471 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 479 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 487 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 495 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 503 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 511 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 519 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 527 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 535 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 543 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 551 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 559 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 567 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 575 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 583 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 591 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 599 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 607 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 615 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 623 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 631 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 639 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 88 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 96 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 104 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 112 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 120 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 128 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 136 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 144 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 152 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 160 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 168 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 176 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 184 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 192 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 200 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 208 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 216 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 224 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 232 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 240 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 248 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 256 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 264 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 272 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 280 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 288 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 296 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 304 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 312 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 320 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 328 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 336 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 344 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 352 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 360 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 368 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 376 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 384 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 392 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 400 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 408 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 416 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 424 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 432 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 440 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 448 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 456 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 464 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 472 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 480 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 488 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 496 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 504 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 512 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 520 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 528 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 536 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 544 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 552 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 560 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 568 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 576 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 584 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 592 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 600 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 608 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 616 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 624 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 632 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 89 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 97 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 105 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 113 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 121 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 129 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 137 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 145 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 153 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 161 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 169 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 177 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 185 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 193 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 201 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 209 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 217 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 225 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 233 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 241 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 249 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 257 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 265 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 273 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 281 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 289 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 297 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 305 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 313 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 321 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 329 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 337 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 345 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 353 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 361 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 369 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 377 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 385 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 393 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 401 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 409 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 417 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 425 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 433 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 441 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 449 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 457 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 465 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 473 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 481 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 489 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 497 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 505 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 513 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 521 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 529 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 537 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 545 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 553 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 561 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 569 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 577 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 585 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 593 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 601 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 609 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 617 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 625 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 633 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 90 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 98 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 106 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 114 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 122 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 130 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 138 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 146 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 154 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 162 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 170 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 178 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 186 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 194 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 202 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 210 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 218 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 226 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 234 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 242 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 250 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 258 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 266 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 274 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 282 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 290 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 298 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 306 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 314 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 322 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 330 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 338 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 346 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 354 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 362 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 370 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 378 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 386 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 394 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 402 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 410 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 418 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 426 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 434 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 442 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 450 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 458 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 466 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 474 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 482 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 490 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 498 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 506 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 514 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 522 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 530 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 538 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 546 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 554 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 562 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 570 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 578 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 586 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 594 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 602 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 610 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 618 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 626 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 634 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 91 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 99 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 107 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 115 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 123 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 26085
gpu_sim_insn = 56623456
gpu_ipc =    2170.7285
gpu_tot_sim_cycle = 39773
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    4061.7151
gpu_tot_issued_cta = 8192
gpu_occupancy = 73.9663% 
gpu_tot_occupancy = 71.4611% 
max_total_param_size = 0
gpu_stall_dramfull = 361859
gpu_stall_icnt2sh    = 8418
partiton_level_parallism =      24.1548
partiton_level_parallism_total  =      24.6985
partiton_level_parallism_util =      31.4363
partiton_level_parallism_util_total  =      34.8185
L2_BW  =     874.9821 GB/Sec
L2_BW_total  =     894.6781 GB/Sec
gpu_total_sim_rate=55975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 396290
	L1D_cache_core[1]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 446163
	L1D_cache_core[2]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 398247
	L1D_cache_core[3]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 342836
	L1D_cache_core[4]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1657, Reservation_fails = 318984
	L1D_cache_core[5]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 374211
	L1D_cache_core[6]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 432137
	L1D_cache_core[7]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1657, Reservation_fails = 402017
	L1D_cache_core[8]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 436265
	L1D_cache_core[9]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 360259
	L1D_cache_core[10]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 413209
	L1D_cache_core[11]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1657, Reservation_fails = 383212
	L1D_cache_core[12]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 410009
	L1D_cache_core[13]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 401773
	L1D_cache_core[14]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1659, Reservation_fails = 407559
	L1D_cache_core[15]: Access = 18764, Miss = 6909, Miss_rate = 0.368, Pending_hits = 1656, Reservation_fails = 369751
	L1D_cache_core[16]: Access = 18955, Miss = 6947, Miss_rate = 0.366, Pending_hits = 1664, Reservation_fails = 416961
	L1D_cache_core[17]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 420615
	L1D_cache_core[18]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 419035
	L1D_cache_core[19]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1663, Reservation_fails = 425571
	L1D_cache_core[20]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 404935
	L1D_cache_core[21]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 376154
	L1D_cache_core[22]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1663, Reservation_fails = 400440
	L1D_cache_core[23]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 385468
	L1D_cache_core[24]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1662, Reservation_fails = 383175
	L1D_cache_core[25]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1663, Reservation_fails = 418076
	L1D_cache_core[26]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 413478
	L1D_cache_core[27]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 411985
	L1D_cache_core[28]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 417751
	L1D_cache_core[29]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1664, Reservation_fails = 376354
	L1D_cache_core[30]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1663, Reservation_fails = 389918
	L1D_cache_core[31]: Access = 18934, Miss = 6941, Miss_rate = 0.367, Pending_hits = 1663, Reservation_fails = 396385
	L1D_cache_core[32]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 382229
	L1D_cache_core[33]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 327855
	L1D_cache_core[34]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 412400
	L1D_cache_core[35]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 381781
	L1D_cache_core[36]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 399216
	L1D_cache_core[37]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 425227
	L1D_cache_core[38]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 400180
	L1D_cache_core[39]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 417048
	L1D_cache_core[40]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 370534
	L1D_cache_core[41]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 379693
	L1D_cache_core[42]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 342703
	L1D_cache_core[43]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 412183
	L1D_cache_core[44]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 391125
	L1D_cache_core[45]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 320015
	L1D_cache_core[46]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 326904
	L1D_cache_core[47]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 413471
	L1D_cache_core[48]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 367172
	L1D_cache_core[49]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 404047
	L1D_cache_core[50]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 380117
	L1D_cache_core[51]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 399201
	L1D_cache_core[52]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 403118
	L1D_cache_core[53]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 391301
	L1D_cache_core[54]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 368942
	L1D_cache_core[55]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 365925
	L1D_cache_core[56]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 389536
	L1D_cache_core[57]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1645, Reservation_fails = 382724
	L1D_cache_core[58]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1645, Reservation_fails = 407890
	L1D_cache_core[59]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 435326
	L1D_cache_core[60]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 376792
	L1D_cache_core[61]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 433421
	L1D_cache_core[62]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 379206
	L1D_cache_core[63]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 402938
	L1D_cache_core[64]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1644, Reservation_fails = 354678
	L1D_cache_core[65]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 414094
	L1D_cache_core[66]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 413042
	L1D_cache_core[67]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 351680
	L1D_cache_core[68]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 383092
	L1D_cache_core[69]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 393713
	L1D_cache_core[70]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 426173
	L1D_cache_core[71]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 385772
	L1D_cache_core[72]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 413681
	L1D_cache_core[73]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 392027
	L1D_cache_core[74]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 389268
	L1D_cache_core[75]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 394727
	L1D_cache_core[76]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 383517
	L1D_cache_core[77]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 416220
	L1D_cache_core[78]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1646, Reservation_fails = 375659
	L1D_cache_core[79]: Access = 18666, Miss = 6858, Miss_rate = 0.367, Pending_hits = 1647, Reservation_fails = 418559
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 550790
	L1D_total_cache_miss_rate = 0.3674
	L1D_total_cache_pending_hits = 132187
	L1D_total_cache_reservation_fails = 31445345
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 132187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17882413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 327944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 132187
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 431543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13562932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 32380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1107050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15186298
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2696115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13562932
ctas_completed 8192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 149, 116, 127, 116, 138, 116, 127, 116, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 9899727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458039
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9724827
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 174900
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23816233	W0_Idle:8880598	W0_Scoreboard:31406058	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3664312 {8:458039,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18321560 {40:458039,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
maxmflatency = 9040 
max_icnt2mem_latency = 8041 
maxmrqlatency = 1636 
max_icnt2sh_latency = 882 
averagemflatency = 2099 
avg_icnt2mem_latency = 1676 
avg_mrq_latency = 84 
avg_icnt2sh_latency = 102 
mrq_lat_table:22369 	14727 	12044 	16450 	27252 	49674 	72416 	61100 	9651 	569 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10037 	23477 	77089 	476785 	326930 	67983 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3343 	7810 	10874 	14162 	30609 	152772 	482110 	256017 	24636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	404140 	167262 	78396 	36833 	29669 	39329 	58326 	96187 	72191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	6 	26 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        46        53        50        18        15        20        22        29        39        24        15        20        20        16        36 
dram[1]:        55        52        52        49        20        13        23        23        34        26        33        20        25        23        43        18 
dram[2]:        55        47        52        53        26        16        18        36        25        26        27        29        15        33        39        23 
dram[3]:        57        55        50        54        16        14        23        23        27        17        23        29        13        15        35        19 
dram[4]:        57        55        52        52        25        12        19        30        34        18        23        29        28        44        24        21 
dram[5]:        62        47        50        55        28        14        18        26        38        21        23        38        17        35        27        21 
dram[6]:        57        55        52        55        18        17        15        32        23        34        24        32        14        47        17        19 
dram[7]:        58        50        49        52        26        22        15        30        35        23        24        19        18        42        24        13 
dram[8]:        58        56        55        55        24        13        21        27        15        56        14        21        34        21        15        19 
dram[9]:        58        54        44        48        21        15        26        15        16        28        12        17        22        20        21        34 
dram[10]:        61        55        45        51        26        13        25        37        11        27        20        18        20        22        15        32 
dram[11]:        58        53        42        53        18        15        27        27        21        19        19        21        21        49        16        12 
dram[12]:        58        53        46        55        22        16        20        32        44        15        20        26        41        18        22        30 
dram[13]:        54        55        45        50        25        23        21        31        47        18        22        20        20        20        23        23 
dram[14]:        33        31        33        55        17        23        37        16        48        18        19        15        18        21        31        25 
dram[15]:        57        57        55        54        17        26        33        15        21        20        15        23        17        23        18        25 
dram[16]:        48        39        45        45        21        30        22        19        32        29        15        26        28        31        16        21 
dram[17]:        45        37        46        51        18        14        22        17        31        38        24        21        40        40        12        24 
dram[18]:        45        40        46        45        20        13        25        17        17        23        17        15        23        18        32        19 
dram[19]:        47        38        46        46        15        16        29        17        28        41        17        16        20        23        23        26 
dram[20]:        44        38        50        50        20        25        28        15        27        27        14        20        29        29        23        45 
dram[21]:        42        37        47        49        29        15        22        16        41        25        13        13        32        18        17        36 
dram[22]:        45        43        46        50        14        15        31        24        26        43        17        11        18        18        21        39 
dram[23]:        46        36        43        47        18        22        33        28        38        16        13        14        54        27        27        41 
dram[24]:        55        50        38        42        18        18        22        33        41        28        10        17        33        20        41        20 
dram[25]:        54        51        37        41        18        22        19        33        40        32        12        18        41        37        38        36 
dram[26]:        55        47        38        43        18        20        17        19        51        28        17        17        40        20        47        16 
dram[27]:        59        49        35        40        16        15        19        25        42        49        15        15        44        16        41        19 
dram[28]:        60        49        36        45        14        15        17        25        49        55        14        16        41        21        17        36 
dram[29]:        54        46        36        43        24        16        20        31        58        30        14        17        33        18        22        17 
dram[30]:        51        51        40        43        18        12        17        23        34        59        19        15        50        31        16        21 
dram[31]:        59        53        38        42        14        18        19        35        35        56        22        16        46        27        12        17 
maximum service time to same row:
dram[0]:      7453      7441      7482      7480      7863      7865      7825      7789      7855      7959      7839      7910      7805      7773      8034      8019 
dram[1]:      7406      7454      7478      7429      7901      7919      7909      7821      7952      7968      7891      7903      7869      7773      8007      7813 
dram[2]:      7444      7409      7465      7442      7918      8015      7841      7790      7895      7870      7886      7910      8050      7811      7859      7809 
dram[3]:      7434      7469      7461      7457      7878      7975      7823      7781      7865      7851      7799      7898      7810      7827      7950      8280 
dram[4]:      7446      7433      7426      7485      7786      8047      7867      7795      7823      8128      7825      7890      7783      7906      7921      8019 
dram[5]:      7440      7437      7480      7438      7790      7975      8086      7793      7833      8096      7829      7938      7786      7885      7869      7795 
dram[6]:      7437      7405      7468      7425      7809      7938      8040      7811      7979      7995      7806      7882      7870      7890      7871      7843 
dram[7]:      7433      7449      7438      7460      8023      7952      7826      7802      7810      8050      7855      7871      7794      7901      7955      8071 
dram[8]:      7430      7418      7438      7457      8050      8171      7817      7785      8356      8248      7809      7870      7819      7968      8293      7810 
dram[9]:      7433      7466      7446      7413      7919      8293      7858      7782      8512      8112      7809      7835      7822      8031      7991      7854 
dram[10]:      7449      7461      7410      7437      7851      8277      7947      7837      7950      8042      7782      7810      7843      7794      8379      7831 
dram[11]:      7417      7433      7460      7445      7958      8300      7898      7794      7943      8054      7991      7827      7834      7797      8548      7889 
dram[12]:      7434      7433      7446      7449      7907      7975      7867      7819      7979      8200      7795      7801      7846      7775      8259      7813 
dram[13]:      7446      7457      7465      7441      8064      8300      7934      7787      7960      8204      7786      7805      7814      7773      8154      7869 
dram[14]:      7468      7453      7417      7460      7968      8332      7795      7803      8227      8142      7956      7787      5586      7994      8243      7875 
dram[15]:      7421      7453      7466      7449      7897      8110      7801      7847      7972      8098      7902      7810      7942      7786      8171      7815 
dram[16]:      7442      7433      7472      7445      7810      8034      8006      7850      7855      8008      7778      7789      7842      8066      8191      8108 
dram[17]:      7450      7437      7482      7448      7798      8188      7935      7818      8143      7999      7782      7814      7855      8027      8154      8070 
dram[18]:      7426      7418      7445      7484      7826      7944      7881      7817      8357      8023      8108      7954      7887      7815      7943      7978 
dram[19]:      7433      7444      7441      7476      7851      7870      7835      7853      7833      8000      8140      7786      7875      7948      8002      8092 
dram[20]:      7438      7433      7476      7473      7794      8166      7855      7948      7988      8112      7819      7829      7841      7830      8083      7903 
dram[21]:      7417      7421      7512      7461      7785      8297      7974      7871      8099      8170      7845      7809      7906      7803      8106      7935 
dram[22]:      7421      7424      7450      7498      7799      8091      7923      7859      7814      8219      7854      7983      7899      7834      7815      7917 
dram[23]:      7433      7454      7445      7490      7846      8038      7915      7913      7833      8429      7909      7873      7966      7837      7834      7952 
dram[24]:      7437      7466      7441      7452      7878      8108      8124      8039      7827      8233      7803      7919      7797      8007      8060      7774 
dram[25]:      7437      7492      7433      7441      7907      8038      7922      7938      7846      7901      7847      7935      7810      7934      7874      8067 
dram[26]:      7478      7438      7430      7437      8074      8010      8011      7842      7789      8271      7854      7911      7790      8142      7887      7774 
dram[27]:      7461      7437      7464      7429      8136      8042      8008      7853      7795      8292      7835      7910      7790      8163      7939      7770 
dram[28]:      7468      7460      7441      7433      7990      8200      8055      8006      7802      7850      7786      7875      7794      8002      8321      7834 
dram[29]:      7454      7470      7446      7429      7956      8051      8052      7935      7815      7877      7798      7906      7939      7862      8071      7837 
dram[30]:      7476      7437      7425      7438      8090      8058      7975      7894      7839      7895      8078      7830      7928      8051      7968      7798 
dram[31]:      7469      7433      7460      7442      8066      8115      7845      7909      7795      7887      7787      7833      7802      8054      8046      7814 
average row accesses per activate:
dram[0]:  3.452229  3.412121  3.191257  3.267045  3.127778  3.295455  3.500000  3.272727  3.000000  3.206452  3.035503  2.893258  3.398844  3.166667  3.331325  3.530488 
dram[1]:  3.804054  3.430303  3.197861  3.230337  3.197802  3.010257  3.476470  3.389535  3.158537  3.087500  3.210191  2.866667  3.444444  3.560976  3.395210  3.159341 
dram[2]:  3.382716  3.708609  2.968586  3.245714  3.331429  3.350575  3.174603  3.312139  3.500000  3.229814  2.925714  3.132076  3.156425  3.267760  3.466258  3.182857 
dram[3]:  3.653595  3.605096  3.113513  3.053191  3.285714  3.340909  3.088542  3.164773  3.063584  3.132530  3.074534  3.082353  3.274854  3.262295  3.234637  3.333333 
dram[4]:  3.194118  3.557692  2.994737  3.343374  3.282486  3.057292  3.488506  3.473054  3.133758  3.034884  3.337500  3.104938  3.557576  3.405882  3.598765  3.183432 
dram[5]:  3.055556  3.383234  2.923469  3.598726  2.944724  3.375723  3.130208  3.411765  3.360000  3.877863  3.412903  3.042683  3.195652  3.324022  3.408537  3.167630 
dram[6]:  3.728477  3.016393  3.025773  3.167598  3.242938  3.312139  3.089947  3.197740  2.957831  3.585526  3.227848  3.035088  3.175824  3.656442  3.490909  3.355422 
dram[7]:  3.454545  3.339506  3.201087  3.392857  3.026738  2.963917  3.123656  3.000000  3.144737  3.179012  3.071006  2.846995  3.434524  3.423529  3.329412  3.000000 
dram[8]:  3.472393  3.421687  3.096774  3.010471  3.274286  2.861386  3.470930  2.969697  3.072727  3.308176  3.028571  3.104651  2.963917  3.081522  3.274286  3.295455 
dram[9]:  3.037634  3.295858  3.084211  3.419162  3.015873  3.095745  3.021277  2.895000  2.884393  3.237805  2.796792  3.123529  3.350575  3.520958  3.220930  3.421687 
dram[10]:  3.655844  3.753333  3.115789  3.127778  2.979058  3.088889  3.464286  3.351955  2.982249  3.245399  2.971751  3.052023  3.059140  3.201058  3.484277  3.365854 
dram[11]:  3.320000  3.237288  3.209945  3.316092  3.085562  3.060440  3.473054  3.071066  2.795455  3.335404  3.414474  3.159763  3.206704  3.288136  3.279070  3.209302 
dram[12]:  3.710692  3.895105  3.150838  3.360465  3.337349  3.208092  2.994898  3.400000  3.337580  3.181818  3.000000  2.759162  3.039106  3.259669  3.238636  3.383234 
dram[13]:  3.440476  3.543210  3.097297  3.496855  3.208333  3.690323  3.174863  3.010417  3.208589  3.621428  2.858696  2.932203  3.010929  3.239130  3.086957  3.397590 
dram[14]:  3.433735  3.141243  2.910000  3.461539  3.186441  2.989189  2.984771  3.136612  3.011561  3.206250  3.005747  2.782609  3.005102  3.000000  3.238889  3.137363 
dram[15]:  3.689873  3.331361  2.989418  3.569697  3.100000  3.010417  3.195531  2.969543  3.160494  3.128655  3.215569  3.011628  3.284884  3.181319  3.369048  3.256983 
dram[16]:  3.337143  3.070000  3.392045  3.090425  3.196721  3.550296  3.365269  3.204420  2.879121  3.052632  2.988950  3.296053  3.180851  3.112903  3.159091  2.946524 
dram[17]:  3.069892  3.822785  3.269663  2.957672  3.240437  3.218579  3.362573  3.069892  3.164557  3.256250  3.000000  2.777174  3.190217  3.337278  3.086207  3.203488 
dram[18]:  3.405882  3.745098  3.316384  3.120000  2.879581  3.523809  3.295455  3.057592  3.282209  2.811111  3.022989  2.726316  3.327778  3.259669  3.323171  3.163842 
dram[19]:  3.357955  3.048128  3.134409  3.106383  2.901554  3.388572  3.718954  2.912821  3.567568  3.094937  3.240506  2.970930  3.269663  3.308989  3.219653  3.472050 
dram[20]:  3.518987  3.310345  3.345029  3.260355  3.452941  3.286550  3.254144  3.181818  2.865169  3.064706  2.923077  2.972376  3.000000  3.369318  3.415663  3.250000 
dram[21]:  3.309942  3.232432  3.385057  3.000000  3.206704  3.098901  3.216667  2.861538  3.293750  3.124224  2.845304  3.017143  3.124324  3.308571  3.160000  3.427673 
dram[22]:  3.349398  3.347059  3.215470  3.171271  2.863636  3.122340  3.367816  3.409357  3.513158  3.479167  2.813830  2.977143  3.167567  3.150838  3.289157  3.238372 
dram[23]:  3.272727  3.374269  3.333333  3.175532  2.852041  3.285714  3.363636  3.000000  3.102857  3.236025  3.098266  2.865169  3.506024  3.369942  3.236686  3.239521 
dram[24]:  3.137363  3.735484  3.440476  3.163934  2.668269  3.054054  3.367232  3.269663  3.145455  3.384106  2.755319  2.994382  3.329480  3.524096  3.738255  3.090909 
dram[25]:  3.168539  3.420118  3.065574  3.314286  3.125683  3.298851  3.331395  3.112903  3.360759  3.179012  2.994286  3.161677  3.103825  3.446429  3.439024  2.928571 
dram[26]:  3.233333  3.460123  3.335294  3.058824  2.953125  3.184783  3.306818  3.057292  3.303226  2.952663  3.107785  3.017045  3.360947  3.198864  3.368098  3.100559 
dram[27]:  3.464286  3.300578  3.156757  3.455090  2.879397  3.320000  3.496970  3.046632  3.316456  3.159509  2.834286  3.120000  3.206704  3.299435  3.098837  3.088398 
dram[28]:  3.179775  4.218310  3.324022  3.414201  3.016129  3.306011  2.953125  3.000000  3.217391  3.689655  3.162651  2.976744  3.584906  3.185792  3.258621  3.311377 
dram[29]:  3.376471  4.234043  3.380117  3.151685  3.005465  3.141304  3.220339  3.214689  3.461039  3.296296  3.017442  3.005882  3.295455  3.195531  3.272189  3.252874 
dram[30]:  3.421053  4.112676  3.372093  3.502994  3.016304  3.178378  3.234286  3.175824  3.000000  3.305732  3.207547  3.145455  3.274854  3.141243  3.270115  3.455696 
dram[31]:  3.167567  3.630573  3.109890  3.396552  3.142045  3.068063  3.344828  3.163842  2.977011  3.520000  3.107785  3.011765  3.575000  3.203390  3.213873  3.152941 
average row locality = 286363/89031 = 3.216441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       508       520       539       529       520       543       560       545       471       450       460       470       552       557       513       537 
dram[1]:       524       528       551       531       541       545       557       546       475       444       456       473       552       554       528       534 
dram[2]:       514       525       521       520       541       553       561       537       477       473       469       460       530       556       524       514 
dram[3]:       523       534       532       529       550       547       555       526       482       474       448       483       524       559       536       512 
dram[4]:       500       517       528       519       542       544       567       544       447       469       488       467       548       547       546       496 
dram[5]:       513       522       527       529       541       549       561       541       457       464       484       464       546       555       525       509 
dram[6]:       520       516       545       525       540       533       545       530       441       491       469       477       538       560       537       524 
dram[7]:       525       506       545       531       532       532       542       532       429       466       478       483       538       547       525       535 
dram[8]:       527       521       532       537       533       536       560       551       461       477       495       490       536       526       532       540 
dram[9]:       523       509       537       532       524       545       537       539       454       478       488       491       546       553       515       528 
dram[10]:       524       512       552       517       529       520       545       564       459       486       482       486       533       559       521       514 
dram[11]:       541       521       538       534       543       518       549       564       447       487       487       489       535       537       523       517 
dram[12]:       553       513       518       526       517       524       556       555       477       478       482       479       517       549       524       532 
dram[13]:       536       526       527       513       500       537       551       540       471       463       486       474       517       553       526       536 
dram[14]:       532       515       537       540       528       518       555       544       473       470       479       466       549       534       537       532 
dram[15]:       548       516       526       542       518       543       534       554       468       486       493       476       523       541       523       542 
dram[16]:       539       568       553       534       550       564       526       546       478       473       500       459       564       539       515       507 
dram[17]:       530       550       542       517       556       548       550       537       449       473       494       467       550       529       495       511 
dram[18]:       542       529       547       499       514       553       548       549       483       457       486       472       559       555       499       523 
dram[19]:       545       529       538       541       521       556       540       534       481       440       470       463       545       552       508       524 
dram[20]:       513       530       533       510       543       529       549       523       457       474       490       495       537       557       527       511 
dram[21]:       523       552       547       502       534       534       541       524       479       460       473       484       536       536       515       512 
dram[22]:       512       526       536       535       527       543       551       553       486       450       485       487       543       532       511       513 
dram[23]:       511       534       548       554       517       533       560       533       488       474       496       470       538       546       508       498 
dram[24]:       533       524       534       538       514       527       562       551       475       468       479       492       530       541       522       502 
dram[25]:       523       527       517       537       534       536       541       550       485       468       487       486       523       537       529       488 
dram[26]:       545       510       526       532       520       550       550       550       466       456       476       489       527       526       514       514 
dram[27]:       556       524       536       534       531       545       549       556       475       469       450       499       530       549       492       515 
dram[28]:       526       566       548       538       517       570       532       537       470       481       487       469       543       544       523       506 
dram[29]:       533       566       538       524       509       545       531       534       489       474       481       467       541       535       509       521 
dram[30]:       539       550       532       548       513       554       533       545       464       470       473       475       521       521       518       502 
dram[31]:       541       537       520       554       509       546       547       529       477       475       484       465       535       526       515       494 
total dram reads = 265509
bank skew: 570/429 = 1.33
chip skew: 8415/8246 = 1.02
number of total write accesses:
dram[0]:       136       170       180       184       172       146       112       124       189       188       206       180       142       128       160       168 
dram[1]:       156       150       185       173       164       168       134       148       169       200       186       172       148       120       156       162 
dram[2]:       136       140       184       187       165       120       156       144       192       188       172       152       140       168       164       167 
dram[3]:       144       126       174       179       192       161       152       123       192       184       182       162       144       149       170       152 
dram[4]:       172       151       164       144       156       172       160       144       180       212       181       144       156       128       148       167 
dram[5]:       145       171       181       144       180       140       157       153       187       176       180       140       168       160       136       156 
dram[6]:       172       141       168       165       135       160       156       144       200       216       164       168       160       144       155       132 
dram[7]:       180       140       176       156       136       172       156       140       194       193       164       152       156       140       164       152 
dram[8]:       155       188       176       152       160       165       146       143       181       196       140       173       156       163       160       159 
dram[9]:       168       187       194       155       182       144       121       155       177       212       140       160       148       140       156       158 
dram[10]:       156       204       156       184       155       140       148       144       177       172       174       167       144       184       129       149 
dram[11]:       157       207       171       170       136       154       124       160       178       198       126       180       156       180       162       140 
dram[12]:       148       174       184       205       148       124       124       160       186       188       184       192       108       163       180       129 
dram[13]:       166       190       184       172       156       140       120       152       206       175       160       180       135       172       167       112 
dram[14]:       150       164       180       180       144       140       132       118       192       172       176       184       160       144       183       155 
dram[15]:       140       184       152       188       159       140       145       124       174       196       174       164       167       151       172       164 
dram[16]:       178       180       173       187       140       140       144       136       184       193       159       164       136       158       163       174 
dram[17]:       164       211       158       165       148       162       100       136       204       192       160       170       146       140       166       160 
dram[18]:       148       175       159       188       140       154       126       140       205       195       160       179       157       140       184       148 
dram[19]:       179       161       179       171       154       145       116       135       188       196       166       190       147       148       195       140 
dram[20]:       170       184       156       160       175       132       157       145       203       188       161       172       156       144       160       137 
dram[21]:       168       184       167       188       157       119       150       135       192       172       166       175       168       171       152       132 
dram[22]:       172       172       184       154       160       176       138       120       192       201       175       136       171       127       138       175 
dram[23]:       116       172       166       172       167       168       128       112       220       188       157       160       174       148       156       172 
dram[24]:       152       217       172       163       159       152       136       124       176       170       156       161       184       175       140       166 
dram[25]:       164       199       176       172       149       152       126       116       183       188       148       168       180       168       140       179 
dram[26]:       145       216       164       157       185       144       128       146       182       172       172       161       164       148       140       164 
dram[27]:       102       188       192       172       168       144       112       126       192       183       184       186       176       139       162       173 
dram[28]:       160       132       188       156       176       136       140       156       190       216       150       169       108       156       172       188 
dram[29]:       164       124       160       148       164       132       154       139       173       240       152       174       151       148       176       177 
dram[30]:       182       136       192       148       165       136       132       132       160       196       148       176       156       138       204       173 
dram[31]:       180       132       184       147       174       160       140       124       164       212       140       184       148       164       162       165 
total dram writes = 82868
bank skew: 240/100 = 2.40
chip skew: 2613/2571 = 1.02
average mf latency per bank:
dram[0]:       5816      5420      5315      5383      6069      5983      5906      6075      6077      6338      5985      6093      5726      5785      6046      5883
dram[1]:       5679      5435      5242      5365      6016      5928      5829      5860      6368      6296      6369      6273      5652      5997      6022      5985
dram[2]:       5724      5578      5347      5282      5946      6219      5535      5985      6079      6183      6263      6407      5818      5434      5921      6030
dram[3]:       5487      5611      5343      5330      5584      5902      5533      6187      5944      6184      6290      6108      5810      5601      5659      6185
dram[4]:       5234      5177      5100      5602      5723      5608      5259      5507      6179      5774      5762      6281      5425      5695      5538      5918
dram[5]:       5397      5177      5012      5633      5583      5881      5406      5644      6082      6106      5721      6367      5433      5292      5843      5926
dram[6]:       5122      5345      4978      5256      5806      5662      5388      5619      5975      5410      6133      5858      5461      5258      5477      5938
dram[7]:       5247      5362      4907      5347      6063      5692      5484      5772      6215      5932      5994      6085      5487      5514      5716      5796
dram[8]:       5648      5429      5623      5725      6293      6114      6009      5961      6494      6211      6567      6173      5763      5982      6219      6013
dram[9]:       5490      5432      5324      5559      6031      6139      6284      5826      6423      5986      6539      6211      5835      5935      6405      6210
dram[10]:       5562      5289      5570      5609      6227      6365      6026      5872      6443      6228      6211      6157      5903      5487      6528      6298
dram[11]:       5674      5382      5669      5851      6458      6513      6468      6057      6767      6266      6876      6281      6015      5835      6392      6563
dram[12]:       5664      5587      5595      5638      6622      6800      6251      6084      6502      6254      6274      6224      6664      5868      6010      6484
dram[13]:       5169      4862      5232      5524      6184      5988      5691      5709      5873      6137      6068      6008      5790      5294      5601      6180
dram[14]:       5883      5776      5766      5750      6705      6796      6322      6536      6323      6666      6566      6568      9811      6304      6066      6401
dram[15]:       5653      5356      5699      5547      6317      6266      6071      6120      6450      6031      6229      6337      5828      5901      6071      5937
dram[16]:       5540      5365      5573      5785      6304      6193      6468      6331      6416      6317      6609      6784      6133      6052      6458      6388
dram[17]:       5751      5189      5705      5958      6188      6225      6547      6452      6455      6357      6488      6590      6065      6317      6505      6411
dram[18]:       5545      5333      5439      5632      6375      5955      6062      5921      5921      6322      6350      6302      5700      5842      6017      6212
dram[19]:       5263      5418      5383      5493      6146      5953      6149      6081      6163      6315      6354      6225      5761      5727      5904      6166
dram[20]:       5621      5498      5625      5890      5846      6470      5820      6258      6376      6251      6398      6136      5876      5881      6197      6476
dram[21]:       5488      5145      5417      5577      5925      6330      5752      6127      6054      6419      6289      5997      5581      5726      6024      6275
dram[22]:       5442      5536      5454      5588      6008      5865      5968      6082      6109      6394      6197      6526      5626      6278      6411      6106
dram[23]:       5927      5643      5488      5393      6131      6002      6050      6490      5869      6207      6308      6508      5778      5846      6244      6272
dram[24]:       5466      4925      5247      5377      5977      5853      5789      5805      6116      6263      6135      6053      5427      5371      6164      6125
dram[25]:       5615      5259      5640      5570      6259      6248      6474      6309      6294      6386      6481      6372      5839      5743      6275      6478
dram[26]:       5462      5033      5401      5572      5816      5985      6028      5765      6269      6430      6181      6220      5693      5842      6240      6004
dram[27]:       5754      5293      5323      5472      6118      6085      6279      6018      6234      6406      6402      5967      5649      5815      6609      6155
dram[28]:       5629      5555      5263      5625      6277      6144      6259      6214      6283      6054      6629      6377      6260      5764      6173      6136
dram[29]:       5248      5290      5234      5493      6021      5936      5738      5896      5964      5634      6397      6044      5613      5646      5985      5712
dram[30]:       5286      5484      5316      5495      6218      6130      6182      6060      6554      6151      6689      6249      5841      5976      5896      6155
dram[31]:       5073      5394      5246      5213      5893      5697      5773      5979      6142      5809      6448      6177      5541      5446      6047      6048
maximum mf latency per bank:
dram[0]:       7250      6816      6534      6854      6058      7799      5692      7839      6960      7023      6775      5982      7538      7892      8067      7674
dram[1]:       7513      7650      7064      7725      7554      7920      5997      6879      7319      7252      6923      7255      7360      7476      7441      7377
dram[2]:       7557      6363      7320      7054      7235      7481      6904      7129      7056      8226      7393      6314      7445      6273      7097      8324
dram[3]:       7914      6109      6901      6940      7453      6964      6829      6951      7111      7510      7300      6994      7149      7387      7253      7572
dram[4]:       7358      6058      7032      6717      6425      6346      6878      5712      7420      6497      6619      6869      6306      7920      6967      6382
dram[5]:       7448      7009      6849      6784      6266      6762      7317      5824      6783      6474      6758      6759      5935      6909      7224      8289
dram[6]:       7125      6436      5821      6798      7033      7018      6332      6589      6782      6319      7114      6310      5978      6387      7202      6965
dram[7]:       6966      5723      6430      7100      7752      7123      6659      6295      6940      6502      6746      6251      6196      6351      7071      6562
dram[8]:       7651      7869      7235      7095      6980      6732      6744      7019      6940      6349      7098      6673      7271      7423      8673      9033
dram[9]:       7640      6755      7046      7517      6937      6950      6835      7606      6919      6386      6971      6923      7262      7556      8663      7022
dram[10]:       6850      6442      6571      7264      7690      6974      6863      6911      7742      6702      6773      6668      6554      6723      6807      6994
dram[11]:       8228      7670      6750      6935      7076      7312      7478      6812      7866      7307      7264      6678      6636      6627      6927      9040
dram[12]:       6857      7622      6782      7454      6812      7241      7062      7498      7007      6846      6889      6816      7445      7059      7532      7841
dram[13]:       6435      7825      6644      6845      7556      6931      7216      7146      7829      6305      6656      6527      6815      6794      8047      6830
dram[14]:       7154      8033      7361      7647      7046      6720      7139      8004      8308      6975      7092      7286      7125      7823      8373      7914
dram[15]:       8053      8124      6815      7317      6968      7314      6848      7927      7755      6815      7027      6889      6902      7028      8534      6995
dram[16]:       6832      6880      7953      7137      6507      7468      7239      7645      7118      6810      8103      6259      8241      7752      7002      7880
dram[17]:       6781      6788      7142      7479      6761      7991      8335      7349      7026      7121      8346      6649      7619      7801      7153      6893
dram[18]:       7604      5988      6996      6984      7565      7031      6464      6572      6833      7155      6740      6817      6684      7421      6791      7732
dram[19]:       7266      7400      6801      7680      6287      7878      6919      6645      6575      6286      7753      6795      7632      6935      6708      7034
dram[20]:       6650      7316      6922      7555      6861      7444      7501      6756      6551      6816      7285      6610      6844      7478      6901      7111
dram[21]:       7268      7122      7158      7165      6362      6368      6344      7377      7259      7255      6862      6243      7122      6769      7181      8296
dram[22]:       6635      7105      7173      7195      6852      7527      8233      6848      6521      7200      7821      7767      7712      7304      7676      6797
dram[23]:       5992      7043      7368      7844      6960      6761      7492      7632      6527      6644      8305      5980      7193      7306      7474      6926
dram[24]:       6579      6412      7202      6352      6923      6675      6950      6049      7260      6684      7556      6876      7293      6156      7593      7423
dram[25]:       6924      6599      7841      6434      7785      7412      8414      6531      7448      6920      6572      7523      7693      6426      7334      8286
dram[26]:       6559      6315      6021      6739      6903      6991      6547      6835      6280      6821      6211      7755      6507      6251      7870      6114
dram[27]:       7085      6398      6501      7228      7206      7531      6917      6416      6105      7205      7713      7523      7519      6425      7771      8125
dram[28]:       6596      5995      6506      7221      7548      7319      6042      7051      8388      7162      7327      6700      6923      7429      7756      7392
dram[29]:       6276      6173      6468      6995      7793      6166      6815      6439      7590      6592      7555      6588      6568      7485      8027      7326
dram[30]:       6454      6592      6426      7151      7401      7204      6728      7218      7818      6574      7613      6762      6991      7653      8226      7607
dram[31]:       6626      6440      6334      6761      7152      6948      8496      6549      7393      6266      7913      7543      7172      7391      7536      6413
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17977 n_act=2745 n_pre=2729 n_ref_event=0 n_req=8924 n_rd=8274 n_rd_L2_A=0 n_write=0 n_wr_bk=2585 bw_util=0.3636
n_activity=13701 dram_eff=0.7926
bk0: 508a 22521i bk1: 520a 22306i bk2: 539a 21193i bk3: 529a 20666i bk4: 520a 21191i bk5: 543a 20867i bk6: 560a 22246i bk7: 545a 21105i bk8: 471a 21493i bk9: 450a 21790i bk10: 460a 21468i bk11: 470a 21442i bk12: 552a 20978i bk13: 557a 20517i bk14: 513a 21966i bk15: 537a 21776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692402
Row_Buffer_Locality_read = 0.719483
Row_Buffer_Locality_write = 0.347692
Bank_Level_Parallism = 10.487553
Bank_Level_Parallism_Col = 5.580965
Bank_Level_Parallism_Ready = 2.415784
write_to_read_ratio_blp_rw_average = 0.221310
GrpLevelPara = 3.162889 

BW Util details:
bwutil = 0.363603 
total_CMD = 29865 
util_bw = 10859 
Wasted_Col = 2704 
Wasted_Row = 95 
Idle = 16207 

BW Util Bottlenecks: 
RCDc_limit = 4580 
RCDWRc_limit = 1025 
WTRc_limit = 1431 
RTWc_limit = 2529 
CCDLc_limit = 2505 
rwq = 0 
CCDLc_limit_alone = 2229 
WTRc_limit_alone = 1254 
RTWc_limit_alone = 2430 

Commands details: 
total_CMD = 29865 
n_nop = 17977 
Read = 8274 
Write = 0 
L2_Alloc = 0 
L2_WB = 2585 
n_act = 2745 
n_pre = 2729 
n_ref = 0 
n_req = 8924 
total_req = 10859 

Dual Bus Interface Util: 
issued_total_row = 5474 
issued_total_col = 10859 
Row_Bus_Util =  0.183291 
CoL_Bus_Util = 0.363603 
Either_Row_CoL_Bus_Util = 0.398058 
Issued_on_Two_Bus_Simul_Util = 0.148836 
issued_two_Eff = 0.373906 
queue_avg = 18.140800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17928 n_act=2742 n_pre=2726 n_ref_event=0 n_req=8992 n_rd=8339 n_rd_L2_A=0 n_write=0 n_wr_bk=2591 bw_util=0.366
n_activity=13646 dram_eff=0.801
bk0: 524a 22389i bk1: 528a 22280i bk2: 551a 20935i bk3: 531a 21008i bk4: 541a 21134i bk5: 545a 20692i bk6: 557a 21416i bk7: 546a 20852i bk8: 475a 21564i bk9: 444a 21481i bk10: 456a 21593i bk11: 473a 21562i bk12: 552a 21283i bk13: 554a 21433i bk14: 528a 21695i bk15: 534a 21051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695062
Row_Buffer_Locality_read = 0.722868
Row_Buffer_Locality_write = 0.339969
Bank_Level_Parallism = 10.627823
Bank_Level_Parallism_Col = 5.722852
Bank_Level_Parallism_Ready = 2.575663
write_to_read_ratio_blp_rw_average = 0.214736
GrpLevelPara = 3.179527 

BW Util details:
bwutil = 0.365980 
total_CMD = 29865 
util_bw = 10930 
Wasted_Col = 2583 
Wasted_Row = 80 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 4509 
RCDWRc_limit = 893 
WTRc_limit = 1377 
RTWc_limit = 2290 
CCDLc_limit = 2294 
rwq = 0 
CCDLc_limit_alone = 2036 
WTRc_limit_alone = 1220 
RTWc_limit_alone = 2189 

Commands details: 
total_CMD = 29865 
n_nop = 17928 
Read = 8339 
Write = 0 
L2_Alloc = 0 
L2_WB = 2591 
n_act = 2742 
n_pre = 2726 
n_ref = 0 
n_req = 8992 
total_req = 10930 

Dual Bus Interface Util: 
issued_total_row = 5468 
issued_total_col = 10930 
Row_Bus_Util =  0.183091 
CoL_Bus_Util = 0.365980 
Either_Row_CoL_Bus_Util = 0.399699 
Issued_on_Two_Bus_Simul_Util = 0.149372 
issued_two_Eff = 0.373712 
queue_avg = 18.346493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3465
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17997 n_act=2735 n_pre=2719 n_ref_event=0 n_req=8922 n_rd=8275 n_rd_L2_A=0 n_write=0 n_wr_bk=2575 bw_util=0.3633
n_activity=13655 dram_eff=0.7946
bk0: 514a 22349i bk1: 525a 22848i bk2: 521a 21047i bk3: 520a 21002i bk4: 541a 21081i bk5: 553a 21890i bk6: 561a 20358i bk7: 537a 21533i bk8: 477a 21791i bk9: 473a 21778i bk10: 469a 21710i bk11: 460a 22297i bk12: 530a 20829i bk13: 556a 21276i bk14: 524a 21575i bk15: 514a 21905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693454
Row_Buffer_Locality_read = 0.719396
Row_Buffer_Locality_write = 0.361669
Bank_Level_Parallism = 10.420754
Bank_Level_Parallism_Col = 5.448718
Bank_Level_Parallism_Ready = 2.440737
write_to_read_ratio_blp_rw_average = 0.224126
GrpLevelPara = 3.108270 

BW Util details:
bwutil = 0.363302 
total_CMD = 29865 
util_bw = 10850 
Wasted_Col = 2657 
Wasted_Row = 71 
Idle = 16287 

BW Util Bottlenecks: 
RCDc_limit = 4616 
RCDWRc_limit = 909 
WTRc_limit = 1217 
RTWc_limit = 1967 
CCDLc_limit = 2468 
rwq = 0 
CCDLc_limit_alone = 2210 
WTRc_limit_alone = 1056 
RTWc_limit_alone = 1870 

Commands details: 
total_CMD = 29865 
n_nop = 17997 
Read = 8275 
Write = 0 
L2_Alloc = 0 
L2_WB = 2575 
n_act = 2735 
n_pre = 2719 
n_ref = 0 
n_req = 8922 
total_req = 10850 

Dual Bus Interface Util: 
issued_total_row = 5454 
issued_total_col = 10850 
Row_Bus_Util =  0.182622 
CoL_Bus_Util = 0.363302 
Either_Row_CoL_Bus_Util = 0.397388 
Issued_on_Two_Bus_Simul_Util = 0.148535 
issued_two_Eff = 0.373778 
queue_avg = 18.071388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0714
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17957 n_act=2777 n_pre=2761 n_ref_event=0 n_req=8966 n_rd=8314 n_rd_L2_A=0 n_write=0 n_wr_bk=2586 bw_util=0.365
n_activity=13684 dram_eff=0.7966
bk0: 523a 22079i bk1: 534a 22384i bk2: 532a 20544i bk3: 529a 20655i bk4: 550a 20768i bk5: 547a 21228i bk6: 555a 20397i bk7: 526a 21558i bk8: 482a 21694i bk9: 474a 21838i bk10: 448a 22127i bk11: 483a 21655i bk12: 524a 21869i bk13: 559a 20980i bk14: 536a 21254i bk15: 512a 22149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690274
Row_Buffer_Locality_read = 0.719870
Row_Buffer_Locality_write = 0.312883
Bank_Level_Parallism = 10.529067
Bank_Level_Parallism_Col = 5.552552
Bank_Level_Parallism_Ready = 2.459908
write_to_read_ratio_blp_rw_average = 0.229316
GrpLevelPara = 3.109029 

BW Util details:
bwutil = 0.364976 
total_CMD = 29865 
util_bw = 10900 
Wasted_Col = 2617 
Wasted_Row = 124 
Idle = 16224 

BW Util Bottlenecks: 
RCDc_limit = 4445 
RCDWRc_limit = 870 
WTRc_limit = 963 
RTWc_limit = 2229 
CCDLc_limit = 2387 
rwq = 0 
CCDLc_limit_alone = 2182 
WTRc_limit_alone = 865 
RTWc_limit_alone = 2122 

Commands details: 
total_CMD = 29865 
n_nop = 17957 
Read = 8314 
Write = 0 
L2_Alloc = 0 
L2_WB = 2586 
n_act = 2777 
n_pre = 2761 
n_ref = 0 
n_req = 8966 
total_req = 10900 

Dual Bus Interface Util: 
issued_total_row = 5538 
issued_total_col = 10900 
Row_Bus_Util =  0.185434 
CoL_Bus_Util = 0.364976 
Either_Row_CoL_Bus_Util = 0.398728 
Issued_on_Two_Bus_Simul_Util = 0.151683 
issued_two_Eff = 0.380417 
queue_avg = 17.901356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=18004 n_act=2709 n_pre=2693 n_ref_event=0 n_req=8915 n_rd=8269 n_rd_L2_A=0 n_write=0 n_wr_bk=2579 bw_util=0.3632
n_activity=13766 dram_eff=0.788
bk0: 500a 21753i bk1: 517a 22291i bk2: 528a 20232i bk3: 519a 20844i bk4: 542a 20938i bk5: 544a 20699i bk6: 567a 19965i bk7: 544a 20248i bk8: 447a 22397i bk9: 469a 21566i bk10: 488a 21473i bk11: 467a 21090i bk12: 548a 21747i bk13: 547a 21559i bk14: 546a 21892i bk15: 496a 21685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696130
Row_Buffer_Locality_read = 0.722336
Row_Buffer_Locality_write = 0.360681
Bank_Level_Parallism = 10.658706
Bank_Level_Parallism_Col = 5.817640
Bank_Level_Parallism_Ready = 2.550055
write_to_read_ratio_blp_rw_average = 0.214900
GrpLevelPara = 3.161395 

BW Util details:
bwutil = 0.363235 
total_CMD = 29865 
util_bw = 10848 
Wasted_Col = 2764 
Wasted_Row = 121 
Idle = 16132 

BW Util Bottlenecks: 
RCDc_limit = 4539 
RCDWRc_limit = 904 
WTRc_limit = 2025 
RTWc_limit = 2506 
CCDLc_limit = 2665 
rwq = 0 
CCDLc_limit_alone = 2268 
WTRc_limit_alone = 1754 
RTWc_limit_alone = 2380 

Commands details: 
total_CMD = 29865 
n_nop = 18004 
Read = 8269 
Write = 0 
L2_Alloc = 0 
L2_WB = 2579 
n_act = 2709 
n_pre = 2693 
n_ref = 0 
n_req = 8915 
total_req = 10848 

Dual Bus Interface Util: 
issued_total_row = 5402 
issued_total_col = 10848 
Row_Bus_Util =  0.180881 
CoL_Bus_Util = 0.363235 
Either_Row_CoL_Bus_Util = 0.397154 
Issued_on_Two_Bus_Simul_Util = 0.146961 
issued_two_Eff = 0.370036 
queue_avg = 19.033585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17975 n_act=2734 n_pre=2718 n_ref_event=0 n_req=8934 n_rd=8287 n_rd_L2_A=0 n_write=0 n_wr_bk=2574 bw_util=0.3637
n_activity=13642 dram_eff=0.7961
bk0: 513a 21618i bk1: 522a 21925i bk2: 527a 20536i bk3: 529a 21204i bk4: 541a 20721i bk5: 549a 21656i bk6: 561a 20124i bk7: 541a 20771i bk8: 457a 21341i bk9: 464a 23337i bk10: 484a 21915i bk11: 464a 22115i bk12: 546a 21458i bk13: 555a 20936i bk14: 525a 21625i bk15: 509a 21827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693978
Row_Buffer_Locality_read = 0.719319
Row_Buffer_Locality_write = 0.369397
Bank_Level_Parallism = 10.568265
Bank_Level_Parallism_Col = 5.657673
Bank_Level_Parallism_Ready = 2.483473
write_to_read_ratio_blp_rw_average = 0.252522
GrpLevelPara = 3.189607 

BW Util details:
bwutil = 0.363670 
total_CMD = 29865 
util_bw = 10861 
Wasted_Col = 2680 
Wasted_Row = 53 
Idle = 16271 

BW Util Bottlenecks: 
RCDc_limit = 4732 
RCDWRc_limit = 845 
WTRc_limit = 1014 
RTWc_limit = 3071 
CCDLc_limit = 2270 
rwq = 0 
CCDLc_limit_alone = 1964 
WTRc_limit_alone = 924 
RTWc_limit_alone = 2855 

Commands details: 
total_CMD = 29865 
n_nop = 17975 
Read = 8287 
Write = 0 
L2_Alloc = 0 
L2_WB = 2574 
n_act = 2734 
n_pre = 2718 
n_ref = 0 
n_req = 8934 
total_req = 10861 

Dual Bus Interface Util: 
issued_total_row = 5452 
issued_total_col = 10861 
Row_Bus_Util =  0.182555 
CoL_Bus_Util = 0.363670 
Either_Row_CoL_Bus_Util = 0.398125 
Issued_on_Two_Bus_Simul_Util = 0.148100 
issued_two_Eff = 0.371993 
queue_avg = 18.628931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17964 n_act=2746 n_pre=2730 n_ref_event=0 n_req=8938 n_rd=8291 n_rd_L2_A=0 n_write=0 n_wr_bk=2580 bw_util=0.364
n_activity=13755 dram_eff=0.7903
bk0: 520a 22509i bk1: 516a 21041i bk2: 545a 21047i bk3: 525a 21432i bk4: 540a 21266i bk5: 533a 21510i bk6: 545a 20569i bk7: 530a 21195i bk8: 441a 21798i bk9: 491a 22318i bk10: 469a 21529i bk11: 477a 21306i bk12: 538a 20465i bk13: 560a 21394i bk14: 537a 21774i bk15: 524a 21673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692772
Row_Buffer_Locality_read = 0.721746
Row_Buffer_Locality_write = 0.321484
Bank_Level_Parallism = 10.493658
Bank_Level_Parallism_Col = 5.620419
Bank_Level_Parallism_Ready = 2.521203
write_to_read_ratio_blp_rw_average = 0.217204
GrpLevelPara = 3.123026 

BW Util details:
bwutil = 0.364005 
total_CMD = 29865 
util_bw = 10871 
Wasted_Col = 2758 
Wasted_Row = 89 
Idle = 16147 

BW Util Bottlenecks: 
RCDc_limit = 4502 
RCDWRc_limit = 1053 
WTRc_limit = 1517 
RTWc_limit = 1863 
CCDLc_limit = 2498 
rwq = 0 
CCDLc_limit_alone = 2279 
WTRc_limit_alone = 1358 
RTWc_limit_alone = 1803 

Commands details: 
total_CMD = 29865 
n_nop = 17964 
Read = 8291 
Write = 0 
L2_Alloc = 0 
L2_WB = 2580 
n_act = 2746 
n_pre = 2730 
n_ref = 0 
n_req = 8938 
total_req = 10871 

Dual Bus Interface Util: 
issued_total_row = 5476 
issued_total_col = 10871 
Row_Bus_Util =  0.183358 
CoL_Bus_Util = 0.364005 
Either_Row_CoL_Bus_Util = 0.398493 
Issued_on_Two_Bus_Simul_Util = 0.148870 
issued_two_Eff = 0.373582 
queue_avg = 17.877884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17967 n_act=2800 n_pre=2784 n_ref_event=0 n_req=8890 n_rd=8246 n_rd_L2_A=0 n_write=0 n_wr_bk=2571 bw_util=0.3622
n_activity=13698 dram_eff=0.7897
bk0: 525a 21919i bk1: 506a 22417i bk2: 545a 21013i bk3: 531a 21466i bk4: 532a 21075i bk5: 532a 20654i bk6: 542a 21009i bk7: 532a 20858i bk8: 429a 22302i bk9: 466a 21498i bk10: 478a 21590i bk11: 483a 21149i bk12: 538a 20839i bk13: 547a 21707i bk14: 525a 21664i bk15: 535a 20865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685039
Row_Buffer_Locality_read = 0.714043
Row_Buffer_Locality_write = 0.313665
Bank_Level_Parallism = 10.606538
Bank_Level_Parallism_Col = 5.534306
Bank_Level_Parallism_Ready = 2.442729
write_to_read_ratio_blp_rw_average = 0.224634
GrpLevelPara = 3.151136 

BW Util details:
bwutil = 0.362197 
total_CMD = 29865 
util_bw = 10817 
Wasted_Col = 2716 
Wasted_Row = 110 
Idle = 16222 

BW Util Bottlenecks: 
RCDc_limit = 4978 
RCDWRc_limit = 947 
WTRc_limit = 1139 
RTWc_limit = 2410 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2283 
WTRc_limit_alone = 1008 
RTWc_limit_alone = 2267 

Commands details: 
total_CMD = 29865 
n_nop = 17967 
Read = 8246 
Write = 0 
L2_Alloc = 0 
L2_WB = 2571 
n_act = 2800 
n_pre = 2784 
n_ref = 0 
n_req = 8890 
total_req = 10817 

Dual Bus Interface Util: 
issued_total_row = 5584 
issued_total_col = 10817 
Row_Bus_Util =  0.186975 
CoL_Bus_Util = 0.362197 
Either_Row_CoL_Bus_Util = 0.398393 
Issued_on_Two_Bus_Simul_Util = 0.150779 
issued_two_Eff = 0.378467 
queue_avg = 17.894659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17834 n_act=2853 n_pre=2837 n_ref_event=0 n_req=9013 n_rd=8354 n_rd_L2_A=0 n_write=0 n_wr_bk=2613 bw_util=0.3672
n_activity=13775 dram_eff=0.7962
bk0: 527a 22031i bk1: 521a 21799i bk2: 532a 20103i bk3: 537a 20080i bk4: 533a 21490i bk5: 536a 20288i bk6: 560a 21033i bk7: 551a 20169i bk8: 461a 21294i bk9: 477a 22153i bk10: 495a 21633i bk11: 490a 20703i bk12: 536a 19990i bk13: 526a 20529i bk14: 532a 21079i bk15: 540a 20933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683457
Row_Buffer_Locality_read = 0.711515
Row_Buffer_Locality_write = 0.327769
Bank_Level_Parallism = 11.029549
Bank_Level_Parallism_Col = 5.707480
Bank_Level_Parallism_Ready = 2.442600
write_to_read_ratio_blp_rw_average = 0.227428
GrpLevelPara = 3.173759 

BW Util details:
bwutil = 0.367219 
total_CMD = 29865 
util_bw = 10967 
Wasted_Col = 2628 
Wasted_Row = 145 
Idle = 16125 

BW Util Bottlenecks: 
RCDc_limit = 4973 
RCDWRc_limit = 893 
WTRc_limit = 1069 
RTWc_limit = 2450 
CCDLc_limit = 2704 
rwq = 0 
CCDLc_limit_alone = 2418 
WTRc_limit_alone = 930 
RTWc_limit_alone = 2303 

Commands details: 
total_CMD = 29865 
n_nop = 17834 
Read = 8354 
Write = 0 
L2_Alloc = 0 
L2_WB = 2613 
n_act = 2853 
n_pre = 2837 
n_ref = 0 
n_req = 9013 
total_req = 10967 

Dual Bus Interface Util: 
issued_total_row = 5690 
issued_total_col = 10967 
Row_Bus_Util =  0.190524 
CoL_Bus_Util = 0.367219 
Either_Row_CoL_Bus_Util = 0.402846 
Issued_on_Two_Bus_Simul_Util = 0.154897 
issued_two_Eff = 0.384507 
queue_avg = 20.205559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17921 n_act=2850 n_pre=2834 n_ref_event=0 n_req=8955 n_rd=8299 n_rd_L2_A=0 n_write=0 n_wr_bk=2597 bw_util=0.3648
n_activity=13850 dram_eff=0.7867
bk0: 523a 21326i bk1: 509a 21206i bk2: 537a 21002i bk3: 532a 20061i bk4: 524a 21124i bk5: 545a 20821i bk6: 537a 20477i bk7: 539a 19735i bk8: 454a 21411i bk9: 478a 22126i bk10: 488a 21525i bk11: 491a 21282i bk12: 546a 21327i bk13: 553a 21360i bk14: 515a 21669i bk15: 528a 21266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681742
Row_Buffer_Locality_read = 0.709845
Row_Buffer_Locality_write = 0.326219
Bank_Level_Parallism = 10.794077
Bank_Level_Parallism_Col = 5.681447
Bank_Level_Parallism_Ready = 2.453836
write_to_read_ratio_blp_rw_average = 0.229664
GrpLevelPara = 3.126677 

BW Util details:
bwutil = 0.364842 
total_CMD = 29865 
util_bw = 10896 
Wasted_Col = 2834 
Wasted_Row = 81 
Idle = 16054 

BW Util Bottlenecks: 
RCDc_limit = 4848 
RCDWRc_limit = 1065 
WTRc_limit = 1377 
RTWc_limit = 2778 
CCDLc_limit = 2679 
rwq = 0 
CCDLc_limit_alone = 2406 
WTRc_limit_alone = 1205 
RTWc_limit_alone = 2677 

Commands details: 
total_CMD = 29865 
n_nop = 17921 
Read = 8299 
Write = 0 
L2_Alloc = 0 
L2_WB = 2597 
n_act = 2850 
n_pre = 2834 
n_ref = 0 
n_req = 8955 
total_req = 10896 

Dual Bus Interface Util: 
issued_total_row = 5684 
issued_total_col = 10896 
Row_Bus_Util =  0.190323 
CoL_Bus_Util = 0.364842 
Either_Row_CoL_Bus_Util = 0.399933 
Issued_on_Two_Bus_Simul_Util = 0.155232 
issued_two_Eff = 0.388145 
queue_avg = 19.218885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2189
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17924 n_act=2772 n_pre=2756 n_ref_event=0 n_req=8955 n_rd=8303 n_rd_L2_A=0 n_write=0 n_wr_bk=2583 bw_util=0.3645
n_activity=13786 dram_eff=0.7896
bk0: 524a 22659i bk1: 512a 22551i bk2: 552a 20675i bk3: 517a 21505i bk4: 529a 21017i bk5: 520a 21180i bk6: 545a 21242i bk7: 564a 20564i bk8: 459a 22051i bk9: 486a 21732i bk10: 482a 21126i bk11: 486a 21523i bk12: 533a 21384i bk13: 559a 20616i bk14: 521a 21106i bk15: 514a 21653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690452
Row_Buffer_Locality_read = 0.716127
Row_Buffer_Locality_write = 0.363497
Bank_Level_Parallism = 10.511772
Bank_Level_Parallism_Col = 5.598289
Bank_Level_Parallism_Ready = 2.467757
write_to_read_ratio_blp_rw_average = 0.221160
GrpLevelPara = 3.173352 

BW Util details:
bwutil = 0.364507 
total_CMD = 29865 
util_bw = 10886 
Wasted_Col = 2700 
Wasted_Row = 133 
Idle = 16146 

BW Util Bottlenecks: 
RCDc_limit = 4700 
RCDWRc_limit = 1044 
WTRc_limit = 1302 
RTWc_limit = 2291 
CCDLc_limit = 2400 
rwq = 0 
CCDLc_limit_alone = 2140 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 2199 

Commands details: 
total_CMD = 29865 
n_nop = 17924 
Read = 8303 
Write = 0 
L2_Alloc = 0 
L2_WB = 2583 
n_act = 2772 
n_pre = 2756 
n_ref = 0 
n_req = 8955 
total_req = 10886 

Dual Bus Interface Util: 
issued_total_row = 5528 
issued_total_col = 10886 
Row_Bus_Util =  0.185100 
CoL_Bus_Util = 0.364507 
Either_Row_CoL_Bus_Util = 0.399833 
Issued_on_Two_Bus_Simul_Util = 0.149774 
issued_two_Eff = 0.374592 
queue_avg = 18.619320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6193
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17930 n_act=2798 n_pre=2782 n_ref_event=0 n_req=8985 n_rd=8330 n_rd_L2_A=0 n_write=0 n_wr_bk=2599 bw_util=0.3659
n_activity=13907 dram_eff=0.7859
bk0: 541a 21776i bk1: 521a 20633i bk2: 538a 20195i bk3: 534a 21580i bk4: 543a 20685i bk5: 518a 21186i bk6: 549a 20847i bk7: 564a 20546i bk8: 447a 21446i bk9: 487a 22144i bk10: 487a 22574i bk11: 489a 21503i bk12: 535a 21275i bk13: 537a 20509i bk14: 523a 21671i bk15: 517a 21498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688592
Row_Buffer_Locality_read = 0.715246
Row_Buffer_Locality_write = 0.349618
Bank_Level_Parallism = 10.593879
Bank_Level_Parallism_Col = 5.626889
Bank_Level_Parallism_Ready = 2.512856
write_to_read_ratio_blp_rw_average = 0.206933
GrpLevelPara = 3.118014 

BW Util details:
bwutil = 0.365947 
total_CMD = 29865 
util_bw = 10929 
Wasted_Col = 2732 
Wasted_Row = 192 
Idle = 16012 

BW Util Bottlenecks: 
RCDc_limit = 4645 
RCDWRc_limit = 971 
WTRc_limit = 1318 
RTWc_limit = 1815 
CCDLc_limit = 2517 
rwq = 0 
CCDLc_limit_alone = 2276 
WTRc_limit_alone = 1132 
RTWc_limit_alone = 1760 

Commands details: 
total_CMD = 29865 
n_nop = 17930 
Read = 8330 
Write = 0 
L2_Alloc = 0 
L2_WB = 2599 
n_act = 2798 
n_pre = 2782 
n_ref = 0 
n_req = 8985 
total_req = 10929 

Dual Bus Interface Util: 
issued_total_row = 5580 
issued_total_col = 10929 
Row_Bus_Util =  0.186841 
CoL_Bus_Util = 0.365947 
Either_Row_CoL_Bus_Util = 0.399632 
Issued_on_Two_Bus_Simul_Util = 0.153156 
issued_two_Eff = 0.383243 
queue_avg = 18.686087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6861
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17940 n_act=2755 n_pre=2739 n_ref_event=0 n_req=8953 n_rd=8300 n_rd_L2_A=0 n_write=0 n_wr_bk=2597 bw_util=0.3649
n_activity=13680 dram_eff=0.7966
bk0: 553a 21908i bk1: 513a 22726i bk2: 518a 20118i bk3: 526a 20727i bk4: 517a 22082i bk5: 524a 20617i bk6: 556a 20760i bk7: 555a 20501i bk8: 477a 21702i bk9: 478a 21946i bk10: 482a 21469i bk11: 479a 20811i bk12: 517a 21490i bk13: 549a 21321i bk14: 524a 21261i bk15: 532a 20587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692282
Row_Buffer_Locality_read = 0.720964
Row_Buffer_Locality_write = 0.327718
Bank_Level_Parallism = 10.791691
Bank_Level_Parallism_Col = 5.757184
Bank_Level_Parallism_Ready = 2.579792
write_to_read_ratio_blp_rw_average = 0.228144
GrpLevelPara = 3.176951 

BW Util details:
bwutil = 0.364875 
total_CMD = 29865 
util_bw = 10897 
Wasted_Col = 2586 
Wasted_Row = 117 
Idle = 16265 

BW Util Bottlenecks: 
RCDc_limit = 4666 
RCDWRc_limit = 878 
WTRc_limit = 1328 
RTWc_limit = 2321 
CCDLc_limit = 2392 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 1179 
RTWc_limit_alone = 2217 

Commands details: 
total_CMD = 29865 
n_nop = 17940 
Read = 8300 
Write = 0 
L2_Alloc = 0 
L2_WB = 2597 
n_act = 2755 
n_pre = 2739 
n_ref = 0 
n_req = 8953 
total_req = 10897 

Dual Bus Interface Util: 
issued_total_row = 5494 
issued_total_col = 10897 
Row_Bus_Util =  0.183961 
CoL_Bus_Util = 0.364875 
Either_Row_CoL_Bus_Util = 0.399297 
Issued_on_Two_Bus_Simul_Util = 0.149540 
issued_two_Eff = 0.374507 
queue_avg = 19.322451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3225
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=18021 n_act=2753 n_pre=2737 n_ref_event=0 n_req=8905 n_rd=8256 n_rd_L2_A=0 n_write=0 n_wr_bk=2587 bw_util=0.3631
n_activity=13668 dram_eff=0.7933
bk0: 536a 21387i bk1: 526a 21917i bk2: 527a 20271i bk3: 513a 21054i bk4: 500a 21340i bk5: 537a 22257i bk6: 551a 20887i bk7: 540a 20535i bk8: 471a 21804i bk9: 463a 22451i bk10: 486a 21178i bk11: 474a 21109i bk12: 517a 20767i bk13: 553a 20770i bk14: 526a 20982i bk15: 536a 21209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690848
Row_Buffer_Locality_read = 0.718144
Row_Buffer_Locality_write = 0.343606
Bank_Level_Parallism = 10.792135
Bank_Level_Parallism_Col = 5.742459
Bank_Level_Parallism_Ready = 2.499216
write_to_read_ratio_blp_rw_average = 0.233217
GrpLevelPara = 3.150819 

BW Util details:
bwutil = 0.363067 
total_CMD = 29865 
util_bw = 10843 
Wasted_Col = 2665 
Wasted_Row = 97 
Idle = 16260 

BW Util Bottlenecks: 
RCDc_limit = 4411 
RCDWRc_limit = 976 
WTRc_limit = 1420 
RTWc_limit = 2707 
CCDLc_limit = 2493 
rwq = 0 
CCDLc_limit_alone = 2209 
WTRc_limit_alone = 1237 
RTWc_limit_alone = 2606 

Commands details: 
total_CMD = 29865 
n_nop = 18021 
Read = 8256 
Write = 0 
L2_Alloc = 0 
L2_WB = 2587 
n_act = 2753 
n_pre = 2737 
n_ref = 0 
n_req = 8905 
total_req = 10843 

Dual Bus Interface Util: 
issued_total_row = 5490 
issued_total_col = 10843 
Row_Bus_Util =  0.183827 
CoL_Bus_Util = 0.363067 
Either_Row_CoL_Bus_Util = 0.396585 
Issued_on_Two_Bus_Simul_Util = 0.150310 
issued_two_Eff = 0.379010 
queue_avg = 18.776159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7762
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17868 n_act=2893 n_pre=2877 n_ref_event=0 n_req=8954 n_rd=8309 n_rd_L2_A=0 n_write=0 n_wr_bk=2574 bw_util=0.3644
n_activity=13755 dram_eff=0.7912
bk0: 532a 21624i bk1: 515a 21105i bk2: 537a 19671i bk3: 540a 20416i bk4: 528a 21308i bk5: 518a 21027i bk6: 555a 20218i bk7: 544a 20451i bk8: 473a 21611i bk9: 470a 21891i bk10: 479a 21651i bk11: 466a 20868i bk12: 549a 20255i bk13: 534a 20690i bk14: 537a 20716i bk15: 532a 20756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676904
Row_Buffer_Locality_read = 0.702371
Row_Buffer_Locality_write = 0.348837
Bank_Level_Parallism = 11.234056
Bank_Level_Parallism_Col = 5.787526
Bank_Level_Parallism_Ready = 2.424699
write_to_read_ratio_blp_rw_average = 0.212482
GrpLevelPara = 3.171982 

BW Util details:
bwutil = 0.364406 
total_CMD = 29865 
util_bw = 10883 
Wasted_Col = 2617 
Wasted_Row = 78 
Idle = 16287 

BW Util Bottlenecks: 
RCDc_limit = 5377 
RCDWRc_limit = 839 
WTRc_limit = 1241 
RTWc_limit = 2586 
CCDLc_limit = 2778 
rwq = 0 
CCDLc_limit_alone = 2559 
WTRc_limit_alone = 1138 
RTWc_limit_alone = 2470 

Commands details: 
total_CMD = 29865 
n_nop = 17868 
Read = 8309 
Write = 0 
L2_Alloc = 0 
L2_WB = 2574 
n_act = 2893 
n_pre = 2877 
n_ref = 0 
n_req = 8954 
total_req = 10883 

Dual Bus Interface Util: 
issued_total_row = 5770 
issued_total_col = 10883 
Row_Bus_Util =  0.193203 
CoL_Bus_Util = 0.364406 
Either_Row_CoL_Bus_Util = 0.401708 
Issued_on_Two_Bus_Simul_Util = 0.155902 
issued_two_Eff = 0.388097 
queue_avg = 20.347263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3473
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17884 n_act=2802 n_pre=2786 n_ref_event=0 n_req=8988 n_rd=8333 n_rd_L2_A=0 n_write=0 n_wr_bk=2594 bw_util=0.3659
n_activity=13730 dram_eff=0.7958
bk0: 548a 21608i bk1: 516a 21319i bk2: 526a 20133i bk3: 542a 21250i bk4: 518a 21267i bk5: 543a 20639i bk6: 534a 20864i bk7: 554a 20563i bk8: 468a 21958i bk9: 486a 21290i bk10: 493a 21750i bk11: 476a 21496i bk12: 523a 20726i bk13: 541a 21160i bk14: 523a 21366i bk15: 542a 20607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688251
Row_Buffer_Locality_read = 0.714509
Row_Buffer_Locality_write = 0.354198
Bank_Level_Parallism = 10.885102
Bank_Level_Parallism_Col = 5.744027
Bank_Level_Parallism_Ready = 2.446234
write_to_read_ratio_blp_rw_average = 0.208189
GrpLevelPara = 3.158628 

BW Util details:
bwutil = 0.365880 
total_CMD = 29865 
util_bw = 10927 
Wasted_Col = 2652 
Wasted_Row = 94 
Idle = 16192 

BW Util Bottlenecks: 
RCDc_limit = 4778 
RCDWRc_limit = 900 
WTRc_limit = 1488 
RTWc_limit = 1891 
CCDLc_limit = 2635 
rwq = 0 
CCDLc_limit_alone = 2366 
WTRc_limit_alone = 1299 
RTWc_limit_alone = 1811 

Commands details: 
total_CMD = 29865 
n_nop = 17884 
Read = 8333 
Write = 0 
L2_Alloc = 0 
L2_WB = 2594 
n_act = 2802 
n_pre = 2786 
n_ref = 0 
n_req = 8988 
total_req = 10927 

Dual Bus Interface Util: 
issued_total_row = 5588 
issued_total_col = 10927 
Row_Bus_Util =  0.187109 
CoL_Bus_Util = 0.365880 
Either_Row_CoL_Bus_Util = 0.401172 
Issued_on_Two_Bus_Simul_Util = 0.151817 
issued_two_Eff = 0.378433 
queue_avg = 20.176561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1766
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17846 n_act=2862 n_pre=2846 n_ref_event=0 n_req=9075 n_rd=8415 n_rd_L2_A=0 n_write=0 n_wr_bk=2609 bw_util=0.3691
n_activity=13784 dram_eff=0.7998
bk0: 539a 20894i bk1: 568a 20500i bk2: 553a 20771i bk3: 534a 20794i bk4: 550a 21035i bk5: 564a 21347i bk6: 526a 21949i bk7: 546a 21191i bk8: 478a 21234i bk9: 473a 21522i bk10: 500a 20851i bk11: 459a 21962i bk12: 564a 20972i bk13: 539a 21250i bk14: 515a 21144i bk15: 507a 20822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684628
Row_Buffer_Locality_read = 0.713131
Row_Buffer_Locality_write = 0.321212
Bank_Level_Parallism = 10.877744
Bank_Level_Parallism_Col = 5.599661
Bank_Level_Parallism_Ready = 2.428338
write_to_read_ratio_blp_rw_average = 0.228240
GrpLevelPara = 3.159560 

BW Util details:
bwutil = 0.369128 
total_CMD = 29865 
util_bw = 11024 
Wasted_Col = 2554 
Wasted_Row = 90 
Idle = 16197 

BW Util Bottlenecks: 
RCDc_limit = 4509 
RCDWRc_limit = 992 
WTRc_limit = 1090 
RTWc_limit = 1767 
CCDLc_limit = 2511 
rwq = 0 
CCDLc_limit_alone = 2320 
WTRc_limit_alone = 966 
RTWc_limit_alone = 1700 

Commands details: 
total_CMD = 29865 
n_nop = 17846 
Read = 8415 
Write = 0 
L2_Alloc = 0 
L2_WB = 2609 
n_act = 2862 
n_pre = 2846 
n_ref = 0 
n_req = 9075 
total_req = 11024 

Dual Bus Interface Util: 
issued_total_row = 5708 
issued_total_col = 11024 
Row_Bus_Util =  0.191127 
CoL_Bus_Util = 0.369128 
Either_Row_CoL_Bus_Util = 0.402444 
Issued_on_Two_Bus_Simul_Util = 0.157810 
issued_two_Eff = 0.392129 
queue_avg = 19.354931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3549
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 39783 -   mf: uid=14366002, sid4294967295:w4294967295, part=17, addr=0xc0066a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39683), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17942 n_act=2813 n_pre=2797 n_ref_event=0 n_req=8949 n_rd=8298 n_rd_L2_A=0 n_write=0 n_wr_bk=2582 bw_util=0.3643
n_activity=13772 dram_eff=0.79
bk0: 530a 21301i bk1: 550a 21284i bk2: 542a 21417i bk3: 517a 20696i bk4: 556a 20733i bk5: 548a 20571i bk6: 550a 21680i bk7: 537a 20342i bk8: 449a 22249i bk9: 473a 21782i bk10: 494a 21356i bk11: 467a 21122i bk12: 550a 20857i bk13: 529a 21609i bk14: 495a 20987i bk15: 511a 20937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685663
Row_Buffer_Locality_read = 0.712822
Row_Buffer_Locality_write = 0.339478
Bank_Level_Parallism = 10.804179
Bank_Level_Parallism_Col = 5.626526
Bank_Level_Parallism_Ready = 2.471048
write_to_read_ratio_blp_rw_average = 0.200715
GrpLevelPara = 3.083266 

BW Util details:
bwutil = 0.364306 
total_CMD = 29865 
util_bw = 10880 
Wasted_Col = 2655 
Wasted_Row = 151 
Idle = 16179 

BW Util Bottlenecks: 
RCDc_limit = 4807 
RCDWRc_limit = 878 
WTRc_limit = 1371 
RTWc_limit = 1285 
CCDLc_limit = 2673 
rwq = 0 
CCDLc_limit_alone = 2489 
WTRc_limit_alone = 1241 
RTWc_limit_alone = 1231 

Commands details: 
total_CMD = 29865 
n_nop = 17942 
Read = 8298 
Write = 0 
L2_Alloc = 0 
L2_WB = 2582 
n_act = 2813 
n_pre = 2797 
n_ref = 0 
n_req = 8949 
total_req = 10880 

Dual Bus Interface Util: 
issued_total_row = 5610 
issued_total_col = 10880 
Row_Bus_Util =  0.187845 
CoL_Bus_Util = 0.364306 
Either_Row_CoL_Bus_Util = 0.399230 
Issued_on_Two_Bus_Simul_Util = 0.152921 
issued_two_Eff = 0.383041 
queue_avg = 19.480764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4808
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17959 n_act=2810 n_pre=2794 n_ref_event=0 n_req=8970 n_rd=8315 n_rd_L2_A=0 n_write=0 n_wr_bk=2598 bw_util=0.3654
n_activity=13747 dram_eff=0.7938
bk0: 542a 21812i bk1: 529a 22129i bk2: 547a 21131i bk3: 499a 21076i bk4: 514a 20753i bk5: 553a 21745i bk6: 548a 21464i bk7: 549a 20478i bk8: 483a 21886i bk9: 457a 21160i bk10: 486a 21565i bk11: 472a 20964i bk12: 559a 20755i bk13: 555a 21045i bk14: 499a 21487i bk15: 523a 21266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686734
Row_Buffer_Locality_read = 0.713409
Row_Buffer_Locality_write = 0.348092
Bank_Level_Parallism = 10.708348
Bank_Level_Parallism_Col = 5.642313
Bank_Level_Parallism_Ready = 2.413452
write_to_read_ratio_blp_rw_average = 0.210002
GrpLevelPara = 3.139019 

BW Util details:
bwutil = 0.365411 
total_CMD = 29865 
util_bw = 10913 
Wasted_Col = 2612 
Wasted_Row = 118 
Idle = 16222 

BW Util Bottlenecks: 
RCDc_limit = 4520 
RCDWRc_limit = 842 
WTRc_limit = 1398 
RTWc_limit = 1753 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 1989 
WTRc_limit_alone = 1243 
RTWc_limit_alone = 1675 

Commands details: 
total_CMD = 29865 
n_nop = 17959 
Read = 8315 
Write = 0 
L2_Alloc = 0 
L2_WB = 2598 
n_act = 2810 
n_pre = 2794 
n_ref = 0 
n_req = 8970 
total_req = 10913 

Dual Bus Interface Util: 
issued_total_row = 5604 
issued_total_col = 10913 
Row_Bus_Util =  0.187644 
CoL_Bus_Util = 0.365411 
Either_Row_CoL_Bus_Util = 0.398661 
Issued_on_Two_Bus_Simul_Util = 0.154395 
issued_two_Eff = 0.387284 
queue_avg = 18.299547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2995
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17931 n_act=2779 n_pre=2763 n_ref_event=0 n_req=8945 n_rd=8287 n_rd_L2_A=0 n_write=0 n_wr_bk=2610 bw_util=0.3649
n_activity=13686 dram_eff=0.7962
bk0: 545a 21613i bk1: 529a 21165i bk2: 538a 20907i bk3: 541a 20140i bk4: 521a 20756i bk5: 556a 20464i bk6: 540a 21582i bk7: 534a 20797i bk8: 481a 22518i bk9: 440a 22112i bk10: 470a 22085i bk11: 463a 21178i bk12: 545a 21155i bk13: 552a 21730i bk14: 508a 21328i bk15: 524a 21933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689324
Row_Buffer_Locality_read = 0.717268
Row_Buffer_Locality_write = 0.337386
Bank_Level_Parallism = 10.669750
Bank_Level_Parallism_Col = 5.733601
Bank_Level_Parallism_Ready = 2.570340
write_to_read_ratio_blp_rw_average = 0.209465
GrpLevelPara = 3.193678 

BW Util details:
bwutil = 0.364875 
total_CMD = 29865 
util_bw = 10897 
Wasted_Col = 2595 
Wasted_Row = 128 
Idle = 16245 

BW Util Bottlenecks: 
RCDc_limit = 4714 
RCDWRc_limit = 885 
WTRc_limit = 1177 
RTWc_limit = 2071 
CCDLc_limit = 2314 
rwq = 0 
CCDLc_limit_alone = 2067 
WTRc_limit_alone = 1038 
RTWc_limit_alone = 1963 

Commands details: 
total_CMD = 29865 
n_nop = 17931 
Read = 8287 
Write = 0 
L2_Alloc = 0 
L2_WB = 2610 
n_act = 2779 
n_pre = 2763 
n_ref = 0 
n_req = 8945 
total_req = 10897 

Dual Bus Interface Util: 
issued_total_row = 5542 
issued_total_col = 10897 
Row_Bus_Util =  0.185568 
CoL_Bus_Util = 0.364875 
Either_Row_CoL_Bus_Util = 0.399598 
Issued_on_Two_Bus_Simul_Util = 0.150845 
issued_two_Eff = 0.377493 
queue_avg = 18.262581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2626
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17976 n_act=2783 n_pre=2767 n_ref_event=0 n_req=8936 n_rd=8278 n_rd_L2_A=0 n_write=0 n_wr_bk=2600 bw_util=0.3642
n_activity=13755 dram_eff=0.7908
bk0: 513a 22055i bk1: 530a 21356i bk2: 533a 21335i bk3: 510a 20921i bk4: 543a 20554i bk5: 529a 21786i bk6: 549a 20049i bk7: 523a 20720i bk8: 457a 21037i bk9: 474a 21422i bk10: 490a 21404i bk11: 495a 21011i bk12: 537a 20202i bk13: 557a 21438i bk14: 527a 21266i bk15: 511a 21583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688563
Row_Buffer_Locality_read = 0.713457
Row_Buffer_Locality_write = 0.375380
Bank_Level_Parallism = 10.854962
Bank_Level_Parallism_Col = 5.856327
Bank_Level_Parallism_Ready = 2.535760
write_to_read_ratio_blp_rw_average = 0.205721
GrpLevelPara = 3.191169 

BW Util details:
bwutil = 0.364239 
total_CMD = 29865 
util_bw = 10878 
Wasted_Col = 2624 
Wasted_Row = 191 
Idle = 16172 

BW Util Bottlenecks: 
RCDc_limit = 4691 
RCDWRc_limit = 836 
WTRc_limit = 1725 
RTWc_limit = 2303 
CCDLc_limit = 2419 
rwq = 0 
CCDLc_limit_alone = 2102 
WTRc_limit_alone = 1506 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 29865 
n_nop = 17976 
Read = 8278 
Write = 0 
L2_Alloc = 0 
L2_WB = 2600 
n_act = 2783 
n_pre = 2767 
n_ref = 0 
n_req = 8936 
total_req = 10878 

Dual Bus Interface Util: 
issued_total_row = 5550 
issued_total_col = 10878 
Row_Bus_Util =  0.185836 
CoL_Bus_Util = 0.364239 
Either_Row_CoL_Bus_Util = 0.398091 
Issued_on_Two_Bus_Simul_Util = 0.151984 
issued_two_Eff = 0.381781 
queue_avg = 19.290205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2902
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17983 n_act=2820 n_pre=2804 n_ref_event=0 n_req=8905 n_rd=8252 n_rd_L2_A=0 n_write=0 n_wr_bk=2596 bw_util=0.3632
n_activity=13647 dram_eff=0.7949
bk0: 523a 21277i bk1: 552a 20509i bk2: 547a 21386i bk3: 502a 20837i bk4: 534a 21107i bk5: 534a 20899i bk6: 541a 20419i bk7: 524a 20739i bk8: 479a 22071i bk9: 460a 21789i bk10: 473a 21313i bk11: 484a 20495i bk12: 536a 20770i bk13: 536a 21348i bk14: 515a 21071i bk15: 512a 21154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683324
Row_Buffer_Locality_read = 0.710010
Row_Buffer_Locality_write = 0.346095
Bank_Level_Parallism = 11.014951
Bank_Level_Parallism_Col = 5.773091
Bank_Level_Parallism_Ready = 2.540376
write_to_read_ratio_blp_rw_average = 0.204246
GrpLevelPara = 3.153818 

BW Util details:
bwutil = 0.363235 
total_CMD = 29865 
util_bw = 10848 
Wasted_Col = 2655 
Wasted_Row = 75 
Idle = 16287 

BW Util Bottlenecks: 
RCDc_limit = 4956 
RCDWRc_limit = 774 
WTRc_limit = 1243 
RTWc_limit = 2001 
CCDLc_limit = 2359 
rwq = 0 
CCDLc_limit_alone = 2128 
WTRc_limit_alone = 1100 
RTWc_limit_alone = 1913 

Commands details: 
total_CMD = 29865 
n_nop = 17983 
Read = 8252 
Write = 0 
L2_Alloc = 0 
L2_WB = 2596 
n_act = 2820 
n_pre = 2804 
n_ref = 0 
n_req = 8905 
total_req = 10848 

Dual Bus Interface Util: 
issued_total_row = 5624 
issued_total_col = 10848 
Row_Bus_Util =  0.188314 
CoL_Bus_Util = 0.363235 
Either_Row_CoL_Bus_Util = 0.397857 
Issued_on_Two_Bus_Simul_Util = 0.153692 
issued_two_Eff = 0.386299 
queue_avg = 18.762197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7622
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17954 n_act=2790 n_pre=2774 n_ref_event=0 n_req=8942 n_rd=8290 n_rd_L2_A=0 n_write=0 n_wr_bk=2591 bw_util=0.3643
n_activity=13666 dram_eff=0.7962
bk0: 512a 21968i bk1: 526a 21845i bk2: 536a 21085i bk3: 535a 20807i bk4: 527a 20334i bk5: 543a 21027i bk6: 551a 21248i bk7: 553a 21418i bk8: 486a 22010i bk9: 450a 22483i bk10: 485a 20789i bk11: 487a 21402i bk12: 543a 21052i bk13: 532a 21350i bk14: 511a 21632i bk15: 513a 21681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687989
Row_Buffer_Locality_read = 0.715682
Row_Buffer_Locality_write = 0.335890
Bank_Level_Parallism = 10.641581
Bank_Level_Parallism_Col = 5.562565
Bank_Level_Parallism_Ready = 2.457862
write_to_read_ratio_blp_rw_average = 0.220846
GrpLevelPara = 3.152813 

BW Util details:
bwutil = 0.364340 
total_CMD = 29865 
util_bw = 10881 
Wasted_Col = 2608 
Wasted_Row = 104 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 4570 
RCDWRc_limit = 925 
WTRc_limit = 1141 
RTWc_limit = 1875 
CCDLc_limit = 2475 
rwq = 0 
CCDLc_limit_alone = 2280 
WTRc_limit_alone = 1037 
RTWc_limit_alone = 1784 

Commands details: 
total_CMD = 29865 
n_nop = 17954 
Read = 8290 
Write = 0 
L2_Alloc = 0 
L2_WB = 2591 
n_act = 2790 
n_pre = 2774 
n_ref = 0 
n_req = 8942 
total_req = 10881 

Dual Bus Interface Util: 
issued_total_row = 5564 
issued_total_col = 10881 
Row_Bus_Util =  0.186305 
CoL_Bus_Util = 0.364340 
Either_Row_CoL_Bus_Util = 0.398828 
Issued_on_Two_Bus_Simul_Util = 0.151817 
issued_two_Eff = 0.380657 
queue_avg = 18.573011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.573
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17940 n_act=2797 n_pre=2781 n_ref_event=0 n_req=8954 n_rd=8308 n_rd_L2_A=0 n_write=0 n_wr_bk=2576 bw_util=0.3644
n_activity=13657 dram_eff=0.797
bk0: 511a 22331i bk1: 534a 21465i bk2: 548a 21524i bk3: 554a 20269i bk4: 517a 20712i bk5: 533a 21479i bk6: 560a 20987i bk7: 533a 20862i bk8: 488a 21097i bk9: 474a 22001i bk10: 496a 21239i bk11: 470a 21729i bk12: 538a 21092i bk13: 546a 20999i bk14: 508a 21596i bk15: 498a 21927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687626
Row_Buffer_Locality_read = 0.713890
Row_Buffer_Locality_write = 0.349845
Bank_Level_Parallism = 10.709238
Bank_Level_Parallism_Col = 5.536891
Bank_Level_Parallism_Ready = 2.418320
write_to_read_ratio_blp_rw_average = 0.209345
GrpLevelPara = 3.153355 

BW Util details:
bwutil = 0.364440 
total_CMD = 29865 
util_bw = 10884 
Wasted_Col = 2604 
Wasted_Row = 97 
Idle = 16280 

BW Util Bottlenecks: 
RCDc_limit = 4802 
RCDWRc_limit = 841 
WTRc_limit = 1236 
RTWc_limit = 1927 
CCDLc_limit = 2413 
rwq = 0 
CCDLc_limit_alone = 2216 
WTRc_limit_alone = 1111 
RTWc_limit_alone = 1855 

Commands details: 
total_CMD = 29865 
n_nop = 17940 
Read = 8308 
Write = 0 
L2_Alloc = 0 
L2_WB = 2576 
n_act = 2797 
n_pre = 2781 
n_ref = 0 
n_req = 8954 
total_req = 10884 

Dual Bus Interface Util: 
issued_total_row = 5578 
issued_total_col = 10884 
Row_Bus_Util =  0.186774 
CoL_Bus_Util = 0.364440 
Either_Row_CoL_Bus_Util = 0.399297 
Issued_on_Two_Bus_Simul_Util = 0.151917 
issued_two_Eff = 0.380461 
queue_avg = 18.593170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5932
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17909 n_act=2782 n_pre=2766 n_ref_event=0 n_req=8948 n_rd=8292 n_rd_L2_A=0 n_write=0 n_wr_bk=2603 bw_util=0.3648
n_activity=13635 dram_eff=0.799
bk0: 533a 21296i bk1: 524a 22226i bk2: 534a 21523i bk3: 538a 21379i bk4: 514a 20416i bk5: 527a 21266i bk6: 562a 21155i bk7: 551a 20885i bk8: 475a 21826i bk9: 468a 22507i bk10: 479a 19886i bk11: 492a 21270i bk12: 530a 21522i bk13: 541a 21574i bk14: 522a 22510i bk15: 502a 20967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689093
Row_Buffer_Locality_read = 0.716233
Row_Buffer_Locality_write = 0.346037
Bank_Level_Parallism = 10.653600
Bank_Level_Parallism_Col = 5.604359
Bank_Level_Parallism_Ready = 2.513997
write_to_read_ratio_blp_rw_average = 0.203591
GrpLevelPara = 3.137459 

BW Util details:
bwutil = 0.364808 
total_CMD = 29865 
util_bw = 10895 
Wasted_Col = 2571 
Wasted_Row = 105 
Idle = 16294 

BW Util Bottlenecks: 
RCDc_limit = 4698 
RCDWRc_limit = 960 
WTRc_limit = 1296 
RTWc_limit = 1300 
CCDLc_limit = 2441 
rwq = 0 
CCDLc_limit_alone = 2251 
WTRc_limit_alone = 1163 
RTWc_limit_alone = 1243 

Commands details: 
total_CMD = 29865 
n_nop = 17909 
Read = 8292 
Write = 0 
L2_Alloc = 0 
L2_WB = 2603 
n_act = 2782 
n_pre = 2766 
n_ref = 0 
n_req = 8948 
total_req = 10895 

Dual Bus Interface Util: 
issued_total_row = 5548 
issued_total_col = 10895 
Row_Bus_Util =  0.185769 
CoL_Bus_Util = 0.364808 
Either_Row_CoL_Bus_Util = 0.400335 
Issued_on_Two_Bus_Simul_Util = 0.150243 
issued_two_Eff = 0.375293 
queue_avg = 18.233852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2339
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17957 n_act=2779 n_pre=2763 n_ref_event=0 n_req=8923 n_rd=8268 n_rd_L2_A=0 n_write=0 n_wr_bk=2608 bw_util=0.3642
n_activity=13750 dram_eff=0.791
bk0: 523a 20274i bk1: 527a 21854i bk2: 517a 21270i bk3: 537a 21250i bk4: 534a 21014i bk5: 536a 21381i bk6: 541a 21599i bk7: 550a 20560i bk8: 485a 21565i bk9: 468a 22111i bk10: 487a 21566i bk11: 486a 21554i bk12: 523a 20950i bk13: 537a 21609i bk14: 529a 21883i bk15: 488a 20914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688558
Row_Buffer_Locality_read = 0.716981
Row_Buffer_Locality_write = 0.329771
Bank_Level_Parallism = 10.629313
Bank_Level_Parallism_Col = 5.655557
Bank_Level_Parallism_Ready = 2.524642
write_to_read_ratio_blp_rw_average = 0.219898
GrpLevelPara = 3.140777 

BW Util details:
bwutil = 0.364172 
total_CMD = 29865 
util_bw = 10876 
Wasted_Col = 2673 
Wasted_Row = 131 
Idle = 16185 

BW Util Bottlenecks: 
RCDc_limit = 4585 
RCDWRc_limit = 956 
WTRc_limit = 1495 
RTWc_limit = 1964 
CCDLc_limit = 2534 
rwq = 0 
CCDLc_limit_alone = 2290 
WTRc_limit_alone = 1344 
RTWc_limit_alone = 1871 

Commands details: 
total_CMD = 29865 
n_nop = 17957 
Read = 8268 
Write = 0 
L2_Alloc = 0 
L2_WB = 2608 
n_act = 2779 
n_pre = 2763 
n_ref = 0 
n_req = 8923 
total_req = 10876 

Dual Bus Interface Util: 
issued_total_row = 5542 
issued_total_col = 10876 
Row_Bus_Util =  0.185568 
CoL_Bus_Util = 0.364172 
Either_Row_CoL_Bus_Util = 0.398728 
Issued_on_Two_Bus_Simul_Util = 0.151013 
issued_two_Eff = 0.378737 
queue_avg = 18.779976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.78
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17996 n_act=2798 n_pre=2782 n_ref_event=0 n_req=8903 n_rd=8251 n_rd_L2_A=0 n_write=0 n_wr_bk=2588 bw_util=0.3629
n_activity=13646 dram_eff=0.7943
bk0: 545a 20913i bk1: 510a 21548i bk2: 526a 20883i bk3: 532a 20575i bk4: 520a 20972i bk5: 550a 20676i bk6: 550a 21218i bk7: 550a 20693i bk8: 466a 21673i bk9: 456a 20958i bk10: 476a 21387i bk11: 489a 20320i bk12: 527a 21804i bk13: 526a 21434i bk14: 514a 21874i bk15: 514a 20930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685724
Row_Buffer_Locality_read = 0.714095
Row_Buffer_Locality_write = 0.326687
Bank_Level_Parallism = 10.987012
Bank_Level_Parallism_Col = 5.873294
Bank_Level_Parallism_Ready = 2.612603
write_to_read_ratio_blp_rw_average = 0.252308
GrpLevelPara = 3.207047 

BW Util details:
bwutil = 0.362933 
total_CMD = 29865 
util_bw = 10839 
Wasted_Col = 2655 
Wasted_Row = 57 
Idle = 16314 

BW Util Bottlenecks: 
RCDc_limit = 4765 
RCDWRc_limit = 918 
WTRc_limit = 1073 
RTWc_limit = 3646 
CCDLc_limit = 2412 
rwq = 0 
CCDLc_limit_alone = 2081 
WTRc_limit_alone = 967 
RTWc_limit_alone = 3421 

Commands details: 
total_CMD = 29865 
n_nop = 17996 
Read = 8251 
Write = 0 
L2_Alloc = 0 
L2_WB = 2588 
n_act = 2798 
n_pre = 2782 
n_ref = 0 
n_req = 8903 
total_req = 10839 

Dual Bus Interface Util: 
issued_total_row = 5580 
issued_total_col = 10839 
Row_Bus_Util =  0.186841 
CoL_Bus_Util = 0.362933 
Either_Row_CoL_Bus_Util = 0.397422 
Issued_on_Two_Bus_Simul_Util = 0.152352 
issued_two_Eff = 0.383352 
queue_avg = 17.959719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9597
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17918 n_act=2805 n_pre=2789 n_ref_event=0 n_req=8964 n_rd=8310 n_rd_L2_A=0 n_write=0 n_wr_bk=2599 bw_util=0.3653
n_activity=13662 dram_eff=0.7985
bk0: 556a 21705i bk1: 524a 22011i bk2: 536a 21154i bk3: 534a 20979i bk4: 531a 20585i bk5: 545a 21566i bk6: 549a 22113i bk7: 556a 20798i bk8: 475a 21787i bk9: 469a 21874i bk10: 450a 21414i bk11: 499a 21676i bk12: 530a 21386i bk13: 549a 21525i bk14: 492a 21782i bk15: 515a 20830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687082
Row_Buffer_Locality_read = 0.715523
Row_Buffer_Locality_write = 0.325688
Bank_Level_Parallism = 10.557892
Bank_Level_Parallism_Col = 5.455198
Bank_Level_Parallism_Ready = 2.400037
write_to_read_ratio_blp_rw_average = 0.234818
GrpLevelPara = 3.157529 

BW Util details:
bwutil = 0.365277 
total_CMD = 29865 
util_bw = 10909 
Wasted_Col = 2625 
Wasted_Row = 69 
Idle = 16262 

BW Util Bottlenecks: 
RCDc_limit = 4780 
RCDWRc_limit = 853 
WTRc_limit = 1067 
RTWc_limit = 2260 
CCDLc_limit = 2346 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 948 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 29865 
n_nop = 17918 
Read = 8310 
Write = 0 
L2_Alloc = 0 
L2_WB = 2599 
n_act = 2805 
n_pre = 2789 
n_ref = 0 
n_req = 8964 
total_req = 10909 

Dual Bus Interface Util: 
issued_total_row = 5594 
issued_total_col = 10909 
Row_Bus_Util =  0.187310 
CoL_Bus_Util = 0.365277 
Either_Row_CoL_Bus_Util = 0.400033 
Issued_on_Two_Bus_Simul_Util = 0.152553 
issued_two_Eff = 0.381351 
queue_avg = 18.206161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2062
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=17933 n_act=2748 n_pre=2732 n_ref_event=0 n_req=9009 n_rd=8357 n_rd_L2_A=0 n_write=0 n_wr_bk=2593 bw_util=0.3666
n_activity=13705 dram_eff=0.799
bk0: 526a 21349i bk1: 566a 22814i bk2: 548a 20990i bk3: 538a 21260i bk4: 517a 21096i bk5: 570a 21305i bk6: 532a 20128i bk7: 537a 20467i bk8: 470a 21814i bk9: 481a 22243i bk10: 487a 21770i bk11: 469a 20896i bk12: 543a 21512i bk13: 544a 20671i bk14: 523a 21370i bk15: 506a 21610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694972
Row_Buffer_Locality_read = 0.722388
Row_Buffer_Locality_write = 0.343558
Bank_Level_Parallism = 10.674245
Bank_Level_Parallism_Col = 5.757726
Bank_Level_Parallism_Ready = 2.556438
write_to_read_ratio_blp_rw_average = 0.209138
GrpLevelPara = 3.177594 

BW Util details:
bwutil = 0.366650 
total_CMD = 29865 
util_bw = 10950 
Wasted_Col = 2624 
Wasted_Row = 62 
Idle = 16229 

BW Util Bottlenecks: 
RCDc_limit = 4415 
RCDWRc_limit = 877 
WTRc_limit = 1832 
RTWc_limit = 1791 
CCDLc_limit = 2480 
rwq = 0 
CCDLc_limit_alone = 2158 
WTRc_limit_alone = 1581 
RTWc_limit_alone = 1720 

Commands details: 
total_CMD = 29865 
n_nop = 17933 
Read = 8357 
Write = 0 
L2_Alloc = 0 
L2_WB = 2593 
n_act = 2748 
n_pre = 2732 
n_ref = 0 
n_req = 9009 
total_req = 10950 

Dual Bus Interface Util: 
issued_total_row = 5480 
issued_total_col = 10950 
Row_Bus_Util =  0.183492 
CoL_Bus_Util = 0.366650 
Either_Row_CoL_Bus_Util = 0.399531 
Issued_on_Two_Bus_Simul_Util = 0.150611 
issued_two_Eff = 0.376969 
queue_avg = 18.887461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8875
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=18008 n_act=2737 n_pre=2721 n_ref_event=0 n_req=8945 n_rd=8297 n_rd_L2_A=0 n_write=0 n_wr_bk=2576 bw_util=0.3641
n_activity=13590 dram_eff=0.8001
bk0: 533a 21100i bk1: 566a 22743i bk2: 538a 21396i bk3: 524a 20590i bk4: 509a 20361i bk5: 545a 20644i bk6: 531a 21231i bk7: 534a 20818i bk8: 489a 21771i bk9: 474a 21099i bk10: 481a 21616i bk11: 467a 21043i bk12: 541a 20758i bk13: 535a 20822i bk14: 509a 21115i bk15: 521a 21019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694019
Row_Buffer_Locality_read = 0.721104
Row_Buffer_Locality_write = 0.347222
Bank_Level_Parallism = 10.997929
Bank_Level_Parallism_Col = 6.043946
Bank_Level_Parallism_Ready = 2.765382
write_to_read_ratio_blp_rw_average = 0.217282
GrpLevelPara = 3.242078 

BW Util details:
bwutil = 0.364072 
total_CMD = 29865 
util_bw = 10873 
Wasted_Col = 2527 
Wasted_Row = 117 
Idle = 16348 

BW Util Bottlenecks: 
RCDc_limit = 4536 
RCDWRc_limit = 792 
WTRc_limit = 1508 
RTWc_limit = 2613 
CCDLc_limit = 2398 
rwq = 0 
CCDLc_limit_alone = 2095 
WTRc_limit_alone = 1324 
RTWc_limit_alone = 2494 

Commands details: 
total_CMD = 29865 
n_nop = 18008 
Read = 8297 
Write = 0 
L2_Alloc = 0 
L2_WB = 2576 
n_act = 2737 
n_pre = 2721 
n_ref = 0 
n_req = 8945 
total_req = 10873 

Dual Bus Interface Util: 
issued_total_row = 5458 
issued_total_col = 10873 
Row_Bus_Util =  0.182756 
CoL_Bus_Util = 0.364072 
Either_Row_CoL_Bus_Util = 0.397020 
Issued_on_Two_Bus_Simul_Util = 0.149807 
issued_two_Eff = 0.377330 
queue_avg = 18.464792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4648
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=18010 n_act=2707 n_pre=2691 n_ref_event=0 n_req=8904 n_rd=8258 n_rd_L2_A=0 n_write=0 n_wr_bk=2574 bw_util=0.3627
n_activity=13804 dram_eff=0.7847
bk0: 539a 21295i bk1: 550a 22894i bk2: 532a 20811i bk3: 548a 21598i bk4: 513a 20886i bk5: 554a 20862i bk6: 533a 21408i bk7: 545a 21357i bk8: 464a 20775i bk9: 470a 21781i bk10: 473a 21443i bk11: 475a 21105i bk12: 521a 21494i bk13: 521a 20821i bk14: 518a 21384i bk15: 502a 21994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695979
Row_Buffer_Locality_read = 0.725115
Row_Buffer_Locality_write = 0.323529
Bank_Level_Parallism = 10.568114
Bank_Level_Parallism_Col = 5.735771
Bank_Level_Parallism_Ready = 2.617245
write_to_read_ratio_blp_rw_average = 0.220867
GrpLevelPara = 3.165954 

BW Util details:
bwutil = 0.362699 
total_CMD = 29865 
util_bw = 10832 
Wasted_Col = 2752 
Wasted_Row = 121 
Idle = 16160 

BW Util Bottlenecks: 
RCDc_limit = 4730 
RCDWRc_limit = 993 
WTRc_limit = 1324 
RTWc_limit = 2826 
CCDLc_limit = 2560 
rwq = 0 
CCDLc_limit_alone = 2304 
WTRc_limit_alone = 1154 
RTWc_limit_alone = 2740 

Commands details: 
total_CMD = 29865 
n_nop = 18010 
Read = 8258 
Write = 0 
L2_Alloc = 0 
L2_WB = 2574 
n_act = 2707 
n_pre = 2691 
n_ref = 0 
n_req = 8904 
total_req = 10832 

Dual Bus Interface Util: 
issued_total_row = 5398 
issued_total_col = 10832 
Row_Bus_Util =  0.180747 
CoL_Bus_Util = 0.362699 
Either_Row_CoL_Bus_Util = 0.396953 
Issued_on_Two_Bus_Simul_Util = 0.146493 
issued_two_Eff = 0.369043 
queue_avg = 19.434355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4344
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29865 n_nop=18025 n_act=2757 n_pre=2741 n_ref_event=0 n_req=8902 n_rd=8254 n_rd_L2_A=0 n_write=0 n_wr_bk=2580 bw_util=0.3628
n_activity=13634 dram_eff=0.7946
bk0: 541a 21281i bk1: 537a 22054i bk2: 520a 21156i bk3: 554a 21625i bk4: 509a 21457i bk5: 546a 20503i bk6: 547a 21429i bk7: 529a 21756i bk8: 477a 21666i bk9: 475a 22056i bk10: 484a 21958i bk11: 465a 22065i bk12: 535a 22005i bk13: 526a 20735i bk14: 515a 20863i bk15: 494a 21054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690294
Row_Buffer_Locality_read = 0.718318
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 10.565574
Bank_Level_Parallism_Col = 5.579206
Bank_Level_Parallism_Ready = 2.460956
write_to_read_ratio_blp_rw_average = 0.210651
GrpLevelPara = 3.128547 

BW Util details:
bwutil = 0.362766 
total_CMD = 29865 
util_bw = 10834 
Wasted_Col = 2612 
Wasted_Row = 96 
Idle = 16323 

BW Util Bottlenecks: 
RCDc_limit = 4635 
RCDWRc_limit = 911 
WTRc_limit = 1257 
RTWc_limit = 1748 
CCDLc_limit = 2393 
rwq = 0 
CCDLc_limit_alone = 2174 
WTRc_limit_alone = 1111 
RTWc_limit_alone = 1675 

Commands details: 
total_CMD = 29865 
n_nop = 18025 
Read = 8254 
Write = 0 
L2_Alloc = 0 
L2_WB = 2580 
n_act = 2757 
n_pre = 2741 
n_ref = 0 
n_req = 8902 
total_req = 10834 

Dual Bus Interface Util: 
issued_total_row = 5498 
issued_total_col = 10834 
Row_Bus_Util =  0.184095 
CoL_Bus_Util = 0.362766 
Either_Row_CoL_Bus_Util = 0.396451 
Issued_on_Two_Bus_Simul_Util = 0.150410 
issued_two_Eff = 0.379392 
queue_avg = 18.044434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15302, Miss = 7187, Miss_rate = 0.470, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[1]: Access = 15344, Miss = 7259, Miss_rate = 0.473, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[2]: Access = 15312, Miss = 7261, Miss_rate = 0.474, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[3]: Access = 15329, Miss = 7307, Miss_rate = 0.477, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[4]: Access = 15306, Miss = 7143, Miss_rate = 0.467, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[5]: Access = 15301, Miss = 7286, Miss_rate = 0.476, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[6]: Access = 15303, Miss = 7203, Miss_rate = 0.471, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[7]: Access = 15346, Miss = 7348, Miss_rate = 0.479, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[8]: Access = 15315, Miss = 7207, Miss_rate = 0.471, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[9]: Access = 15330, Miss = 7289, Miss_rate = 0.475, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[10]: Access = 15338, Miss = 7230, Miss_rate = 0.471, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[11]: Access = 15289, Miss = 7277, Miss_rate = 0.476, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[12]: Access = 15317, Miss = 7185, Miss_rate = 0.469, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[13]: Access = 15307, Miss = 7261, Miss_rate = 0.474, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[14]: Access = 15310, Miss = 7204, Miss_rate = 0.471, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[15]: Access = 15317, Miss = 7248, Miss_rate = 0.473, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[16]: Access = 15316, Miss = 7335, Miss_rate = 0.479, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[17]: Access = 15335, Miss = 7371, Miss_rate = 0.481, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[18]: Access = 15294, Miss = 7318, Miss_rate = 0.478, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[19]: Access = 15319, Miss = 7190, Miss_rate = 0.469, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[20]: Access = 15311, Miss = 7262, Miss_rate = 0.474, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[21]: Access = 15347, Miss = 7278, Miss_rate = 0.474, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[22]: Access = 15325, Miss = 7222, Miss_rate = 0.471, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[23]: Access = 15320, Miss = 7350, Miss_rate = 0.480, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[24]: Access = 15334, Miss = 7210, Miss_rate = 0.470, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[25]: Access = 15302, Miss = 7399, Miss_rate = 0.484, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[26]: Access = 15328, Miss = 7131, Miss_rate = 0.465, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[27]: Access = 15346, Miss = 7278, Miss_rate = 0.474, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[28]: Access = 15332, Miss = 7276, Miss_rate = 0.475, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[29]: Access = 17207, Miss = 7389, Miss_rate = 0.429, Pending_hits = 74, Reservation_fails = 313
L2_cache_bank[30]: Access = 15328, Miss = 7262, Miss_rate = 0.474, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[31]: Access = 15315, Miss = 7370, Miss_rate = 0.481, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[32]: Access = 15332, Miss = 7365, Miss_rate = 0.480, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[33]: Access = 15324, Miss = 7296, Miss_rate = 0.476, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[34]: Access = 15322, Miss = 7337, Miss_rate = 0.479, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[35]: Access = 15305, Miss = 7305, Miss_rate = 0.477, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[36]: Access = 15331, Miss = 7207, Miss_rate = 0.470, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[37]: Access = 15319, Miss = 7297, Miss_rate = 0.476, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[38]: Access = 15336, Miss = 7230, Miss_rate = 0.471, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[39]: Access = 15299, Miss = 7222, Miss_rate = 0.472, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[40]: Access = 15314, Miss = 7333, Miss_rate = 0.479, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[41]: Access = 15312, Miss = 7147, Miss_rate = 0.467, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[42]: Access = 15311, Miss = 7214, Miss_rate = 0.471, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[43]: Access = 15327, Miss = 7148, Miss_rate = 0.466, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[44]: Access = 15274, Miss = 7292, Miss_rate = 0.477, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[45]: Access = 15332, Miss = 7246, Miss_rate = 0.473, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[46]: Access = 15274, Miss = 7255, Miss_rate = 0.475, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[47]: Access = 15334, Miss = 7183, Miss_rate = 0.468, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[48]: Access = 15322, Miss = 7191, Miss_rate = 0.469, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[49]: Access = 15330, Miss = 7222, Miss_rate = 0.471, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[50]: Access = 15319, Miss = 7187, Miss_rate = 0.469, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[51]: Access = 15343, Miss = 7305, Miss_rate = 0.476, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[52]: Access = 15327, Miss = 7123, Miss_rate = 0.465, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[53]: Access = 15302, Miss = 7227, Miss_rate = 0.472, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[54]: Access = 15314, Miss = 7182, Miss_rate = 0.469, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[55]: Access = 15348, Miss = 7338, Miss_rate = 0.478, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[56]: Access = 15302, Miss = 7264, Miss_rate = 0.475, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[57]: Access = 15348, Miss = 7333, Miss_rate = 0.478, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[58]: Access = 15326, Miss = 7204, Miss_rate = 0.470, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[59]: Access = 15311, Miss = 7244, Miss_rate = 0.473, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[60]: Access = 15323, Miss = 7173, Miss_rate = 0.468, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[61]: Access = 15323, Miss = 7259, Miss_rate = 0.474, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[62]: Access = 15307, Miss = 7147, Miss_rate = 0.467, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[63]: Access = 15317, Miss = 7273, Miss_rate = 0.475, Pending_hits = 59, Reservation_fails = 0
L2_total_cache_accesses = 982333
L2_total_cache_misses = 464285
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 3894
L2_total_cache_reservation_fails = 313
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 199436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3894
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 325518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 160912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 461933
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 313
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=982333
icnt_total_pkts_simt_to_mem=982333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 982333
Req_Network_cycles = 39773
Req_Network_injected_packets_per_cycle =      24.6985 
Req_Network_conflicts_per_cycle =      34.3704
Req_Network_conflicts_per_cycle_util =      47.8965
Req_Bank_Level_Parallism =      34.4183
Req_Network_in_buffer_full_per_cycle =     278.2228
Req_Network_in_buffer_avg_util =     305.3452
Req_Network_out_buffer_full_per_cycle =       0.4233
Req_Network_out_buffer_avg_util =      87.4874

Reply_Network_injected_packets_num = 982333
Reply_Network_cycles = 39773
Reply_Network_injected_packets_per_cycle =       24.6985
Reply_Network_conflicts_per_cycle =       13.2817
Reply_Network_conflicts_per_cycle_util =      18.5861
Reply_Bank_Level_Parallism =      34.5624
Reply_Network_in_buffer_full_per_cycle =       0.2117
Reply_Network_in_buffer_avg_util =      38.8518
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 6 sec (2886 sec)
gpgpu_simulation_rate = 55975 (inst/sec)
gpgpu_simulation_rate = 13 (cycle/sec)
gpgpu_silicon_slowdown = 87076923x
Training done
GPGPU-Sim: *** exit detected ***
