 
****************************************
Report : area
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct  1 07:12:00 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          838
Number of nets:                          2810
Number of cells:                         1931
Number of combinational cells:           1502
Number of sequential cells:               386
Number of macros/black boxes:               0
Number of buf/inv:                        304
Number of references:                      27

Combinational area:              13701.495041
Buf/Inv area:                     1191.997124
Noncombinational area:           12361.233894
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26062.728935
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------
SYS_TOP_dft                       26062.7289    100.0    112.9632      0.0000  0.0000  SYS_TOP_dft
CLKDIV_MUX                           74.1321      0.3     74.1321      0.0000  0.0000  RX_CLKDIV_MUX_Width4
DFT_REF_MUX                          15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
Data_SYNC                           480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
Domain1_SYNC_RST_MUX                 11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
Domain2_SYNC_RST_MUX                 11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
REF_RST_SYNC                         65.8952      0.3      0.0000     65.8952  0.0000  RST_SYN_NUM_STAGES2_test_0
RST_N_MUX                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
RX_CLK_MUX                           11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
RegFile                            7089.6178     27.2   2578.1498   4511.4680  0.0000  Reg_File_WIDTH8_DEPTH16_ADDR4_test_1
SYS_Cntroller                      1788.5840      6.9    844.8706    943.7134  0.0000  SYS_CTRL_D_Width8_Addr_Size4_test_1
TX_CLK_MUX                           11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U0_ALU                             5729.3524     22.0   1081.3873    560.1092  0.0000  ALU_IN_Width8_test_1
U0_ALU/add_39                       231.8099      0.9    231.8099      0.0000  0.0000  ALU_IN_Width8_DW01_add_0
U0_ALU/div_51                      1434.3973      5.5   1434.3973      0.0000  0.0000  ALU_IN_Width8_DW_div_uns_0
U0_ALU/mult_47                     2155.7144      8.3   1914.4909      0.0000  0.0000  ALU_IN_Width8_DW02_mult_0
U0_ALU/mult_47/FS_1                 241.2235      0.9    241.2235      0.0000  0.0000  ALU_IN_Width8_DW01_add_1
U0_ALU/sub_43                       265.9342      1.0    265.9342      0.0000  0.0000  ALU_IN_Width8_DW01_sub_0
U0_PULSE_GEN                         71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
UART_CLK_MUX                         11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
UART_FIFO                          4762.1051     18.3     14.1204      0.0000  0.0000  AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1
UART_FIFO/U0_FIFO_W                 424.7887      1.6    160.0312    264.7575  0.0000  FIFO_W_Addr_Size3_test_1
UART_FIFO/U1_W2R_SYNC               263.5808      1.0      0.0000    263.5808  0.0000  BIT_SYNC_2_00000004_test_0
UART_FIFO/U2_FIFO_R                 424.7887      1.6    160.0312    264.7575  0.0000  FIFO_R_Addr_Size3_test_1
UART_FIFO/U3_R2W_SYNC               263.5808      1.0      0.0000    263.5808  0.0000  BIT_SYNC_2_00000004_test_1
UART_FIFO/U4_FIFO_MEM              3371.2456     12.9   1262.5991   2108.6465  0.0000  FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1
UART_RST_SYNC                        65.8952      0.3      0.0000     65.8952  0.0000  RST_SYN_NUM_STAGES2_test_1
UART_RX                            3113.5482     11.9      7.0602      0.0000  0.0000  UART_RX_TOP_Data_Width8_test_1
UART_RX/U1                          548.3422      2.1    416.5518    131.7904  0.0000  Data_Sampling_test_1
UART_RX/U2                          738.9676      2.8    334.1828    404.7848  0.0000  Deserializer_Data_Width8_test_1
UART_RX/U3                          695.4297      2.7    365.9537    329.4760  0.0000  Edge_Bit_Counter_Data_Width8_test_1
UART_RX/U4                          197.6856      0.8    131.7904     65.8952  0.0000  Parity_Check_Data_Width8_test_1
UART_RX/U5                           38.8311      0.1      5.8835     32.9476  0.0000  Start_Check_test_1
UART_RX/U6                           45.8913      0.2     11.7670     34.1243  0.0000  Stop_Check_test_1
UART_RX/U7                          841.3405      3.2    643.6549    197.6856  0.0000  RX_FSM_Data_Width8_test_1
UART_RX_ClkDiv                      330.6527      1.3    164.7380    165.9147  0.0000  Integer_ClkDiv_ratio_Width4_test_1
UART_TX                            1407.3332      5.4      7.0602      0.0000  0.0000  UART_TOP_test_1
UART_TX/U1_MUX_4x1                   58.8350      0.2     27.0641     31.7709  0.0000  MUX_4x1_test_1
UART_TX/U2_Parity_Calc              497.7441      1.9    201.2157    296.5284  0.0000  Parity_Calc_test_1
UART_TX/U3_Serializer               646.0083      2.5    217.6895    428.3188  0.0000  Serializer_1byte_test_1
UART_TX/U4_FSM                      197.6856      0.8     65.8952    131.7904  0.0000  FSM_test_1
UART_TX_ClkDiv                      844.8706      3.2    456.5596    296.5284  0.0000  Integer_ClkDiv_ratio_Width8_test_1
UART_TX_ClkDiv/add_73                91.7826      0.4     91.7826      0.0000  0.0000  Integer_ClkDiv_ratio_Width8_DW01_inc_0
U_CLK_GATE                           40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------
Total                                                  13701.4950  12361.2339  0.0000

1
