design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/admin/projects/IC5-CASS-2024_2/openlane/lovers_controller,lovers_controller,24_11_09_19_56,flow completed,0h33m52s0ms,0h21m19s0ms,132810.5450688013,0.4572177104,39843.16352064039,30.76,-1,2282.45,10683,0,0,0,0,0,0,0,85,68,0,0,-1,684457,116923,-7.6,-1,-1,-1,0.0,-8458.19,-1,-1,-1,0.0,234980987.0,0.0,44.56,47.91,5.81,6.66,-1,8954,11933,43,2983,0,0,0,11833,22,6,84,83,539,20,1,7259,2971,2901,8,53330,6222,97,10251,18217,88117,434201.4336,-1,-1,-1,0.00867,0.00278,2.73e-07,-1,-1,-1,8.989999999999998,25.0,40.0,25,1,30,153.18,153.6,0.3,1,16,0.31,0,sky130_fd_sc_hd,AREA 0
