{
  "2110-01709": {
    "title": "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware",
    "authors": [
      "Juan G'omez-Luna",
      "I. E. Hajj",
      "Ivan Fernandez",
      "Christina Giannoula",
      "Geraldo F. Oliveira",
      "O. Mutlu"
    ],
    "submission_date": "2021-10-04",
    "revised_dates": [],
    "doi": "10.1109/IGSC54211.2021.9651614",
    "arxiv_id": "2110.01709",
    "venue": "International Green and Sustainable Computing Conference",
    "year": 2021
  },
  "1911-08356": {
    "title": "Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores",
    "authors": [
      "Fabian Schuiki",
      "Florian Zaruba",
      "T. Hoefler",
      "L. Benini"
    ],
    "submission_date": "2019-11-19",
    "revised_dates": [],
    "doi": "10.1109/TC.2020.2987314",
    "arxiv_id": "1911.08356",
    "venue": "IEEE transactions on computers",
    "year": 2019
  },
  "1608-08376": {
    "title": "A near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices",
    "authors": [
      "Michael Gautschi",
      "Pasquale Davide Schiavone",
      "Andreas Traber",
      "Igor Loi",
      "A. Pullini",
      "D. Rossi",
      "E. Flamand",
      "Frank K. GÃ¼rkaynak",
      "L. Benini"
    ],
    "submission_date": "2016-08-30",
    "revised_dates": [],
    "arxiv_id": "1608.08376",
    "venue": "arXiv.org",
    "year": 2016
  }
}