###########################################################[
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v" (library deviceLib)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v" (library deviceLib)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v" (library hyperlib)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v" (library haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v" (library haps)
Synthesizing module IM in library work of instance IM.
Running optimization stage 1 on __ZEBU_mem_a32_d32_ra_ws_1 .......
Finished optimization stage 1 on __ZEBU_mem_a32_d32_ra_ws_1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
@N: CL134 :"./src/IM.v":1:0:1:0|Found RAM instrucmem, depth=32, width=32
Running optimization stage 1 on IM .......
Finished optimization stage 1 on IM (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 1 on __ZEBU_mem_a32_d32_ra_ws_2 .......
Finished optimization stage 1 on __ZEBU_mem_a32_d32_ra_ws_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 2 on __ZEBU_mem_a32_d32_ra_ws_2 .......
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input asyncreset is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input syncreset is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input resetdata is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input addr0 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input clock0 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input enable0 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input bitEnable0 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input addr1 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input data1 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input clock1 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input enable1 is unused.
@N: CL159 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v":0:0:0:0|Input bitEnable1 is unused.
Finished optimization stage 2 on __ZEBU_mem_a32_d32_ra_ws_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 2 on __ZEBU_mem_a32_d32_ra_ws_1 .......
Finished optimization stage 2 on __ZEBU_mem_a32_d32_ra_ws_1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 2 on IM .......
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v":11:0:11:0|Input port bits 63 to 7 of PCAddr[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v":11:0:11:0|Input port bits 1 to 0 of PCAddr[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v":11:0:11:0|Input port bits 1 to 0 of in_addr[63:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v":9:0:9:0|Input _anonport_8 is unused.
Finished optimization stage 2 on IM (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.rt.csv


At c_scm Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:37:50 2023

###########################################################]
