C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\FPGA\H13D\rev_1   -part MPF300T  -package FCG1152  -grade STD    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "proj_1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -retiming -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile D:\FPGA\H13D\rev_1\synlog\report\proj_1_fpga_mapper.xml -merge_inferred_clocks 0  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\FPGA\H13D\rev_1\scratchproject.prs  -implementation  rev_1  -multisrs  -ovm  D:\FPGA\H13D\rev_1\proj_1.vm   -freq 500.000   D:\FPGA\H13D\rev_1\synwork\proj_1_prem.srd  -tcl  D:\FPGA\H13D\rev_1\proj_1_fsm.sdc  -sap  D:\FPGA\H13D\rev_1\proj_1.sap  -otap  D:\FPGA\H13D\rev_1\proj_1.tap  -omap  D:\FPGA\H13D\rev_1\proj_1.map  -devicelib  C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v  -sap  D:\FPGA\H13D\rev_1\proj_1.sap  -ologparam  D:\FPGA\H13D\rev_1\syntmp\proj_1.plg  -osyn  D:\FPGA\H13D\rev_1\proj_1.srm  -prjdir  D:\FPGA\H13D\  -prjname  proj_1  -log  D:\FPGA\H13D\rev_1\synlog\proj_1_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part MPF300T -package FCG1152 -grade STD -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "proj_1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -retiming -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\proj_1_fpga_mapper.xml -merge_inferred_clocks 0 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation rev_1 -multisrs -ovm ..\proj_1.vm -freq 500.000 ..\synwork\proj_1_prem.srd -tcl ..\proj_1_fsm.sdc -sap ..\proj_1.sap -otap ..\proj_1.tap -omap ..\proj_1.map -devicelib C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v -sap ..\proj_1.sap -ologparam proj_1.plg -osyn ..\proj_1.srm -prjdir ..\..\ -prjname proj_1 -log ..\synlog\proj_1_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:168
file:..\scratchproject.prs|io:o|time:1580215627|size:2475|exec:0|csum:
file:..\proj_1.vm|io:o|time:1580215811|size:2399301|exec:0|csum:
file:..\synwork\proj_1_prem.srd|io:i|time:1580215644|size:196833|exec:0|csum:9A84EA9BDA9DAA95EAC305E7EDCEA17D
file:..\proj_1_fsm.sdc|io:i|time:1579198288|size:0|exec:0|csum:D41D8CD98F00B204E9800998ECF8427E
file:..\proj_1.sap|io:o|time:1580215644|size:1362|exec:0|csum:
file:..\proj_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\proj_1.map|io:o|time:1580215812|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1562075649|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:..\proj_1.sap|io:o|time:1580215644|size:1362|exec:0|csum:
file:proj_1.plg|io:o|time:1580215812|size:449|exec:0|csum:
file:..\proj_1.srm|io:o|time:1580215810|size:22992|exec:0|csum:
file:..\synlog\proj_1_fpga_mapper.srr|io:o|time:1580215812|size:74553|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
