TimeQuest Timing Analyzer report for n6480
Tue Mar 31 02:34:19 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 140.63 MHz ; 140.63 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -6.111 ; -1393.197     ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -2.567 ; -2008.761         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                    ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+
; -6.111 ; out_green[4]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 7.153      ;
; -6.007 ; out_red[2]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 7.033      ;
; -5.997 ; out_red[2]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.034      ;
; -5.972 ; out_green[2]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 7.014      ;
; -5.972 ; out_red[3]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.009      ;
; -5.947 ; out_green[3]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.989      ;
; -5.898 ; out_red[4]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.935      ;
; -5.864 ; out_red[1]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.890      ;
; -5.838 ; out_red[2]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.864      ;
; -5.833 ; out_green[4]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.886      ;
; -5.831 ; out_green[2]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.873      ;
; -5.801 ; out_green[3]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.843      ;
; -5.775 ; out_green[5]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.821      ;
; -5.774 ; out_green[2]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.827      ;
; -5.766 ; out_red[3]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.792      ;
; -5.760 ; out_red[3]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.786      ;
; -5.753 ; out_green[2]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.795      ;
; -5.721 ; out_green[3]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.774      ;
; -5.715 ; out_blue[1]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.758      ;
; -5.703 ; out_red[4]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.729      ;
; -5.695 ; out_red[1]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.721      ;
; -5.682 ; out_red[3]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.708      ;
; -5.676 ; out_blue[2]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.719      ;
; -5.661 ; out_green[1]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.703      ;
; -5.655 ; out_green[1]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.697      ;
; -5.648 ; out_green[1]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.687      ;
; -5.637 ; out_green[4]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.679      ;
; -5.606 ; out_green[3]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.648      ;
; -5.581 ; out_red[2]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.607      ;
; -5.579 ; out_red[5]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.605      ;
; -5.577 ; out_green[1]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.619      ;
; -5.570 ; out_red[1]    ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 6.593      ;
; -5.540 ; out_green[5]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 6.597      ;
; -5.527 ; out_green[2]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.566      ;
; -5.509 ; out_green[6]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.555      ;
; -5.498 ; out_green[0]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.016     ; 6.522      ;
; -5.478 ; out_red[5]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.515      ;
; -5.472 ; out_red[4]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.498      ;
; -5.466 ; out_blue[1]   ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.013     ; 6.493      ;
; -5.459 ; out_blue[1]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.502      ;
; -5.438 ; out_red[1]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.464      ;
; -5.433 ; out_blue[3]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.476      ;
; -5.428 ; out_blue[2]   ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.013     ; 6.455      ;
; -5.420 ; out_blue[2]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.463      ;
; -5.373 ; out_blue[1]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.416      ;
; -5.349 ; out_red[2]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.386      ;
; -5.334 ; out_blue[2]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.377      ;
; -5.324 ; out_red[3]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.361      ;
; -5.314 ; out_green[4]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.356      ;
; -5.301 ; out_green[5]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.347      ;
; -5.296 ; out_green[1]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.349      ;
; -5.274 ; out_red[4]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.300      ;
; -5.268 ; out_green[4]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.321      ;
; -5.257 ; out_blue[4]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.300      ;
; -5.250 ; out_red[4]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.287      ;
; -5.208 ; out_green[1]  ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.247      ;
; -5.206 ; out_green[3]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.259      ;
; -5.196 ; out_blue[1]   ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.239      ;
; -5.189 ; out_green[2]  ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.231      ;
; -5.172 ; out_blue[3]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.215      ;
; -5.158 ; out_blue[2]   ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.201      ;
; -5.132 ; out_green[6]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 6.189      ;
; -5.130 ; out_red[1]    ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 6.153      ;
; -5.129 ; out_green[2]  ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.172      ;
; -5.126 ; out_red[6]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.152      ;
; -5.126 ; out_red[2]    ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 6.149      ;
; -5.126 ; out_green[2]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.179      ;
; -5.121 ; out_green[3]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.160      ;
; -5.120 ; out_green[3]  ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 6.173      ;
; -5.118 ; out_red[3]    ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.144      ;
; -5.105 ; out_red[5]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 6.131      ;
; -5.103 ; out_red[3]    ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 6.126      ;
; -5.087 ; out_green[2]  ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.126      ;
; -5.058 ; out_green[0]  ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.016     ; 6.082      ;
; -5.058 ; out_red[3]    ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.013     ; 6.085      ;
; -5.051 ; out_red[2]    ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.088      ;
; -5.035 ; out_green[6]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.081      ;
; -5.029 ; out_green[3]  ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.066      ;
; -5.013 ; out_green[1]  ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.055      ;
; -4.987 ; out_blue[3]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 6.030      ;
; -4.976 ; out_green[4]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.015      ;
; -4.964 ; out_green[3]  ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 6.006      ;
; -4.963 ; out_green[3]  ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.002      ;
; -4.957 ; out_red[2]    ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.019     ; 5.978      ;
; -4.953 ; out_green[1]  ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 5.996      ;
; -4.946 ; out_blue[3]   ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.013     ; 5.973      ;
; -4.939 ; out_red[2]    ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 5.965      ;
; -4.938 ; hsync_time[0] ; n64_px_count[0]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[1]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[2]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[3]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[4]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[5]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[6]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[7]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[8]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[9]   ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[10]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[11]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
; -4.938 ; hsync_time[0] ; n64_px_count[12]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 5.995      ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                        ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                        ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_sel                                                                                                                  ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; enable_delay                                                                                                                ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_b                                                                                                                 ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_a                                                                                                                 ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_osc                                                                                                                     ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_clk~reg0                                                                                                                ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; n64_pixel:rgb_decoder|blue_final[3]                                                                                         ; n64_pixel:rgb_decoder|blue_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; n64_pixel:rgb_decoder|csync_n_cap                                                                                           ; n64_pixel:rgb_decoder|csync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; n64_pixel:rgb_decoder|blue_final[4]                                                                                         ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; n64_pixel:rgb_decoder|red_final[1]                                                                                          ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; n64_pixel:rgb_decoder|green_final[0]                                                                                        ; n64_pixel:rgb_decoder|green_out[0]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; n64_pixel:rgb_decoder|red_final[3]                                                                                          ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.050      ;
; 0.753 ; hsync_time[15]                                                                                                              ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; vsync_time[15]                                                                                                              ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; n64_px_count[15]                                                                                                            ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; vga_px_count[15]                                                                                                            ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; line_count[15]                                                                                                              ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; n64_pixel:rgb_decoder|red_out[2]                                                                                            ; buffer_in_b[16]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.060      ;
; 0.891 ; n64_pixel:rgb_decoder|blue_final[5]                                                                                         ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.197      ;
; 0.896 ; n64_pixel:rgb_decoder|green_final[2]                                                                                        ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.202      ;
; 0.931 ; n64_pixel:rgb_decoder|red_out[5]                                                                                            ; buffer_in_b[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.237      ;
; 0.940 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                        ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.246      ;
; 0.951 ; buffer_in_a[4]                                                                                                              ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.316      ;
; 0.952 ; buffer_in_a[13]                                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.317      ;
; 0.953 ; buffer_in_a[5]                                                                                                              ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.318      ;
; 0.953 ; buffer_in_a[10]                                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.318      ;
; 0.954 ; buffer_in_a[17]                                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.319      ;
; 0.956 ; n64_pixel:rgb_decoder|blue_final[6]                                                                                         ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.261      ;
; 0.957 ; n64_pixel:rgb_decoder|blue_final[1]                                                                                         ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.265      ;
; 0.959 ; n64_pixel:rgb_decoder|red_cap[2]                                                                                            ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.266      ;
; 0.962 ; buffer_in_a[11]                                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.327      ;
; 0.963 ; buffer_in_a[3]                                                                                                              ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.328      ;
; 0.965 ; buffer_in_a[9]                                                                                                              ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.330      ;
; 0.992 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.399      ;
; 0.992 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.401      ;
; 1.000 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.407      ;
; 1.003 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.412      ;
; 1.019 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.428      ;
; 1.022 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.429      ;
; 1.023 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.432      ;
; 1.025 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.432      ;
; 1.034 ; n64_pixel:rgb_decoder|red_cap[3]                                                                                            ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.341      ;
; 1.035 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.399      ;
; 1.035 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.401      ;
; 1.036 ; n64_pixel:rgb_decoder|green_final[5]                                                                                        ; n64_pixel:rgb_decoder|green_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.341      ;
; 1.037 ; n64_pixel:rgb_decoder|green_cap[3]                                                                                          ; n64_pixel:rgb_decoder|green_final[3]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.344      ;
; 1.039 ; n64_pixel:rgb_decoder|green_final[3]                                                                                        ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.005      ; 1.350      ;
; 1.040 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.447      ;
; 1.040 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.447      ;
; 1.040 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.449      ;
; 1.042 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.451      ;
; 1.042 ; n64_pixel:rgb_decoder|blue_final[2]                                                                                         ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.347      ;
; 1.043 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.407      ;
; 1.044 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                                           ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.349      ;
; 1.044 ; n64_pixel:rgb_decoder|red_cap[5]                                                                                            ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.351      ;
; 1.044 ; n64_pixel:rgb_decoder|green_cap[4]                                                                                          ; n64_pixel:rgb_decoder|green_final[4]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.351      ;
; 1.044 ; n64_pixel:rgb_decoder|green_cap[6]                                                                                          ; n64_pixel:rgb_decoder|green_final[6]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.351      ;
; 1.044 ; n64_pixel:rgb_decoder|green_cap[0]                                                                                          ; n64_pixel:rgb_decoder|green_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.351      ;
; 1.045 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.454      ;
; 1.046 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.412      ;
; 1.049 ; n64_pixel:rgb_decoder|green_final[1]                                                                                        ; n64_pixel:rgb_decoder|green_out[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.357      ;
; 1.051 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.140      ; 1.458      ;
; 1.062 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.428      ;
; 1.065 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.429      ;
; 1.066 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.432      ;
; 1.068 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.432      ;
; 1.083 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.447      ;
; 1.083 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.447      ;
; 1.083 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.449      ;
; 1.085 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.451      ;
; 1.088 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4]                  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.454      ;
; 1.094 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6]                  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.097      ; 1.458      ;
; 1.100 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15 ; buffer_in_a[3]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.321      ;
; 1.106 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9  ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.327      ;
; 1.107 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14 ; buffer_in_a[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.328      ;
; 1.107 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6  ; buffer_in_a[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.328      ;
; 1.108 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0  ; buffer_in_a[17]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.329      ;
; 1.164 ; n64_pixel:rgb_decoder|blue_out[1]                                                                                           ; buffer_in_a[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; n64_pixel:rgb_decoder|green_out[3]                                                                                          ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.471      ;
; 1.166 ; n64_pixel:rgb_decoder|csync_n_out                                                                                           ; vga_hsync~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; hsync_time[0]                                                                                                               ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; vsync_time[0]                                                                                                               ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; n64_px_count[0]                                                                                                             ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; vga_px_count[0]                                                                                                             ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; line_count[0]                                                                                                               ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.175 ; hsync_time[1]                                                                                                               ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; vsync_time[1]                                                                                                               ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; n64_px_count[1]                                                                                                             ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; vga_px_count[1]                                                                                                             ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; line_count[1]                                                                                                               ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; hsync_time[2]                                                                                                               ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; hsync_time[9]                                                                                                               ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vsync_time[2]                                                                                                               ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vsync_time[9]                                                                                                               ; vsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; n64_px_count[2]                                                                                                             ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; n64_px_count[9]                                                                                                             ; n64_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_px_count[2]                                                                                                             ; vga_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_px_count[9]                                                                                                             ; vga_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.812 ; 4.812 ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.106 ; 0.106 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.718 ; 0.718 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.786 ; 4.786 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.728 ; 4.728 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.443 ; 4.443 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.465 ; 4.465 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.812 ; 4.812 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.123 ; 0.123 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 7.145 ; 7.145 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 6.750 ; 6.750 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 7.145 ; 7.145 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.169  ; 0.169  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.169  ; 0.169  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.063  ; 0.063  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -4.347 ; -4.347 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -4.298 ; -4.298 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -4.159 ; -4.159 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -4.185 ; -4.185 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -4.387 ; -4.387 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.144  ; 0.144  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; -4.464 ; -4.464 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -4.464 ; -4.464 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -4.484 ; -4.484 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.996 ; 7.996 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 9.180 ; 9.180 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 9.180 ; 9.180 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 9.137 ; 9.137 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 9.158 ; 9.158 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 9.000 ; 9.000 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.681 ; 8.681 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 9.141 ; 9.141 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.136 ; 9.136 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.675 ; 8.675 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.060 ; 8.060 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.053 ; 8.053 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.033 ; 8.033 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.214 ; 9.214 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 9.214 ; 9.214 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 9.033 ; 9.033 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 9.014 ; 9.014 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.018 ; 9.018 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 9.025 ; 9.025 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.968 ; 8.968 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.225 ; 8.225 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.905 ; 7.905 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.077 ; 8.077 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.018 ; 8.018 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.077 ; 8.077 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.066 ; 8.066 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.711 ; 7.711 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.727 ; 7.727 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.710 ; 7.710 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.056 ; 8.056 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.009 ; 8.009 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.016 ; 8.016 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.265 ; 8.265 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.718 ; 7.718 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.996 ; 7.996 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.053 ; 8.053 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 9.180 ; 9.180 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 9.137 ; 9.137 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 9.158 ; 9.158 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 9.000 ; 9.000 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.681 ; 8.681 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 9.141 ; 9.141 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.136 ; 9.136 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.675 ; 8.675 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.060 ; 8.060 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.053 ; 8.053 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.033 ; 8.033 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 8.225 ; 8.225 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 9.214 ; 9.214 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 9.033 ; 9.033 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 9.014 ; 9.014 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.018 ; 9.018 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 9.025 ; 9.025 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.968 ; 8.968 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.225 ; 8.225 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.905 ; 7.905 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.710 ; 7.710 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.018 ; 8.018 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.077 ; 8.077 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.066 ; 8.066 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.711 ; 7.711 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.727 ; 7.727 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.710 ; 7.710 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.056 ; 8.056 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.009 ; 8.009 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.016 ; 8.016 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.265 ; 8.265 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.718 ; 7.718 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -204.883      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1289.136         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.116 ; out_green[4]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.149      ;
; -1.115 ; out_red[2]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.133      ;
; -1.109 ; out_red[2]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.140      ;
; -1.075 ; out_red[1]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.093      ;
; -1.075 ; out_red[3]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.106      ;
; -1.072 ; out_green[3]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.105      ;
; -1.070 ; out_green[2]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.103      ;
; -1.055 ; out_green[4]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.101      ;
; -1.054 ; out_red[2]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.072      ;
; -1.048 ; out_red[3]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.066      ;
; -1.043 ; out_red[4]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.074      ;
; -1.034 ; out_green[2]                                                                                                                                  ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.067      ;
; -1.030 ; out_red[3]                                                                                                                                    ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.048      ;
; -1.027 ; out_green[1]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.058      ;
; -1.021 ; out_green[3]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.067      ;
; -1.019 ; out_green[2]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.052      ;
; -1.019 ; out_green[3]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.052      ;
; -1.015 ; out_green[5]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.052      ;
; -1.015 ; out_red[3]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.033      ;
; -1.014 ; out_red[1]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.032      ;
; -1.009 ; out_red[4]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.014     ; 2.027      ;
; -1.008 ; out_blue[2]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 2.043      ;
; -1.008 ; out_red[1]                                                                                                                                    ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; -0.016     ; 2.024      ;
; -1.003 ; out_blue[1]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 2.038      ;
; -0.998 ; out_green[2]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.044      ;
; -0.998 ; out_green[1]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.031      ;
; -0.995 ; out_green[0]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; -0.016     ; 2.011      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; n64_pixel:rgb_decoder|blue_final[3]                                                                        ; n64_pixel:rgb_decoder|blue_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|csync_n_cap                                                                          ; n64_pixel:rgb_decoder|csync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; n64_pixel:rgb_decoder|green_final[0]                                                                       ; n64_pixel:rgb_decoder|green_out[0]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; n64_pixel:rgb_decoder|red_out[2]                                                                           ; buffer_in_b[16]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.396      ;
; 0.252 ; buffer_in_a[13]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.452      ;
; 0.253 ; buffer_in_a[4]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.452      ;
; 0.254 ; buffer_in_a[17]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.453      ;
; 0.254 ; buffer_in_a[5]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.453      ;
; 0.254 ; buffer_in_a[10]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.453      ;
; 0.257 ; buffer_in_a[11]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.457      ;
; 0.258 ; buffer_in_a[3]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.457      ;
; 0.259 ; buffer_in_a[9]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.458      ;
; 0.294 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.494      ;
; 0.297 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_b[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.449      ;
; 0.297 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.497      ;
; 0.298 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.494      ;
; 0.299 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.499      ;
; 0.301 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.501      ;
; 0.301 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.497      ;
; 0.303 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.499      ;
; 0.305 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.501      ;
; 0.308 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.308 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.309 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.509      ;
; 0.309 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.509      ;
; 0.309 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.462      ;
; 0.310 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.463      ;
; 0.311 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.462      ;
; 0.312 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.508      ;
; 0.312 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.508      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.509      ;
; 0.313 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.509      ;
; 0.317 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.470      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.318 ; n64_pixel:rgb_decoder|green_cap[3]                                                                         ; n64_pixel:rgb_decoder|green_final[3]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.471      ;
; 0.318 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.004      ; 0.474      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.319 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.519      ;
; 0.319 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; n64_pixel:rgb_decoder|green_cap[6]                                                                         ; n64_pixel:rgb_decoder|green_final[6]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; n64_pixel:rgb_decoder|green_cap[0]                                                                         ; n64_pixel:rgb_decoder|green_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.517      ;
; 0.321 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.517      ;
; 0.321 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.321 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                          ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.522      ;
; 0.322 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.518      ;
; 0.322 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; n64_pixel:rgb_decoder|green_final[1]                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.519      ;
; 0.325 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.521      ;
; 0.326 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.522      ;
; 0.351 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.503      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; n64_pixel:rgb_decoder|blue_out[1]                                                                          ; buffer_in_a[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_pixel:rgb_decoder|green_out[1]                                                                         ; buffer_in_b[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 2.207  ; 2.207  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -0.339 ; -0.339 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -0.088 ; -0.088 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.198  ; 2.198  ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.165  ; 2.165  ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.020  ; 2.020  ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.033  ; 2.033  ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.207  ; 2.207  ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -0.329 ; -0.329 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 3.043  ; 3.043  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 2.872  ; 2.872  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 3.043  ; 3.043  ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.465  ; 0.465  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.465  ; 0.465  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.402  ; 0.402  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.981 ; -1.981 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -1.959 ; -1.959 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -1.892 ; -1.892 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -1.910 ; -1.910 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.000 ; -2.000 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.449  ; 0.449  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -2.063 ; -2.063 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.069 ; 4.069 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.069 ; 4.069 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.048 ; 4.048 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.055 ; 4.055 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.027 ; 4.027 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.949 ; 3.949 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.721 ; 3.721 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.715 ; 3.715 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.701 ; 3.701 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.057 ; 4.057 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.057 ; 4.057 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.939 ; 3.939 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.936 ; 3.936 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.975 ; 3.975 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.932 ; 3.932 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.929 ; 3.929 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.970 ; 3.970 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.720 ; 3.720 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.704 ; 3.704 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.702 ; 3.702 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.720 ; 3.720 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.607 ; 3.607 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.619 ; 3.619 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.610 ; 3.610 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.709 ; 3.709 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.694 ; 3.694 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.553 ; 3.553 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.715 ; 3.715 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.069 ; 4.069 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.048 ; 4.048 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.055 ; 4.055 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.027 ; 4.027 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.949 ; 3.949 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.721 ; 3.721 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.715 ; 3.715 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.701 ; 3.701 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.057 ; 4.057 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.939 ; 3.939 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.936 ; 3.936 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.975 ; 3.975 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.932 ; 3.932 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.929 ; 3.929 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.970 ; 3.970 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.607 ; 3.607 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.704 ; 3.704 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.702 ; 3.702 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.720 ; 3.720 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.607 ; 3.607 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.619 ; 3.619 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.610 ; 3.610 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.709 ; 3.709 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.694 ; 3.694 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.553 ; 3.553 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.111    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  n64_clock       ; -6.111    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -1393.197 ; 0.0   ; 0.0      ; 0.0     ; -2008.761           ;
;  n64_clock       ; -1393.197 ; 0.000 ; N/A      ; N/A     ; -2008.761           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.812 ; 4.812 ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.106 ; 0.106 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.718 ; 0.718 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.786 ; 4.786 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.728 ; 4.728 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.443 ; 4.443 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.465 ; 4.465 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.812 ; 4.812 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.123 ; 0.123 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 7.145 ; 7.145 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 6.750 ; 6.750 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 7.145 ; 7.145 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.465  ; 0.465  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.465  ; 0.465  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.402  ; 0.402  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.981 ; -1.981 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -1.959 ; -1.959 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -1.892 ; -1.892 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -1.910 ; -1.910 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.000 ; -2.000 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.449  ; 0.449  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -2.063 ; -2.063 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.996 ; 7.996 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 9.180 ; 9.180 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 9.180 ; 9.180 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 9.137 ; 9.137 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 9.158 ; 9.158 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 9.000 ; 9.000 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.681 ; 8.681 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 9.141 ; 9.141 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.136 ; 9.136 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.675 ; 8.675 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.060 ; 8.060 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.053 ; 8.053 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.033 ; 8.033 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.214 ; 9.214 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 9.214 ; 9.214 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 9.033 ; 9.033 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 9.014 ; 9.014 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.018 ; 9.018 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.034 ; 9.034 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 9.025 ; 9.025 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.968 ; 8.968 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.225 ; 8.225 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.905 ; 7.905 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.077 ; 8.077 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.018 ; 8.018 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.077 ; 8.077 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.066 ; 8.066 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.711 ; 7.711 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.727 ; 7.727 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.710 ; 7.710 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.056 ; 8.056 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.009 ; 8.009 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.016 ; 8.016 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.265 ; 8.265 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.718 ; 7.718 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.715 ; 3.715 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.069 ; 4.069 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.048 ; 4.048 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.055 ; 4.055 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.027 ; 4.027 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.949 ; 3.949 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.721 ; 3.721 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.715 ; 3.715 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.701 ; 3.701 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.057 ; 4.057 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.939 ; 3.939 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.936 ; 3.936 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.975 ; 3.975 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.932 ; 3.932 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.929 ; 3.929 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.970 ; 3.970 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.607 ; 3.607 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.704 ; 3.704 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.702 ; 3.702 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.720 ; 3.720 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.607 ; 3.607 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.619 ; 3.619 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.610 ; 3.610 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.709 ; 3.709 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.681 ; 3.681 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.694 ; 3.694 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.553 ; 3.553 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 5889     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 5889     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 31 02:34:19 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.111
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.111     -1393.197 n64_clock 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -2008.761 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -204.883 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1289.136 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Tue Mar 31 02:34:19 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


