INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/32BitALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/32BitRegisterFile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/DisplayDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/ImmediateGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/JumpController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/MultiCycleControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/Screen_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/TMDS_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/ps2_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/scanToAscii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scanToAscii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/MultiCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycle
ERROR: [VRFC 10-4982] syntax error near '$display' [C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/MultiCycle.v:177]
ERROR: [VRFC 10-8530] module 'MultiCycle' is ignored due to previous errors [C:/Users/uday/Desktop/final/davinci-master/testing/IO/project_1/project_1.srcs/sources_1/imports/RISC-V-Processor-main/MultiCycle.v:5]
