DECL|CTRL|member|__IOM uint32_t CTRL; /**< DMA control register */
DECL|DMA_DESCRIPTOR_TypeDef|typedef|} DMA_DESCRIPTOR_TypeDef; /** @} */
DECL|DSTEND|member|__IOM void * __IOM DSTEND; /**< DMA destination address end */
DECL|SRCEND|member|__IOM void * __IOM SRCEND; /**< DMA source address end */
DECL|USER|member|__IOM uint32_t USER; /**< DMA padding register, available for user */
