ARM GAS  /tmp/cciaffO4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cciaffO4.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /tmp/cciaffO4.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE134:
  91              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_UART_MspInit
ARM GAS  /tmp/cciaffO4.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_UART_MspInit:
 100              	.LVL1:
 101              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 89 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 40
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 89 1 is_stmt 0 view .LVU16
 107 0000 00B5     		push	{lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 8BB0     		sub	sp, sp, #44
 112              	.LCFI4:
 113              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 90 3 is_stmt 1 view .LVU17
 115              		.loc 1 90 20 is_stmt 0 view .LVU18
 116 0004 0023     		movs	r3, #0
 117 0006 0593     		str	r3, [sp, #20]
 118 0008 0693     		str	r3, [sp, #24]
 119 000a 0793     		str	r3, [sp, #28]
 120 000c 0893     		str	r3, [sp, #32]
 121 000e 0993     		str	r3, [sp, #36]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 122              		.loc 1 91 3 is_stmt 1 view .LVU19
 123              		.loc 1 91 11 is_stmt 0 view .LVU20
 124 0010 0368     		ldr	r3, [r0]
 125              		.loc 1 91 5 view .LVU21
 126 0012 284A     		ldr	r2, .L11
 127 0014 9342     		cmp	r3, r2
 128 0016 05D0     		beq	.L9
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/cciaffO4.s 			page 5


 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 129              		.loc 1 115 8 is_stmt 1 view .LVU22
 130              		.loc 1 115 10 is_stmt 0 view .LVU23
 131 0018 274A     		ldr	r2, .L11+4
 132 001a 9342     		cmp	r3, r2
 133 001c 26D0     		beq	.L10
 134              	.LVL2:
 135              	.L5:
 116:Core/Src/stm32f4xx_hal_msp.c ****   {
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 121:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 125:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 126:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 127:Core/Src/stm32f4xx_hal_msp.c ****     */
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c ****   }
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c **** }
 136              		.loc 1 140 1 view .LVU24
 137 001e 0BB0     		add	sp, sp, #44
 138              	.LCFI5:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 4
 141              		@ sp needed
 142 0020 5DF804FB 		ldr	pc, [sp], #4
 143              	.LVL3:
 144              	.L9:
 145              	.LCFI6:
 146              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 97 5 is_stmt 1 view .LVU25
ARM GAS  /tmp/cciaffO4.s 			page 6


 148              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 97 5 view .LVU26
 150 0024 0021     		movs	r1, #0
 151 0026 0191     		str	r1, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 97 5 view .LVU27
 153 0028 244B     		ldr	r3, .L11+8
 154 002a 5A6C     		ldr	r2, [r3, #68]
 155 002c 42F01002 		orr	r2, r2, #16
 156 0030 5A64     		str	r2, [r3, #68]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 97 5 view .LVU28
 158 0032 5A6C     		ldr	r2, [r3, #68]
 159 0034 02F01002 		and	r2, r2, #16
 160 0038 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 161              		.loc 1 97 5 view .LVU29
 162 003a 019A     		ldr	r2, [sp, #4]
 163              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 164              		.loc 1 97 5 view .LVU30
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 165              		.loc 1 99 5 view .LVU31
 166              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 167              		.loc 1 99 5 view .LVU32
 168 003c 0291     		str	r1, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 169              		.loc 1 99 5 view .LVU33
 170 003e 1A6B     		ldr	r2, [r3, #48]
 171 0040 42F00102 		orr	r2, r2, #1
 172 0044 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 173              		.loc 1 99 5 view .LVU34
 174 0046 1B6B     		ldr	r3, [r3, #48]
 175 0048 03F00103 		and	r3, r3, #1
 176 004c 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 177              		.loc 1 99 5 view .LVU35
 178 004e 029B     		ldr	r3, [sp, #8]
 179              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 180              		.loc 1 99 5 view .LVU36
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 104 5 view .LVU37
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182              		.loc 1 104 25 is_stmt 0 view .LVU38
 183 0050 4FF4C063 		mov	r3, #1536
 184 0054 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 105 5 is_stmt 1 view .LVU39
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 105 26 is_stmt 0 view .LVU40
 187 0056 0223     		movs	r3, #2
 188 0058 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cciaffO4.s 			page 7


 189              		.loc 1 106 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 190              		.loc 1 107 5 view .LVU42
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 191              		.loc 1 107 27 is_stmt 0 view .LVU43
 192 005a 0323     		movs	r3, #3
 193 005c 0893     		str	r3, [sp, #32]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 108 31 is_stmt 0 view .LVU45
 196 005e 0723     		movs	r3, #7
 197 0060 0993     		str	r3, [sp, #36]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 198              		.loc 1 109 5 is_stmt 1 view .LVU46
 199 0062 05A9     		add	r1, sp, #20
 200 0064 1648     		ldr	r0, .L11+12
 201              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 202              		.loc 1 109 5 is_stmt 0 view .LVU47
 203 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL5:
 205 006a D8E7     		b	.L5
 206              	.LVL6:
 207              	.L10:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 208              		.loc 1 121 5 is_stmt 1 view .LVU48
 209              	.LBB6:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 210              		.loc 1 121 5 view .LVU49
 211 006c 0021     		movs	r1, #0
 212 006e 0391     		str	r1, [sp, #12]
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 213              		.loc 1 121 5 view .LVU50
 214 0070 124B     		ldr	r3, .L11+8
 215 0072 1A6C     		ldr	r2, [r3, #64]
 216 0074 42F40032 		orr	r2, r2, #131072
 217 0078 1A64     		str	r2, [r3, #64]
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 218              		.loc 1 121 5 view .LVU51
 219 007a 1A6C     		ldr	r2, [r3, #64]
 220 007c 02F40032 		and	r2, r2, #131072
 221 0080 0392     		str	r2, [sp, #12]
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 121 5 view .LVU52
 223 0082 039A     		ldr	r2, [sp, #12]
 224              	.LBE6:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 225              		.loc 1 121 5 view .LVU53
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 226              		.loc 1 123 5 view .LVU54
 227              	.LBB7:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 228              		.loc 1 123 5 view .LVU55
 229 0084 0491     		str	r1, [sp, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 230              		.loc 1 123 5 view .LVU56
ARM GAS  /tmp/cciaffO4.s 			page 8


 231 0086 1A6B     		ldr	r2, [r3, #48]
 232 0088 42F00102 		orr	r2, r2, #1
 233 008c 1A63     		str	r2, [r3, #48]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 234              		.loc 1 123 5 view .LVU57
 235 008e 1B6B     		ldr	r3, [r3, #48]
 236 0090 03F00103 		and	r3, r3, #1
 237 0094 0493     		str	r3, [sp, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 238              		.loc 1 123 5 view .LVU58
 239 0096 049B     		ldr	r3, [sp, #16]
 240              	.LBE7:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 241              		.loc 1 123 5 view .LVU59
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242              		.loc 1 128 5 view .LVU60
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 128 25 is_stmt 0 view .LVU61
 244 0098 0C23     		movs	r3, #12
 245 009a 0593     		str	r3, [sp, #20]
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246              		.loc 1 129 5 is_stmt 1 view .LVU62
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 129 26 is_stmt 0 view .LVU63
 248 009c 0223     		movs	r3, #2
 249 009e 0693     		str	r3, [sp, #24]
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 250              		.loc 1 130 5 is_stmt 1 view .LVU64
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 251              		.loc 1 131 5 view .LVU65
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 252              		.loc 1 131 27 is_stmt 0 view .LVU66
 253 00a0 0323     		movs	r3, #3
 254 00a2 0893     		str	r3, [sp, #32]
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 255              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 132 31 is_stmt 0 view .LVU68
 257 00a4 0723     		movs	r3, #7
 258 00a6 0993     		str	r3, [sp, #36]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 133 5 is_stmt 1 view .LVU69
 260 00a8 05A9     		add	r1, sp, #20
 261 00aa 0548     		ldr	r0, .L11+12
 262              	.LVL7:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 263              		.loc 1 133 5 is_stmt 0 view .LVU70
 264 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL8:
 266              		.loc 1 140 1 view .LVU71
 267 00b0 B5E7     		b	.L5
 268              	.L12:
 269 00b2 00BF     		.align	2
 270              	.L11:
 271 00b4 00100140 		.word	1073811456
 272 00b8 00440040 		.word	1073759232
 273 00bc 00380240 		.word	1073887232
ARM GAS  /tmp/cciaffO4.s 			page 9


 274 00c0 00000240 		.word	1073872896
 275              		.cfi_endproc
 276              	.LFE135:
 278              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_UART_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv4-sp-d16
 286              	HAL_UART_MspDeInit:
 287              	.LVL9:
 288              	.LFB136:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** /**
 143:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 144:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 145:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 146:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 147:Core/Src/stm32f4xx_hal_msp.c ****   */
 148:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 149:Core/Src/stm32f4xx_hal_msp.c **** {
 289              		.loc 1 149 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		.loc 1 149 1 is_stmt 0 view .LVU73
 294 0000 08B5     		push	{r3, lr}
 295              	.LCFI7:
 296              		.cfi_def_cfa_offset 8
 297              		.cfi_offset 3, -8
 298              		.cfi_offset 14, -4
 150:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 299              		.loc 1 150 3 is_stmt 1 view .LVU74
 300              		.loc 1 150 11 is_stmt 0 view .LVU75
 301 0002 0368     		ldr	r3, [r0]
 302              		.loc 1 150 5 view .LVU76
 303 0004 0E4A     		ldr	r2, .L19
 304 0006 9342     		cmp	r3, r2
 305 0008 03D0     		beq	.L17
 151:Core/Src/stm32f4xx_hal_msp.c ****   {
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 156:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 159:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 160:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 161:Core/Src/stm32f4xx_hal_msp.c ****     */
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/cciaffO4.s 			page 10


 168:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 306              		.loc 1 168 8 is_stmt 1 view .LVU77
 307              		.loc 1 168 10 is_stmt 0 view .LVU78
 308 000a 0E4A     		ldr	r2, .L19+4
 309 000c 9342     		cmp	r3, r2
 310 000e 0CD0     		beq	.L18
 311              	.LVL10:
 312              	.L13:
 169:Core/Src/stm32f4xx_hal_msp.c ****   {
 170:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 178:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c ****   }
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c **** }
 313              		.loc 1 187 1 view .LVU79
 314 0010 08BD     		pop	{r3, pc}
 315              	.LVL11:
 316              	.L17:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 317              		.loc 1 156 5 is_stmt 1 view .LVU80
 318 0012 02F59432 		add	r2, r2, #75776
 319 0016 536C     		ldr	r3, [r2, #68]
 320 0018 23F01003 		bic	r3, r3, #16
 321 001c 5364     		str	r3, [r2, #68]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 162 5 view .LVU81
 323 001e 4FF4C061 		mov	r1, #1536
 324 0022 0948     		ldr	r0, .L19+8
 325              	.LVL12:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 326              		.loc 1 162 5 is_stmt 0 view .LVU82
 327 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 328              	.LVL13:
 329 0028 F2E7     		b	.L13
 330              	.LVL14:
 331              	.L18:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 174 5 is_stmt 1 view .LVU83
 333 002a 02F5FA32 		add	r2, r2, #128000
 334 002e 136C     		ldr	r3, [r2, #64]
 335 0030 23F40033 		bic	r3, r3, #131072
 336 0034 1364     		str	r3, [r2, #64]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 180 5 view .LVU84
ARM GAS  /tmp/cciaffO4.s 			page 11


 338 0036 0C21     		movs	r1, #12
 339 0038 0348     		ldr	r0, .L19+8
 340              	.LVL15:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 180 5 is_stmt 0 view .LVU85
 342 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 343              	.LVL16:
 344              		.loc 1 187 1 view .LVU86
 345 003e E7E7     		b	.L13
 346              	.L20:
 347              		.align	2
 348              	.L19:
 349 0040 00100140 		.word	1073811456
 350 0044 00440040 		.word	1073759232
 351 0048 00000240 		.word	1073872896
 352              		.cfi_endproc
 353              	.LFE136:
 355              		.text
 356              	.Letext0:
 357              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 358              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 359              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 360              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 361              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 362              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 363              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cciaffO4.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cciaffO4.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cciaffO4.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cciaffO4.s:87     .text.HAL_MspInit:000000000000003c $d
     /tmp/cciaffO4.s:92     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cciaffO4.s:99     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cciaffO4.s:271    .text.HAL_UART_MspInit:00000000000000b4 $d
     /tmp/cciaffO4.s:279    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cciaffO4.s:286    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cciaffO4.s:349    .text.HAL_UART_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
