/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port0_leg_s3.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 4:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_sata_port0_leg_s3.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 4:45p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_LEG_S3_H__
#define BCHP_SATA_PORT0_LEG_S3_H__

/***************************************************************************
 *SATA_PORT0_LEG_S3 - Legacy Port0 section 3 Register
 ***************************************************************************/
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL         0x00181958 /* SATA BIST CTRL */
#define BCHP_SATA_PORT0_LEG_S3_BIST_ERROR_COUNT  0x00181960 /* SATA BIST CTRL */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1     0x00181980 /* SATA INTERNAL Control 1 */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2     0x00181984 /* SATA INTERNAL Control 2 */
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK         0x00181988 /* SerialATA Interrupt Mask Register(SIMR) */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW0     0x00181990 /* SerialATA BIST FIS DW0 Control Register */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW1     0x00181994 /* SerialATA BIST FIS DW0 Control Register */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW2     0x00181998 /* SerialATA BIST FIS DW0 Control Register */

/***************************************************************************
 *BIST_CTRL - SATA BIST CTRL
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: not_used_31_24 [31:24] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_31_24_MASK       0xff000000
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_31_24_SHIFT      24
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_31_24_DEFAULT    0x00000000

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: BIST_PACKET_SIZE [23:16] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_PACKET_SIZE_MASK     0x00ff0000
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_PACKET_SIZE_SHIFT    16
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_PACKET_SIZE_DEFAULT  0x00000000

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: BIST_INTER_PKT_DLY [15:08] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_INTER_PKT_DLY_MASK   0x0000ff00
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_INTER_PKT_DLY_SHIFT  8
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_INTER_PKT_DLY_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: not_used_7_4 [07:04] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_7_4_MASK         0x000000f0
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_7_4_SHIFT        4
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_not_used_7_4_DEFAULT      0x00000000

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: BIST_AIGN_SEL [03:02] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_MASK        0x0000000c
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_SHIFT       2
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_DEFAULT     0x00000000
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_FOUR_ALIGNS_256DW 0
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_TWO_ALIGNS_256DW 1
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_EIGHT_ALIGNS_256DW 2
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_AIGN_SEL_not_used_3  3

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: CLR_BIST_ERR [01:01] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_CLR_BIST_ERR_MASK         0x00000002
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_CLR_BIST_ERR_SHIFT        1
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_CLR_BIST_ERR_DEFAULT      0x00000000

/* SATA_PORT0_LEG_S3 :: BIST_CTRL :: BIST_EN [00:00] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_EN_MASK              0x00000001
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_EN_SHIFT             0
#define BCHP_SATA_PORT0_LEG_S3_BIST_CTRL_BIST_EN_DEFAULT           0x00000000

/***************************************************************************
 *BIST_ERROR_COUNT - SATA BIST CTRL
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: BIST_ERROR_COUNT :: BIST_ERROR_COUNT [31:00] */
#define BCHP_SATA_PORT0_LEG_S3_BIST_ERROR_COUNT_BIST_ERROR_COUNT_MASK 0xffffffff
#define BCHP_SATA_PORT0_LEG_S3_BIST_ERROR_COUNT_BIST_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *SATA_CONTROL1 - SATA INTERNAL Control 1
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_CONTROL1 :: HOST_FIFO_TIMEOUT [31:16] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_HOST_FIFO_TIMEOUT_MASK 0xffff0000
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_HOST_FIFO_TIMEOUT_SHIFT 16
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_HOST_FIFO_TIMEOUT_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL1 :: not_used_15_14 [15:14] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_15_14_MASK   0x0000c000
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_15_14_SHIFT  14
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_15_14_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL1 :: FIFO_MIN_THRESHOLD [13:08] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MIN_THRESHOLD_MASK 0x00003f00
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MIN_THRESHOLD_SHIFT 8
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MIN_THRESHOLD_DEFAULT 0x00000010

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL1 :: not_used_7_6 [07:06] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_7_6_MASK     0x000000c0
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_7_6_SHIFT    6
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_not_used_7_6_DEFAULT  0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL1 :: FIFO_MAX_THRESHOLD [05:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MAX_THRESHOLD_MASK 0x0000003f
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MAX_THRESHOLD_SHIFT 0
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL1_FIFO_MAX_THRESHOLD_DEFAULT 0x0000002e

/***************************************************************************
 *SATA_CONTROL2 - SATA INTERNAL Control 2
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: not_used_31_9 [31:09] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_not_used_31_9_MASK    0xfffffe00
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_not_used_31_9_SHIFT   9
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_not_used_31_9_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_BM_STATUS_UPDATE [08:08] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_BM_STATUS_UPDATE_MASK 0x00000100
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_BM_STATUS_UPDATE_SHIFT 8
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_BM_STATUS_UPDATE_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_SCR2_BIT0_LEGACY [07:07] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SCR2_BIT0_LEGACY_MASK 0x00000080
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SCR2_BIT0_LEGACY_SHIFT 7
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SCR2_BIT0_LEGACY_DEFAULT 0x00000001

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_RCV_BISTFIS [06:06] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_RCV_BISTFIS_MASK   0x00000040
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_RCV_BISTFIS_SHIFT  6
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_RCV_BISTFIS_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: RESET_TF_STATUS [05:05] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_RESET_TF_STATUS_MASK  0x00000020
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_RESET_TF_STATUS_SHIFT 5
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_RESET_TF_STATUS_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: DMA_PRD_FETCH_CTRL [04:04] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_DMA_PRD_FETCH_CTRL_MASK 0x00000010
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_DMA_PRD_FETCH_CTRL_SHIFT 4
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_DMA_PRD_FETCH_CTRL_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_TWO_SCB_READ_REQ [03:03] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_TWO_SCB_READ_REQ_MASK 0x00000008
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_TWO_SCB_READ_REQ_SHIFT 3
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_TWO_SCB_READ_REQ_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_SFTWARE_FIS_CTRL [02:02] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SFTWARE_FIS_CTRL_MASK 0x00000004
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SFTWARE_FIS_CTRL_SHIFT 2
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_SFTWARE_FIS_CTRL_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: EN_VENDOR_FIS [01:01] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_VENDOR_FIS_MASK    0x00000002
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_VENDOR_FIS_SHIFT   1
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_EN_VENDOR_FIS_DEFAULT 0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_CONTROL2 :: IGNORE_PIOSTUP_CNT [00:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_IGNORE_PIOSTUP_CNT_MASK 0x00000001
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_IGNORE_PIOSTUP_CNT_SHIFT 0
#define BCHP_SATA_PORT0_LEG_S3_SATA_CONTROL2_IGNORE_PIOSTUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *SATA_MASK - SerialATA Interrupt Mask Register(SIMR)
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_MASK :: not_used_31_27 [31:27] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_31_27_MASK       0xf8000000
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_31_27_SHIFT      27
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_31_27_DEFAULT    0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_MASK :: SERR_INTR_CTRL [26:16] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_SERR_INTR_CTRL_MASK       0x07ff0000
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_SERR_INTR_CTRL_SHIFT      16
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_SERR_INTR_CTRL_DEFAULT    0x00000000

/* SATA_PORT0_LEG_S3 :: SATA_MASK :: not_used_15_0 [15:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_15_0_MASK        0x0000ffff
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_15_0_SHIFT       0
#define BCHP_SATA_PORT0_LEG_S3_SATA_MASK_not_used_15_0_DEFAULT     0x00000000

/***************************************************************************
 *SATA_BIST_DW0 - SerialATA BIST FIS DW0 Control Register
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_BIST_DW0 :: SATA_BIST_DW0 [31:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW0_SATA_BIST_DW0_MASK    0xffffffff
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW0_SATA_BIST_DW0_SHIFT   0
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW0_SATA_BIST_DW0_DEFAULT 0x00000000

/***************************************************************************
 *SATA_BIST_DW1 - SerialATA BIST FIS DW0 Control Register
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_BIST_DW1 :: SATA_BIST_DW1 [31:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW1_SATA_BIST_DW1_MASK    0xffffffff
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW1_SATA_BIST_DW1_SHIFT   0
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW1_SATA_BIST_DW1_DEFAULT 0x00000000

/***************************************************************************
 *SATA_BIST_DW2 - SerialATA BIST FIS DW0 Control Register
 ***************************************************************************/
/* SATA_PORT0_LEG_S3 :: SATA_BIST_DW2 :: SATA_BIST_DW2 [31:00] */
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW2_SATA_BIST_DW2_MASK    0xffffffff
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW2_SATA_BIST_DW2_SHIFT   0
#define BCHP_SATA_PORT0_LEG_S3_SATA_BIST_DW2_SATA_BIST_DW2_DEFAULT 0x00000000

#endif /* #ifndef BCHP_SATA_PORT0_LEG_S3_H__ */

/* End of File */
