; COE file for Insertion Sort on Custom Verilog ISA
; Memory Initialization File
; Generated for a 32-bit wide memory
memory_initialization_radix = 2;
memory_initialization_vector =
00100000000111110000000000001010,
00100000000000010000000000000000,
00100000001000010000000000000001,
00010000001111110000000000100000,
00100000001000101111111111111111,
00100000010001010000000000000001,
10001100010001110000000000000000,
10001100101010000000000000000000,
01001100111010001111111111111010,
10101100101001110000000000000000,
10101100010010000000000000000000,
00010000010000001111111111110111,
00100000010000101111111111111111,
00010000000000001111111111111000;
