{"Ian M. Ross": [0, ["Future Developments in Information Technology (abstract)", ["Ian M. Ross"], "http://portal.acm.org/citation.cfm?id=285730.285731", 0, "dac", 1988]], "A. Richard Newton": [0, ["Twenty-Five Years of Electronic Design Automation", ["A. Richard Newton"], "http://portal.acm.org/citation.cfm?id=285730.286213", 0, "dac", 1988]], "Charles E. Stroud": [0, ["An Automated BIST Approach for General Sequential Logic Synthesis", ["Charles E. Stroud"], "http://portal.acm.org/citation.cfm?id=285730.285732", 6, "dac", 1988]], "Kwanghyun Kim": [0.9993762075901031, ["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", 7, "dac", 1988]], "Joseph G. Tront": [0, ["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", 7, "dac", 1988]], "Dong Sam Ha": [0.8138713240623474, ["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", 7, "dac", 1988]], "Catherine H. Gebotys": [0, ["VLSI Design Synthesis with Testability", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "http://portal.acm.org/citation.cfm?id=285730.285734", 6, "dac", 1988]], "Mohamed I. Elmasry": [0, ["VLSI Design Synthesis with Testability", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "http://portal.acm.org/citation.cfm?id=285730.285734", 6, "dac", 1988]], "Norbert Wehn": [0, ["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12, "dac", 1988]], "Manfred Glesner": [0, ["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12, "dac", 1988]], "K. Caesar": [0, ["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12, "dac", 1988]], "P. Mann": [0, ["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12, "dac", 1988]], "A. Roth": [0, ["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12, "dac", 1988]], "Ramon D. Acosta": [0, ["The Role of VHDL in the MCC CAD System", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", 6, "dac", 1988]], "Mark Alexandre": [0, ["The Role of VHDL in the MCC CAD System", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", 6, "dac", 1988]], "Gary Imken": [0, ["The Role of VHDL in the MCC CAD System", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", 6, "dac", 1988]], "Bill Read": [0, ["The Role of VHDL in the MCC CAD System", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", 6, "dac", 1988]], "David R. Coelho": [0, ["VHDL: A Call for Standards", ["David R. Coelho"], "http://portal.acm.org/citation.cfm?id=285730.286214", 8, "dac", 1988]], "Larry M. Augustin": [0, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6, "dac", 1988]], "Benoit A. Gennart": [0, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6, "dac", 1988]], "Youm Huh": [0.8766056448221207, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6, "dac", 1988]], "David C. Luckham": [0, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6, "dac", 1988]], "Alec G. Stanculescu": [0, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6, "dac", 1988]], "Xinghao Chen": [0, ["A Module Area Estimator for VLSI Layout", ["Xinghao Chen", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=285730.285738", 6, "dac", 1988]], "Michael L. Bushnell": [0, ["A Module Area Estimator for VLSI Layout", ["Xinghao Chen", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=285730.285738", 6, "dac", 1988]], "Gerhard Zimmermann": [0, ["A New Area and Shape Function Estimation Technique for VLSI Layouts", ["Gerhard Zimmermann"], "http://portal.acm.org/citation.cfm?id=285730.285739", 6, "dac", 1988]], "Shmuel Wimer": [0, ["Optimal Aspect Ratios of Building Blocks in VLSI", ["Shmuel Wimer", "Israel Koren", "Israel Cederbaum"], "http://portal.acm.org/citation.cfm?id=285730.285740", 7, "dac", 1988]], "Israel Koren": [0, ["Optimal Aspect Ratios of Building Blocks in VLSI", ["Shmuel Wimer", "Israel Koren", "Israel Cederbaum"], "http://portal.acm.org/citation.cfm?id=285730.285740", 7, "dac", 1988]], "Israel Cederbaum": [0, ["Optimal Aspect Ratios of Building Blocks in VLSI", ["Shmuel Wimer", "Israel Koren", "Israel Cederbaum"], "http://portal.acm.org/citation.cfm?id=285730.285740", 7, "dac", 1988]], "Carl Sechen": [0, ["Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing", ["Carl Sechen"], "http://portal.acm.org/citation.cfm?id=285730.285741", 8, "dac", 1988]], "Barry Whalen": [0, ["Automating the Design of Electronic Packaging (tutorial)", ["Barry Whalen"], "http://portal.acm.org/citation.cfm?id=285730.286215", 0, "dac", 1988]], "David A. Hodges": [0, ["Opportunities in Computer Integrated Manufacturing", ["David A. Hodges"], "http://portal.acm.org/citation.cfm?id=285730.285742", 2, "dac", 1988]], "Vishwani D. Agrawal": [0, ["Contest: A Concurrent Test Generator for Sequential Circuits", ["Vishwani D. Agrawal", "Kwang-Ting Cheng", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=285730.285743", 6, "dac", 1988]], "Kwang-Ting Cheng": [0, ["Contest: A Concurrent Test Generator for Sequential Circuits", ["Vishwani D. Agrawal", "Kwang-Ting Cheng", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=285730.285743", 6, "dac", 1988]], "Prathima Agrawal": [0, ["Contest: A Concurrent Test Generator for Sequential Circuits", ["Vishwani D. Agrawal", "Kwang-Ting Cheng", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=285730.285743", 6, "dac", 1988]], "C. Thomas Glover": [0, ["A Method of Delay Fault Test Generation", ["C. Thomas Glover", "M. Ray Mercer"], "http://portal.acm.org/citation.cfm?id=285730.285744", 6, "dac", 1988]], "M. Ray Mercer": [0, ["A Method of Delay Fault Test Generation", ["C. Thomas Glover", "M. Ray Mercer"], "http://portal.acm.org/citation.cfm?id=285730.285744", 6, "dac", 1988], ["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", 4, "dac", 1988]], "Wu-Tung Cheng": [0, ["Split Circuit Model for Test Generation", ["Wu-Tung Cheng"], "http://portal.acm.org/citation.cfm?id=285730.285745", 6, "dac", 1988]], "Jean-Loup Baer": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988]], "Meei-Chiueh Liem": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988]], "Larry McMurchie": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988]], "Rudolf Nottrott": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988]], "Lawrence Snyder": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988], ["An Empirical Study of On-chip Parallelism", ["Mary L. Bailey", "Lawrence Snyder"], "http://portal.acm.org/citation.cfm?id=285730.285756", 6, "dac", 1988]], "Wayne Winder": [0, ["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6, "dac", 1988]], "Paul J. Drongowski": [0, ["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7, "dac", 1988]], "Jwahar R. Bami": [0, ["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7, "dac", 1988]], "Ranganathan Ramaswamy": [0, ["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7, "dac", 1988]], "Sundar Iyengar": [0, ["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7, "dac", 1988]], "Tsu-Hua Wang": [4.118795929319852e-11, ["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7, "dac", 1988]], "Gotaro Odawara": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "Masahiro Tomita": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "Kazuhiko Hattori": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "Osamu Okuzawa": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "Toshiaki Hirata": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "Masayasu Ochiai": [0, ["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6, "dac", 1988]], "C. P. Ravikumar": [0, ["Parallel Placement on Reduced Array Architecture", ["C. P. Ravikumar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=285730.285750", 7, "dac", 1988]], "Sarma Sastry": [0, ["Parallel Placement on Reduced Array Architecture", ["C. P. Ravikumar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=285730.285750", 7, "dac", 1988]], "Mehdi R. Zargham": [0, ["Parallel Channel Routing", ["Mehdi R. Zargham"], "http://portal.acm.org/citation.cfm?id=285730.285751", 6, "dac", 1988]], "Erik C. Carlson": [0, ["Mask Verification on the Connection Machine", ["Erik C. Carlson", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=285730.285752", 7, "dac", 1988]], "Rob A. Rutenbar": [0, ["Mask Verification on the Connection Machine", ["Erik C. Carlson", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=285730.285752", 7, "dac", 1988]], "Andrew Rappaport": [0, ["Future Computing Environments for DA (panel)", ["Andrew Rappaport"], "http://portal.acm.org/citation.cfm?id=285730.286216", 0, "dac", 1988]], "Wing Ning Li": [0, ["On Path Selection in Combinational Logic Circuits", ["Wing Ning Li", "Sudhakar M. Reddy", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=285730.285753", 6, "dac", 1988]], "Sudhakar M. Reddy": [0, ["On Path Selection in Combinational Logic Circuits", ["Wing Ning Li", "Sudhakar M. Reddy", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=285730.285753", 6, "dac", 1988]], "Sartaj Sahni": [0, ["On Path Selection in Combinational Logic Circuits", ["Wing Ning Li", "Sudhakar M. Reddy", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=285730.285753", 6, "dac", 1988]], "James J. Cherry": [0, ["Pearl: A CMOS Timing Analyzer", ["James J. Cherry"], "http://portal.acm.org/citation.cfm?id=285730.285754", 6, "dac", 1988]], "David E. Wallace": [0, ["ATV: An Abstract Timing Verifier", ["David E. Wallace", "Carlo H. Sequin"], "http://portal.acm.org/citation.cfm?id=285730.285755", 6, "dac", 1988]], "Carlo H. Sequin": [0, ["ATV: An Abstract Timing Verifier", ["David E. Wallace", "Carlo H. Sequin"], "http://portal.acm.org/citation.cfm?id=285730.285755", 6, "dac", 1988]], "Mary L. Bailey": [0, ["An Empirical Study of On-chip Parallelism", ["Mary L. Bailey", "Lawrence Snyder"], "http://portal.acm.org/citation.cfm?id=285730.285756", 6, "dac", 1988]], "Larry Soule": [0, ["Parallel Logic Simulation on General Purpose Machines", ["Larry Soule", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285757", 6, "dac", 1988]], "Tom Blank": [0, ["Parallel Logic Simulation on General Purpose Machines", ["Larry Soule", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285757", 6, "dac", 1988], ["Behavioral Modeling for System Design (panel)", ["Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.286217", 0, "dac", 1988], ["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", 5, "dac", 1988]], "David M. Lewis": [0, ["A Programmable Hardware Accelerator for Compiled Electrical Simulation", ["David M. Lewis"], "http://portal.acm.org/citation.cfm?id=285730.285758", 6, "dac", 1988]], "Walter Heyns": [0, ["Recursive Channel Router", ["Walter Heyns", "K. Van Nieuwenhove"], "http://portal.acm.org/citation.cfm?id=285730.285759", 5, "dac", 1988]], "K. Van Nieuwenhove": [0, ["Recursive Channel Router", ["Walter Heyns", "K. Van Nieuwenhove"], "http://portal.acm.org/citation.cfm?id=285730.285759", 5, "dac", 1988]], "H. Cai": [0, ["Multi-Pads, Single Layer Power Net Routing in VLSI Circuits", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285760", 6, "dac", 1988], ["Connectivity Biased Channel Construction and Ordering for Building-Block Layout", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285821", 6, "dac", 1988]], "Jonathan Rose": [0, ["LocusRoute: A Parallel Global Router for Standard Cells", ["Jonathan Rose"], "http://portal.acm.org/citation.cfm?id=285730.285762", 7, "dac", 1988]], "Victoria Stavridou": [0, ["Formal Specification and Verification of Hardware: A Comparative Case Study", ["Victoria Stavridou", "Howard Barringer", "David A. Edwards"], "http://portal.acm.org/citation.cfm?id=285730.285763", 8, "dac", 1988]], "Howard Barringer": [0, ["Formal Specification and Verification of Hardware: A Comparative Case Study", ["Victoria Stavridou", "Howard Barringer", "David A. Edwards"], "http://portal.acm.org/citation.cfm?id=285730.285763", 8, "dac", 1988]], "David A. Edwards": [0, ["Formal Specification and Verification of Hardware: A Comparative Case Study", ["Victoria Stavridou", "Howard Barringer", "David A. Edwards"], "http://portal.acm.org/citation.cfm?id=285730.285763", 8, "dac", 1988]], "Jean Christophe Madre": [0, ["Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour", ["Jean Christophe Madre", "Jean-Paul Billon"], "http://portal.acm.org/citation.cfm?id=285730.285764", 6, "dac", 1988]], "Jean-Paul Billon": [0, ["Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour", ["Jean Christophe Madre", "Jean-Paul Billon"], "http://portal.acm.org/citation.cfm?id=285730.285764", 6, "dac", 1988]], "Paliath Narendran": [0, ["Formal Verification of the Sobel Image Processing Chip", ["Paliath Narendran", "Jonathan Stillman"], "http://portal.acm.org/citation.cfm?id=285730.285765", 7, "dac", 1988]], "Jonathan Stillman": [0, ["Formal Verification of the Sobel Image Processing Chip", ["Paliath Narendran", "Jonathan Stillman"], "http://portal.acm.org/citation.cfm?id=285730.285765", 7, "dac", 1988]], "Daniel K. Beece": [0, ["The IBM Engineering Verification Engine", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", 7, "dac", 1988]], "George Deibert": [0, ["The IBM Engineering Verification Engine", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", 7, "dac", 1988]], "Georgina Papp": [0, ["The IBM Engineering Verification Engine", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", 7, "dac", 1988]], "Frank Villante": [0, ["The IBM Engineering Verification Engine", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", 7, "dac", 1988]], "Minoru Saitoh": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Kenji Iwata": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Akiko Nokamura": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Makoto Kakegawa": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Junichi Masuda": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Hirofumi Hamamura": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Fumiyasu Hirose": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Nobuaki Kawato": [0, ["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6, "dac", 1988]], "Yoshiharu Kazama": [0, ["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", 6, "dac", 1988]], "Yoshiaki Kinoshita": [0, ["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", 6, "dac", 1988]], "Motonobu Nagafuji": [0, ["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", 6, "dac", 1988]], "Hiroshi Murayama": [0, ["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", 6, "dac", 1988]], "Richard Barth": [0, ["A Structural Representation for VLSI Design", ["Richard Barth", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285769", 6, "dac", 1988], ["Parameterized Schematics", ["Richard Barth", "Bertrand Serlet", "Pradeep S. Sindhu"], "http://portal.acm.org/citation.cfm?id=285730.285770", 7, "dac", 1988], ["Patchwork: Layout from Schematic Annotations", ["Richard Barth", "Louis Monier", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285771", 6, "dac", 1988]], "Bertrand Serlet": [0, ["A Structural Representation for VLSI Design", ["Richard Barth", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285769", 6, "dac", 1988], ["Parameterized Schematics", ["Richard Barth", "Bertrand Serlet", "Pradeep S. Sindhu"], "http://portal.acm.org/citation.cfm?id=285730.285770", 7, "dac", 1988], ["Patchwork: Layout from Schematic Annotations", ["Richard Barth", "Louis Monier", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285771", 6, "dac", 1988]], "Pradeep S. Sindhu": [0, ["Parameterized Schematics", ["Richard Barth", "Bertrand Serlet", "Pradeep S. Sindhu"], "http://portal.acm.org/citation.cfm?id=285730.285770", 7, "dac", 1988]], "Louis Monier": [0, ["Patchwork: Layout from Schematic Annotations", ["Richard Barth", "Louis Monier", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285771", 6, "dac", 1988]], "Wayne H. Wolf": [0, ["What Is a Design Automation Framework, Anyway? (panel)", ["Wayne H. Wolf"], "http://portal.acm.org/citation.cfm?id=285730.286218", 0, "dac", 1988], ["A Kernel-Finding State Assignment Algorithm for Multi-Level Logic", ["Wayne H. Wolf", "Kurt Keutzer", "Janaki Akella"], "http://portal.acm.org/citation.cfm?id=285730.285800", 6, "dac", 1988]], "Gwo-Dong Chen": [0, ["A Database Management System for a VLSI Design System", ["Gwo-Dong Chen", "Tai-Ming Parng"], "http://portal.acm.org/citation.cfm?id=285730.285772", 6, "dac", 1988]], "Tai-Ming Parng": [0, ["A Database Management System for a VLSI Design System", ["Gwo-Dong Chen", "Tai-Ming Parng"], "http://portal.acm.org/citation.cfm?id=285730.285772", 6, "dac", 1988]], "Ying-Kuei Yang": [2.076948821261304e-10, ["An Enhanced Data Model for CAD/CAM Database Systems", ["Ying-Kuei Yang"], "http://portal.acm.org/citation.cfm?id=285730.285773", 6, "dac", 1988]], "David Gedye": [0, ["Browsing in Chip Design Database", ["David Gedye", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285774", 6, "dac", 1988]], "Randy H. Katz": [0, ["Browsing in Chip Design Database", ["David Gedye", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285774", 6, "dac", 1988], ["An Electrical Optimizer that Considers Physical Layout", ["Fred W. Obermeier", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285803", 7, "dac", 1988]], "Hong-Tai Chou": [0, ["Versions and Change Notification in an Object-Oriented Database System", ["Hong-Tai Chou", "Won Kim"], "http://portal.acm.org/citation.cfm?id=285730.285775", 7, "dac", 1988]], "Won Kim": [0.008895567152649164, ["Versions and Change Notification in an Object-Oriented Database System", ["Hong-Tai Chou", "Won Kim"], "http://portal.acm.org/citation.cfm?id=285730.285775", 7, "dac", 1988]], "Foong-Charn Chang": [0.7554200440645218, ["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", 6, "dac", 1988]], "Chin-Fu Chen": [0, ["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", 6, "dac", 1988], ["Model Development and Verification for High Level Analog Blocks", ["Chandramouli Visweswariah", "Rakesh Chadha", "Chin-Fu Chen"], "http://portal.acm.org/citation.cfm?id=285730.285791", 7, "dac", 1988]], "Prasad Subramaniam": [0, ["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", 6, "dac", 1988]], "Daniel G. Saab": [0, ["Delay Modeling and Time of Bipolar Digital Circuits", ["Daniel G. Saab", "Andrew T. Yang", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=285730.285777", 6, "dac", 1988]], "Andrew T. Yang": [8.938514595158153e-09, ["Delay Modeling and Time of Bipolar Digital Circuits", ["Daniel G. Saab", "Andrew T. Yang", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=285730.285777", 6, "dac", 1988]], "Ibrahim N. Hajj": [0, ["Delay Modeling and Time of Bipolar Digital Circuits", ["Daniel G. Saab", "Andrew T. Yang", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=285730.285777", 6, "dac", 1988]], "Richard Burch": [0, ["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", 6, "dac", 1988]], "Farid N. Najm": [0, ["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", 6, "dac", 1988]], "Ping Yang": [4.002336663688766e-05, ["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", 6, "dac", 1988]], "Dale E. Hocevar": [0, ["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", 6, "dac", 1988]], "Carol V. Gura": [0, ["Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics", ["Carol V. Gura", "Jacob A. Abraham"], "http://portal.acm.org/citation.cfm?id=285730.285779", 6, "dac", 1988]], "Jacob A. Abraham": [0, ["Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics", ["Carol V. Gura", "Jacob A. Abraham"], "http://portal.acm.org/citation.cfm?id=285730.285779", 6, "dac", 1988], ["Fault Simulation in a Distributed Environment", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", 6, "dac", 1988]], "Jimmy Lam": [0, ["Performance of a New Annealing Schedule", ["Jimmy Lam", "Jean-Marc Delosme"], "http://portal.acm.org/citation.cfm?id=285730.285780", 6, "dac", 1988]], "Jean-Marc Delosme": [0, ["Performance of a New Annealing Schedule", ["Jimmy Lam", "Jean-Marc Delosme"], "http://portal.acm.org/citation.cfm?id=285730.285780", 6, "dac", 1988]], "Sivanarayana Mallela": [0, ["Clustering Based Simulated Annealing for Standard Cell Placement", ["Sivanarayana Mallela", "Lov K. Grover"], "http://portal.acm.org/citation.cfm?id=285730.285781", 6, "dac", 1988]], "Lov K. Grover": [0, ["Clustering Based Simulated Annealing for Standard Cell Placement", ["Sivanarayana Mallela", "Lov K. Grover"], "http://portal.acm.org/citation.cfm?id=285730.285781", 6, "dac", 1988]], "Ren-Song Tsay": [0, ["Proud: A Fast Sea-of-Gates Placement Algorithm", ["Ren-Song Tsay", "Ernest S. Kuh", "Chi-Ping Hsu"], "http://portal.acm.org/citation.cfm?id=285730.285782", 6, "dac", 1988]], "Ernest S. Kuh": [0, ["Proud: A Fast Sea-of-Gates Placement Algorithm", ["Ren-Song Tsay", "Ernest S. Kuh", "Chi-Ping Hsu"], "http://portal.acm.org/citation.cfm?id=285730.285782", 6, "dac", 1988], ["The Constrained Via Minimization Problem for PCB and VLSI Design", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=285730.285823", 6, "dac", 1988]], "Chi-Ping Hsu": [0, ["Proud: A Fast Sea-of-Gates Placement Algorithm", ["Ren-Song Tsay", "Ernest S. Kuh", "Chi-Ping Hsu"], "http://portal.acm.org/citation.cfm?id=285730.285782", 6, "dac", 1988]], "Lawrence T. Pillage": [0, ["A Quadratic Metric with a Simple Solution Scheme for Initial Placement", ["Lawrence T. Pillage", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=285730.285783", 6, "dac", 1988]], "Ronald A. Rohrer": [0, ["A Quadratic Metric with a Simple Solution Scheme for Initial Placement", ["Lawrence T. Pillage", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=285730.285783", 6, "dac", 1988]], "Michael C. McFarland": [0, ["Tutorial on High-Level Synthesis", ["Michael C. McFarland", "Alice C. Parker", "Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285784", 7, "dac", 1988]], "Alice C. Parker": [0, ["Tutorial on High-Level Synthesis", ["Michael C. McFarland", "Alice C. Parker", "Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285784", 7, "dac", 1988], ["Module Selection for Pipelined Synthesis", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", 6, "dac", 1988]], "Raul Camposano": [0, ["Tutorial on High-Level Synthesis", ["Michael C. McFarland", "Alice C. Parker", "Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285784", 7, "dac", 1988], ["Design Process Model in the Yorktown Silicon Compiler", ["Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285809", 6, "dac", 1988]], "Donald E. Thomas": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988], ["CORAL II: Linking Behavior and Structure in an IC Design System", ["Robert L. Blackburn", "Donald E. Thomas", "Patti M. Koenig"], "http://portal.acm.org/citation.cfm?id=285730.285816", 7, "dac", 1988]], "Elizabeth M. Dirkes": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988]], "Robert A. Walker": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988]], "Jayanth V. Rajan": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988]], "John A. Nestor": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988]], "Robert L. Blackburn": [0, ["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7, "dac", 1988], ["CORAL II: Linking Behavior and Structure in an IC Design System", ["Robert L. Blackburn", "Donald E. Thomas", "Patti M. Koenig"], "http://portal.acm.org/citation.cfm?id=285730.285816", 7, "dac", 1988]], "Denise J. Ecklund": [0, ["A Context Mechanism to Control Sharing in a Design Database", ["Denise J. Ecklund", "Fred M. Tonge"], "http://portal.acm.org/citation.cfm?id=285730.285786", 7, "dac", 1988]], "Fred M. Tonge": [0, ["A Context Mechanism to Control Sharing in a Design Database", ["Denise J. Ecklund", "Fred M. Tonge"], "http://portal.acm.org/citation.cfm?id=285730.285786", 7, "dac", 1988]], "Pieter van der Wolf": [0, ["Object Type Oriented Data Modeling for VLSI Data Management", ["Pieter van der Wolf", "T. G. R. van Leuken"], "http://portal.acm.org/citation.cfm?id=285730.285787", 6, "dac", 1988], ["Concurrency Control in a VLSI Design Database", ["Ing Widya", "T. G. R. van Leuken", "Pieter van der Wolf"], "http://portal.acm.org/citation.cfm?id=285730.285788", 6, "dac", 1988]], "T. G. R. van Leuken": [0, ["Object Type Oriented Data Modeling for VLSI Data Management", ["Pieter van der Wolf", "T. G. R. van Leuken"], "http://portal.acm.org/citation.cfm?id=285730.285787", 6, "dac", 1988], ["Concurrency Control in a VLSI Design Database", ["Ing Widya", "T. G. R. van Leuken", "Pieter van der Wolf"], "http://portal.acm.org/citation.cfm?id=285730.285788", 6, "dac", 1988]], "Ing Widya": [0, ["Concurrency Control in a VLSI Design Database", ["Ing Widya", "T. G. R. van Leuken", "Pieter van der Wolf"], "http://portal.acm.org/citation.cfm?id=285730.285788", 6, "dac", 1988]], "Agnieszka Konczykowska": [0, ["Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL", ["Agnieszka Konczykowska", "M. Bon"], "http://portal.acm.org/citation.cfm?id=285730.285789", 6, "dac", 1988]], "M. Bon": [0, ["Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL", ["Agnieszka Konczykowska", "M. Bon"], "http://portal.acm.org/citation.cfm?id=285730.285789", 6, "dac", 1988]], "E. Berkcan": [0, ["Analog Compilation Based on Successive Decompositions", ["E. Berkcan", "Manuel A. dAbreu", "W. Laughton"], "http://portal.acm.org/citation.cfm?id=285730.285790", 7, "dac", 1988]], "Manuel A. dAbreu": [0, ["Analog Compilation Based on Successive Decompositions", ["E. Berkcan", "Manuel A. dAbreu", "W. Laughton"], "http://portal.acm.org/citation.cfm?id=285730.285790", 7, "dac", 1988]], "W. Laughton": [0, ["Analog Compilation Based on Successive Decompositions", ["E. Berkcan", "Manuel A. dAbreu", "W. Laughton"], "http://portal.acm.org/citation.cfm?id=285730.285790", 7, "dac", 1988]], "Chandramouli Visweswariah": [0, ["Model Development and Verification for High Level Analog Blocks", ["Chandramouli Visweswariah", "Rakesh Chadha", "Chin-Fu Chen"], "http://portal.acm.org/citation.cfm?id=285730.285791", 7, "dac", 1988]], "Rakesh Chadha": [0, ["Model Development and Verification for High Level Analog Blocks", ["Chandramouli Visweswariah", "Rakesh Chadha", "Chin-Fu Chen"], "http://portal.acm.org/citation.cfm?id=285730.285791", 7, "dac", 1988]], "David G. Boyer": [0, ["Symbolic Layout Compaction Review", ["David G. Boyer"], "http://portal.acm.org/citation.cfm?id=285730.285792", 7, "dac", 1988]], "Werner L. Schiele": [0, ["Compaction with Incremental Over-Constraint Resolution", ["Werner L. Schiele"], "http://portal.acm.org/citation.cfm?id=285730.285793", 6, "dac", 1988]], "David Marple": [0, ["An Efficient Compactor for 45\u00b0 Layout", ["David Marple", "Michiel Smulders", "Henk Hegen"], "http://portal.acm.org/citation.cfm?id=285730.285794", 7, "dac", 1988]], "Michiel Smulders": [0, ["An Efficient Compactor for 45\u00b0 Layout", ["David Marple", "Michiel Smulders", "Henk Hegen"], "http://portal.acm.org/citation.cfm?id=285730.285794", 7, "dac", 1988]], "Henk Hegen": [0, ["An Efficient Compactor for 45\u00b0 Layout", ["David Marple", "Michiel Smulders", "Henk Hegen"], "http://portal.acm.org/citation.cfm?id=285730.285794", 7, "dac", 1988]], "Nels Vander Zanden": [0, ["MILO: A Microarchitecture and Logic Optimizer", ["Nels Vander Zanden", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=285730.285795", 6, "dac", 1988]], "Daniel Gajski": [0, ["MILO: A Microarchitecture and Logic Optimizer", ["Nels Vander Zanden", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=285730.285795", 6, "dac", 1988]], "Ruey-Sing Wei": [0, ["BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping", ["Ruey-Sing Wei", "Steven G. Rothweiler", "Jing-Yang Jou"], "http://portal.acm.org/citation.cfm?id=285730.285796", 6, "dac", 1988], ["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6, "dac", 1988]], "Steven G. Rothweiler": [0, ["BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping", ["Ruey-Sing Wei", "Steven G. Rothweiler", "Jing-Yang Jou"], "http://portal.acm.org/citation.cfm?id=285730.285796", 6, "dac", 1988], ["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6, "dac", 1988]], "Jing-Yang Jou": [0, ["BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping", ["Ruey-Sing Wei", "Steven G. Rothweiler", "Jing-Yang Jou"], "http://portal.acm.org/citation.cfm?id=285730.285796", 6, "dac", 1988]], "Chia-Jeng Tseng": [0, ["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6, "dac", 1988]], "Michael M. Tong": [0, ["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6, "dac", 1988]], "Ajoy K. Bose": [0, ["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6, "dac", 1988]], "Chin-Long Wey": [0, ["PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs", ["Chin-Long Wey", "Tsin-Yuan Chang"], "http://portal.acm.org/citation.cfm?id=285730.285798", 6, "dac", 1988]], "Tsin-Yuan Chang": [2.2168741842243378e-10, ["PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs", ["Chin-Long Wey", "Tsin-Yuan Chang"], "http://portal.acm.org/citation.cfm?id=285730.285798", 6, "dac", 1988]], "Martin Helliwell": [0, ["A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms", ["Martin Helliwell", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=285730.285799", 6, "dac", 1988]], "Marek A. Perkowski": [0, ["A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms", ["Martin Helliwell", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=285730.285799", 6, "dac", 1988]], "Kurt Keutzer": [0, ["A Kernel-Finding State Assignment Algorithm for Multi-Level Logic", ["Wayne H. Wolf", "Kurt Keutzer", "Janaki Akella"], "http://portal.acm.org/citation.cfm?id=285730.285800", 6, "dac", 1988]], "Janaki Akella": [0, ["A Kernel-Finding State Assignment Algorithm for Multi-Level Logic", ["Wayne H. Wolf", "Kurt Keutzer", "Janaki Akella"], "http://portal.acm.org/citation.cfm?id=285730.285800", 6, "dac", 1988]], "Yoichi Shiraishi": [0, ["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6, "dac", 1988]], "Junya Sakemi": [0, ["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6, "dac", 1988]], "Makoto Kutsuwada": [0, ["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6, "dac", 1988]], "Akira Tsukizoe": [0, ["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6, "dac", 1988]], "Takashi Satoh": [0, ["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6, "dac", 1988]], "Donald G. Baltus": [0, ["SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics", ["Donald G. Baltus", "Jonathan Allen"], "http://portal.acm.org/citation.cfm?id=285730.285802", 8, "dac", 1988]], "Jonathan Allen": [0, ["SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics", ["Donald G. Baltus", "Jonathan Allen"], "http://portal.acm.org/citation.cfm?id=285730.285802", 8, "dac", 1988]], "Fred W. Obermeier": [0, ["An Electrical Optimizer that Considers Physical Layout", ["Fred W. Obermeier", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285803", 7, "dac", 1988]], "Don Stark": [0, ["Analyzing CMOS Power Supply Networks Using Ariel", ["Don Stark", "Mark Horowitz"], "http://portal.acm.org/citation.cfm?id=285730.285804", 5, "dac", 1988]], "Mark Horowitz": [0, ["Analyzing CMOS Power Supply Networks Using Ariel", ["Don Stark", "Mark Horowitz"], "http://portal.acm.org/citation.cfm?id=285730.285804", 5, "dac", 1988]], "Volker Henkel": [0, ["RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification", ["Volker Henkel", "Ulrich Golze"], "http://portal.acm.org/citation.cfm?id=285730.285805", 6, "dac", 1988]], "Ulrich Golze": [0, ["RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification", ["Volker Henkel", "Ulrich Golze"], "http://portal.acm.org/citation.cfm?id=285730.285805", 6, "dac", 1988]], "Kuang-Wei Chiang": [0, ["Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2", ["Kuang-Wei Chiang", "Surendra Nahar", "Chi-Yuan Lo"], "http://portal.acm.org/citation.cfm?id=285730.285806", 5, "dac", 1988]], "Surendra Nahar": [0, ["Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2", ["Kuang-Wei Chiang", "Surendra Nahar", "Chi-Yuan Lo"], "http://portal.acm.org/citation.cfm?id=285730.285806", 5, "dac", 1988]], "Chi-Yuan Lo": [0, ["Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2", ["Kuang-Wei Chiang", "Surendra Nahar", "Chi-Yuan Lo"], "http://portal.acm.org/citation.cfm?id=285730.285806", 5, "dac", 1988]], "Randal E. Bryant": [0, ["CAD Tool Needs for System Designers", ["Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.286219", 0, "dac", 1988], ["Fast Incremental Circuit Analysis Using Extracted Hierarchy", ["Derek L. Beatty", "Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.285810", 6, "dac", 1988]], "Gaetano Borriello": [0, ["High-Level Synthesis: Current Status and Future Directions", ["Gaetano Borriello", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=285730.285807", 6, "dac", 1988]], "Ewald Detjens": [0, ["High-Level Synthesis: Current Status and Future Directions", ["Gaetano Borriello", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=285730.285807", 6, "dac", 1988]], "Giovanni De Micheli": [0, ["HERCULES - a System for High-Level Synthesis", ["Giovanni De Micheli", "David C. Ku"], "http://portal.acm.org/citation.cfm?id=285730.285808", 6, "dac", 1988]], "David C. Ku": [2.552527564314566e-10, ["HERCULES - a System for High-Level Synthesis", ["Giovanni De Micheli", "David C. Ku"], "http://portal.acm.org/citation.cfm?id=285730.285808", 6, "dac", 1988]], "Derek L. Beatty": [0, ["Fast Incremental Circuit Analysis Using Extracted Hierarchy", ["Derek L. Beatty", "Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.285810", 6, "dac", 1988]], "Kiyoung Choi": [1, ["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", 5, "dac", 1988]], "Sun Young Hwang": [0.9997736215591431, ["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", 5, "dac", 1988]], "Dan Adler": [0, ["A Dynamically-Directed Switch Model for MOS Logic Simulation", ["Dan Adler"], "http://portal.acm.org/citation.cfm?id=285730.285812", 6, "dac", 1988]], "Makoto Takashima": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Atsuhiko Ikeuchi": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Shoichi Kojima": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Toshikazu Tanaka": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Tamaki Saitou": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Jun-ichi Sakata": [0, ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5, "dac", 1988]], "Michael Boehner": [0, ["LOGEX - an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology", ["Michael Boehner"], "http://portal.acm.org/citation.cfm?id=285730.285814", 6, "dac", 1988]], "Alexander C. Papaspyrdis": [0, ["A Prolog-Based Connectivity Verification Tool", ["Alexander C. Papaspyrdis"], "http://portal.acm.org/citation.cfm?id=285730.285815", 5, "dac", 1988]], "Alfred E. Dunlop": [0, ["Will Cell Generation Displace Standard Cells?", ["Alfred E. Dunlop"], "http://portal.acm.org/citation.cfm?id=285730.286220", 0, "dac", 1988]], "Patti M. Koenig": [0, ["CORAL II: Linking Behavior and Structure in an IC Design System", ["Robert L. Blackburn", "Donald E. Thomas", "Patti M. Koenig"], "http://portal.acm.org/citation.cfm?id=285730.285816", 7, "dac", 1988]], "Barry M. Pangre": [0, ["Splicer: A Heuristic Approach to Connectivity Binding", ["Barry M. Pangre"], "http://portal.acm.org/citation.cfm?id=285730.285817", 6, "dac", 1988]], "Rajiv Jain": [0, ["Module Selection for Pipelined Synthesis", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", 6, "dac", 1988]], "Nohbyung Park": [0.990628719329834, ["Module Selection for Pipelined Synthesis", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", 6, "dac", 1988]], "Rami R. Razouk": [0, ["The Use of Petri Nets for Modeling Pipelined Processors", ["Rami R. Razouk"], "http://portal.acm.org/citation.cfm?id=285730.285819", 6, "dac", 1988]], "Yue-Sun Kuo": [0, ["Fast Algorithm for Optimal Layer Assignment", ["Yue-Sun Kuo", "T. C. Chern", "Wei-Kuan Shih"], "http://portal.acm.org/citation.cfm?id=285730.285820", 6, "dac", 1988]], "T. C. Chern": [0, ["Fast Algorithm for Optimal Layer Assignment", ["Yue-Sun Kuo", "T. C. Chern", "Wei-Kuan Shih"], "http://portal.acm.org/citation.cfm?id=285730.285820", 6, "dac", 1988]], "Wei-Kuan Shih": [0, ["Fast Algorithm for Optimal Layer Assignment", ["Yue-Sun Kuo", "T. C. Chern", "Wei-Kuan Shih"], "http://portal.acm.org/citation.cfm?id=285730.285820", 6, "dac", 1988]], "Xianji Yao": [0, ["A New Approach to the Pin Assignment Problem", ["Xianji Yao", "Masaaki Yamada", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=285730.285822", 7, "dac", 1988]], "Masaaki Yamada": [0, ["A New Approach to the Pin Assignment Problem", ["Xianji Yao", "Masaaki Yamada", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=285730.285822", 7, "dac", 1988]], "C. L. Liu": [0, ["A New Approach to the Pin Assignment Problem", ["Xianji Yao", "Masaaki Yamada", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=285730.285822", 7, "dac", 1988]], "Xiao-Ming Xiong": [0, ["The Constrained Via Minimization Problem for PCB and VLSI Design", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=285730.285823", 6, "dac", 1988]], "Chien-Hung Chao": [0, ["Micro-operation Perturbations in Chip Level Fault Modeling", ["Chien-Hung Chao", "F. Gail Gray"], "http://portal.acm.org/citation.cfm?id=285730.285824", 4, "dac", 1988]], "F. Gail Gray": [0, ["Micro-operation Perturbations in Chip Level Fault Modeling", ["Chien-Hung Chao", "F. Gail Gray"], "http://portal.acm.org/citation.cfm?id=285730.285824", 4, "dac", 1988]], "Fredrick J. Hill": [0, ["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", 4, "dac", 1988]], "Eltayeb Abuelyamen": [0, ["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", 4, "dac", 1988]], "Wei-Kang Huang": [0, ["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", 4, "dac", 1988]], "Guo-Qiang Shen": [0, ["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", 4, "dac", 1988]], "Mehmet A. Cirit": [0, ["Switch Level Random Pattern Testability Analysis", ["Mehmet A. Cirit"], "http://portal.acm.org/citation.cfm?id=285730.285826", 4, "dac", 1988]], "Weiwei Mao": [0, ["Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation", ["Weiwei Mao", "Michael D. Ciletti"], "http://portal.acm.org/citation.cfm?id=285730.285827", 6, "dac", 1988]], "Michael D. Ciletti": [0, ["Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation", ["Weiwei Mao", "Michael D. Ciletti"], "http://portal.acm.org/citation.cfm?id=285730.285827", 6, "dac", 1988]], "Rhonda Kay Gaede": [0, ["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", 4, "dac", 1988]], "Don E. Ross": [0, ["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", 4, "dac", 1988]], "Kenneth M. Butler": [0, ["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", 4, "dac", 1988]], "Dov Harel": [0, ["A Graph Compaction Approach to Fault Simulation", ["Dov Harel", "Balakrishnan Krishnamurthy"], "http://portal.acm.org/citation.cfm?id=285730.285829", 4, "dac", 1988]], "Balakrishnan Krishnamurthy": [0, ["A Graph Compaction Approach to Fault Simulation", ["Dov Harel", "Balakrishnan Krishnamurthy"], "http://portal.acm.org/citation.cfm?id=285730.285829", 4, "dac", 1988]], "Chen-Shang Lin": [0, ["Automatic Functional Test Program Generation for Microprocessors", ["Chen-Shang Lin", "Hong-Fa Ho"], "http://portal.acm.org/citation.cfm?id=285730.285830", 4, "dac", 1988]], "Hong-Fa Ho": [0, ["Automatic Functional Test Program Generation for Microprocessors", ["Chen-Shang Lin", "Hong-Fa Ho"], "http://portal.acm.org/citation.cfm?id=285730.285830", 4, "dac", 1988]], "Sy-Yen Kuo": [0, ["Spare Allocation and Reconfiguration in Large Area VLSI", ["Sy-Yen Kuo", "W. Kent Fuchs"], "http://portal.acm.org/citation.cfm?id=285730.285831", 4, "dac", 1988]], "W. Kent Fuchs": [0, ["Spare Allocation and Reconfiguration in Large Area VLSI", ["Sy-Yen Kuo", "W. Kent Fuchs"], "http://portal.acm.org/citation.cfm?id=285730.285831", 4, "dac", 1988]], "Steve Meyer": [0, ["A Data Structure for Circuit Net Lists", ["Steve Meyer"], "http://portal.acm.org/citation.cfm?id=285730.285832", 4, "dac", 1988]], "Michel Heydemann": [0, ["The Architecture of a Highly Integrated Simulation System", ["Michel Heydemann", "Alain Plaignaud", "Daniel Dure"], "http://portal.acm.org/citation.cfm?id=285730.285833", 5, "dac", 1988]], "Alain Plaignaud": [0, ["The Architecture of a Highly Integrated Simulation System", ["Michel Heydemann", "Alain Plaignaud", "Daniel Dure"], "http://portal.acm.org/citation.cfm?id=285730.285833", 5, "dac", 1988]], "Daniel Dure": [0, ["The Architecture of a Highly Integrated Simulation System", ["Michel Heydemann", "Alain Plaignaud", "Daniel Dure"], "http://portal.acm.org/citation.cfm?id=285730.285833", 5, "dac", 1988]], "William C. Diss": [0, ["Circuit Compilers don't have to be Slow", ["William C. Diss"], "http://portal.acm.org/citation.cfm?id=285730.285834", 6, "dac", 1988]], "Tai A. Ly": [0, ["Constraint Propagation in an Object-Oriented IC Design Environment", ["Tai A. Ly", "Emil F. Girczyc"], "http://portal.acm.org/citation.cfm?id=285730.285835", 6, "dac", 1988]], "Emil F. Girczyc": [0, ["Constraint Propagation in an Object-Oriented IC Design Environment", ["Tai A. Ly", "Emil F. Girczyc"], "http://portal.acm.org/citation.cfm?id=285730.285835", 6, "dac", 1988]], "Sheldon S. L. Chang": [5.817152626264033e-08, ["Design Automation for the Component Parts Industry", ["Sheldon S. L. Chang"], "http://portal.acm.org/citation.cfm?id=285730.285836", 4, "dac", 1988]], "Marwan A. Jabri": [0, ["Automatic Building of Graphs for Rectangular Dualisation", ["Marwan A. Jabri"], "http://portal.acm.org/citation.cfm?id=285730.285837", 4, "dac", 1988]], "Yasushi Ogawa": [0, ["Automatic Layout Procedures for Serial Routing Devices", ["Yasushi Ogawa", "Hidekazu Terai", "Tokinori Kozawa"], "http://portal.acm.org/citation.cfm?id=285730.285838", 4, "dac", 1988]], "Hidekazu Terai": [0, ["Automatic Layout Procedures for Serial Routing Devices", ["Yasushi Ogawa", "Hidekazu Terai", "Tokinori Kozawa"], "http://portal.acm.org/citation.cfm?id=285730.285838", 4, "dac", 1988]], "Tokinori Kozawa": [0, ["Automatic Layout Procedures for Serial Routing Devices", ["Yasushi Ogawa", "Hidekazu Terai", "Tokinori Kozawa"], "http://portal.acm.org/citation.cfm?id=285730.285838", 4, "dac", 1988]], "Richard I. Hartley": [0, ["A Digit-Serial Silicon Compiler", ["Richard I. Hartley", "Peter F. Corbett"], "http://portal.acm.org/citation.cfm?id=285730.285839", 4, "dac", 1988]], "Peter F. Corbett": [0, ["A Digit-Serial Silicon Compiler", ["Richard I. Hartley", "Peter F. Corbett"], "http://portal.acm.org/citation.cfm?id=285730.285839", 4, "dac", 1988]], "Pao-Po Hou": [0, ["DECOMPOSER: A Synthesizer for Systolic Systems", ["Pao-Po Hou", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=285730.285840", 4, "dac", 1988]], "Robert Michael Owens": [0, ["DECOMPOSER: A Synthesizer for Systolic Systems", ["Pao-Po Hou", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=285730.285840", 4, "dac", 1988]], "Mary Jane Irwin": [0, ["DECOMPOSER: A Synthesizer for Systolic Systems", ["Pao-Po Hou", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=285730.285840", 4, "dac", 1988]], "Thomas Bergstraesser": [0, ["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", 4, "dac", 1988]], "Jurgen Gessner": [0, ["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", 4, "dac", 1988]], "Karlheinz Hafner": [0, ["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", 4, "dac", 1988]], "Stefan Wallstab": [0, ["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", 4, "dac", 1988]], "Atreyi Chakraverti": [0, ["Routing Algorithm for Gate Array Macro Cells", ["Atreyi Chakraverti", "Moon-Jung Chung"], "http://portal.acm.org/citation.cfm?id=285730.285842", 5, "dac", 1988]], "Moon-Jung Chung": [0.9994046837091446, ["Routing Algorithm for Gate Array Macro Cells", ["Atreyi Chakraverti", "Moon-Jung Chung"], "http://portal.acm.org/citation.cfm?id=285730.285842", 5, "dac", 1988]], "Jingsheng Cong": [0, ["How to Obtain More Compactable Channel Routing Solutions", ["Jingsheng Cong", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=285730.285843", 4, "dac", 1988]], "D. F. Wong": [0, ["How to Obtain More Compactable Channel Routing Solutions", ["Jingsheng Cong", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=285730.285843", 4, "dac", 1988]], "R. Eric Lunow": [0, ["A Channelless, Multilayer Router", ["R. Eric Lunow"], "http://portal.acm.org/citation.cfm?id=285730.285844", 5, "dac", 1988]], "Michael H. Arnold": [0, ["An Interactive Maze Router with Hints", ["Michael H. Arnold", "Walter S. Scott"], "http://portal.acm.org/citation.cfm?id=285730.285845", 5, "dac", 1988]], "Walter S. Scott": [0, ["An Interactive Maze Router with Hints", ["Michael H. Arnold", "Walter S. Scott"], "http://portal.acm.org/citation.cfm?id=285730.285845", 5, "dac", 1988]], "Chung-Kuan Cheng": [0, ["Improved Channel Routing by Via Minimization and Shifting", ["Chung-Kuan Cheng", "David N. Deutsch"], "http://portal.acm.org/citation.cfm?id=285730.285846", 4, "dac", 1988]], "David N. Deutsch": [0, ["Improved Channel Routing by Via Minimization and Shifting", ["Chung-Kuan Cheng", "David N. Deutsch"], "http://portal.acm.org/citation.cfm?id=285730.285846", 4, "dac", 1988]], "Inderpal S. Bhandari": [0, ["The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement", ["Inderpal S. Bhandari", "Mark Hirsch", "Daniel P. Siewiorek"], "http://portal.acm.org/citation.cfm?id=285730.285847", 5, "dac", 1988]], "Mark Hirsch": [0, ["The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement", ["Inderpal S. Bhandari", "Mark Hirsch", "Daniel P. Siewiorek"], "http://portal.acm.org/citation.cfm?id=285730.285847", 5, "dac", 1988]], "Daniel P. Siewiorek": [0, ["The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement", ["Inderpal S. Bhandari", "Mark Hirsch", "Daniel P. Siewiorek"], "http://portal.acm.org/citation.cfm?id=285730.285847", 5, "dac", 1988]], "Patrick A. Duba": [0, ["Fault Simulation in a Distributed Environment", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", 6, "dac", 1988]], "Rabindra K. Roy": [0, ["Fault Simulation in a Distributed Environment", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", 6, "dac", 1988]], "William A. Rogers": [0, ["Fault Simulation in a Distributed Environment", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", 6, "dac", 1988]], "Silvano Gai": [0, ["The Performance of the Concurrent Fault Simulation Algorithms in MOZART", ["Silvano Gai", "Pier Luca Montessoro", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=285730.285849", 6, "dac", 1988]], "Pier Luca Montessoro": [0, ["The Performance of the Concurrent Fault Simulation Algorithms in MOZART", ["Silvano Gai", "Pier Luca Montessoro", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=285730.285849", 6, "dac", 1988]], "Fabio Somenzi": [0, ["The Performance of the Concurrent Fault Simulation Algorithms in MOZART", ["Silvano Gai", "Pier Luca Montessoro", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=285730.285849", 6, "dac", 1988]], "Akira Motohara": [0, ["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6, "dac", 1988]], "Motohide Murakami": [0, ["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6, "dac", 1988]], "Miki Urano": [0, ["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6, "dac", 1988]], "Yasuo Masuda": [0, ["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6, "dac", 1988]], "Masahide Sugano": [0, ["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6, "dac", 1988]], "Jacob Savir": [0, ["Why Partial Design Verification Works Better Than It Should", ["Jacob Savir"], "http://portal.acm.org/citation.cfm?id=285730.285851", 4, "dac", 1988]], "Richard H. Lathrop": [0, ["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4, "dac", 1988]], "Robert J. Hall": [0, ["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4, "dac", 1988]], "Gavan Duffy": [0, ["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4, "dac", 1988]], "K. Mark Alexander": [0, ["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4, "dac", 1988]], "Robert S. Kirk": [0, ["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4, "dac", 1988]], "Craig Hansen": [0, ["Hardware Logic Simulation by Compilation", ["Craig Hansen"], "http://portal.acm.org/citation.cfm?id=285730.285853", 5, "dac", 1988]], "Yoshio Takamine": [0, ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4, "dac", 1988]], "Shunsuke Miyamoto": [0, ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4, "dac", 1988]], "Shigeo Nagashima": [0, ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4, "dac", 1988]], "Masayuki Miyoshi": [0, ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4, "dac", 1988]], "Shun Kawabe": [0, ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4, "dac", 1988]], "H. C. Yen": [0, ["A Path Selection Algorithm for Timing Analysis", ["H. C. Yen", "Subbarao Ghanta", "David Hung-Chang Du"], "http://portal.acm.org/citation.cfm?id=285730.285855", 4, "dac", 1988]], "Subbarao Ghanta": [0, ["A Path Selection Algorithm for Timing Analysis", ["H. C. Yen", "Subbarao Ghanta", "David Hung-Chang Du"], "http://portal.acm.org/citation.cfm?id=285730.285855", 4, "dac", 1988]], "David Hung-Chang Du": [0, ["A Path Selection Algorithm for Timing Analysis", ["H. C. Yen", "Subbarao Ghanta", "David Hung-Chang Du"], "http://portal.acm.org/citation.cfm?id=285730.285855", 4, "dac", 1988]], "Steven K. Sherman": [0, ["Algorithms for Timing Requirement Analysis and Generation", ["Steven K. Sherman"], "http://portal.acm.org/citation.cfm?id=285730.285856", 4, "dac", 1988]]}