{"vcs1":{"timestamp_begin":1730357765.977875883, "rt":1.69, "ut":0.42, "st":0.33}}
{"vcselab":{"timestamp_begin":1730357767.753204011, "rt":2.24, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1730357770.073899898, "rt":0.33, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730357765.265694229}
{"VCS_COMP_START_TIME": 1730357765.265694229}
{"VCS_COMP_END_TIME": 1730357771.762216252}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 231544}}
