# Custom-8-Bit-CPU-in-Verilog-Minimal-RISC-Like-Architecture
# ğŸ§  Custom 8-Bit CPU in Verilog  
### ğŸš€ A Minimal RISC-Inspired Architecture for Digital Design Exploration

---

## ğŸ“˜ Overview

This project is a hand-built 8-bit CPU written in **Verilog HDL**, developed as part of a deep dive into computer architecture, digital systems, and hardware design. The CPU features a **custom 3-2-3 instruction format**, ALU, branching logic, and a compact register file â€” designed for **educational clarity**, **simulation correctness**, and **modular extensibility**.

Whether you're simulating on EDA Playground or integrating into larger HDL systems, this CPU provides a clean and understandable foundation for low-level computing concepts.

---

## ğŸ“ Instruction Format

This CPU uses a fixed-width 8-bit instruction format:

```
[ OPCODE | DEST | SRC ]
   3 bits   2 bits  3 bits
```

- **OPCODE**: Specifies the operation (ADD, MOV, AND, etc.)
- **DEST**: Destination register
- **SRC**: Source register or immediate value (context-dependent)

---

## âš™ï¸ Supported Instructions

| Opcode | Mnemonic | Description                              |
|--------|----------|------------------------------------------|
| `000`  | ADD      | reg[dest] â† reg[dest] + reg[src]         |
| `001`  | MUL      | reg[dest] â† reg[dest] * reg[src]         |
| `010`  | AND      | reg[dest] â† reg[dest] & reg[src]         |
| `011`  | OR / JMP | OR or unconditional jump (dest = 11)     |
| `100`  | XOR / JZ | XOR or jump if zero flag is set          |
| `101`  | MOV / JNZ| MOV (immediate/register) or jump if !Z   |
| `110`  | CMP      | Compare two registers â†’ sets zero flag   |
| `111`  | COM      | reg[dest] â† ~reg[dest] (bitwise NOT)     |

---

## ğŸ“¦ Project Structure

```
ğŸ“ 8bit-cpu/
â”œâ”€â”€ simple_cpu.v             # Top-level control module
â”œâ”€â”€ register_file.v          # 4-register bank with masking logic
â”œâ”€â”€ program_counter.v        # PC with reset and jump logic
â”œâ”€â”€ instruction_decoder.v    # 3-2-3 instruction field extractor
â”œâ”€â”€ instruction_memory.v     # ROM for hardcoded test programs
â”œâ”€â”€ alu.v                    # ALU supporting all major operations
â”œâ”€â”€ testbench.v              # Sample testbench with instructions
â”œâ”€â”€ cpu.vcd                  # Simulation waveform (for GTKWave)
â”œâ”€â”€ README.md                # Project overview and guide
â”œâ”€â”€ LICENSE                  # Open-source MIT License
â””â”€â”€ .gitignore               # Files to exclude from version control
```

---

## ğŸ’¡ Immediate vs Register MOV Logic

To distinguish between `MOV` (register) and `MOVI` (immediate), this design uses:
- `dest[2] = 1` â†’ Indicates **immediate mode**
- Internally, `R4â€“R7` are mapped to `R0â€“R3` using masking logic
- Ensures unified register addressing while maintaining instruction encoding clarity

This allows MOV instructions to support both immediate and register operations without wasting opcode space.

---

## ğŸ”¬ Simulation Output Example

```verilog
MOV R1, #5
MOV R2, #7
ADD R3, R1, R2
```

**Expected Output:**
```
R1 = 05
R2 = 07
R3 = 0C
```

All operations are verified using `$display` debug statements and waveform analysis via `cpu.vcd`.

---

## ğŸ› ï¸ Tools Used

- Verilog HDL  
- EDA Playground (for online simulation)  
- GTKWave (for waveform visualization)  
- Git and GitHub (for version control)  
- Icarus Verilog (optional local simulation)

---

## ğŸ“ˆ Learning Goals

This project demonstrates:

- Digital design using Verilog HDL  
- Custom instruction set design and decoding  
- Register file architecture and masking techniques  
- ALU and condition flags implementation  
- Program counter, branching, and control logic  
- Debugging using `$display` and waveform analysis

---

## ğŸ‘¨â€ğŸ’» Author

**Sourav bhongade**  
B.Tech in Electronics and Telecommunication Engineering  
Aspiring Embedded Systems & Digital Hardware Engineer  

> â€œI built this project to strengthen my understanding of how processors work under the hood, from the gates up.â€

---

## ğŸ“„ License

This project is licensed under the **MIT License** â€” feel free to use, modify, and build upon it.

---

## â­ï¸ Like this Project?

If this project helped you learn or impressed you, consider starring the repo and following me on GitHub! Let's grow as open-source learners ğŸš€
